
BPMidiCtrl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a828  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000161c  0800a9c8  0800a9c8  0001a9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfe4  0800bfe4  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800bfe4  0800bfe4  0001bfe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bfec  0800bfec  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfec  0800bfec  0001bfec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bff0  0800bff0  0001bff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800bff4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002b9c  20000210  0800c204  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002dac  0800c204  00022dac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c48f  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004079  00000000  00000000  0003c6cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  00040748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  00041950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ccd4  00000000  00000000  000429b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018fc4  00000000  00000000  0005f684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a148c  00000000  00000000  00078648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00119ad4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005414  00000000  00000000  00119b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a9b0 	.word	0x0800a9b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	0800a9b0 	.word	0x0800a9b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c30:	f000 b96e 	b.w	8000f10 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f806 	bl	8000c4c <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__udivmoddi4>:
 8000c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c50:	9d08      	ldr	r5, [sp, #32]
 8000c52:	4604      	mov	r4, r0
 8000c54:	468c      	mov	ip, r1
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	f040 8083 	bne.w	8000d62 <__udivmoddi4+0x116>
 8000c5c:	428a      	cmp	r2, r1
 8000c5e:	4617      	mov	r7, r2
 8000c60:	d947      	bls.n	8000cf2 <__udivmoddi4+0xa6>
 8000c62:	fab2 f282 	clz	r2, r2
 8000c66:	b142      	cbz	r2, 8000c7a <__udivmoddi4+0x2e>
 8000c68:	f1c2 0020 	rsb	r0, r2, #32
 8000c6c:	fa24 f000 	lsr.w	r0, r4, r0
 8000c70:	4091      	lsls	r1, r2
 8000c72:	4097      	lsls	r7, r2
 8000c74:	ea40 0c01 	orr.w	ip, r0, r1
 8000c78:	4094      	lsls	r4, r2
 8000c7a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c7e:	0c23      	lsrs	r3, r4, #16
 8000c80:	fbbc f6f8 	udiv	r6, ip, r8
 8000c84:	fa1f fe87 	uxth.w	lr, r7
 8000c88:	fb08 c116 	mls	r1, r8, r6, ip
 8000c8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c90:	fb06 f10e 	mul.w	r1, r6, lr
 8000c94:	4299      	cmp	r1, r3
 8000c96:	d909      	bls.n	8000cac <__udivmoddi4+0x60>
 8000c98:	18fb      	adds	r3, r7, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c9e:	f080 8119 	bcs.w	8000ed4 <__udivmoddi4+0x288>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 8116 	bls.w	8000ed4 <__udivmoddi4+0x288>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	443b      	add	r3, r7
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x8c>
 8000cc4:	193c      	adds	r4, r7, r4
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	f080 8105 	bcs.w	8000ed8 <__udivmoddi4+0x28c>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f240 8102 	bls.w	8000ed8 <__udivmoddi4+0x28c>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cdc:	eba4 040e 	sub.w	r4, r4, lr
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa0>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	b902      	cbnz	r2, 8000cf6 <__udivmoddi4+0xaa>
 8000cf4:	deff      	udf	#255	; 0xff
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	2a00      	cmp	r2, #0
 8000cfc:	d150      	bne.n	8000da0 <__udivmoddi4+0x154>
 8000cfe:	1bcb      	subs	r3, r1, r7
 8000d00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d04:	fa1f f887 	uxth.w	r8, r7
 8000d08:	2601      	movs	r6, #1
 8000d0a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d0e:	0c21      	lsrs	r1, r4, #16
 8000d10:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d14:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d18:	fb08 f30c 	mul.w	r3, r8, ip
 8000d1c:	428b      	cmp	r3, r1
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0xe4>
 8000d20:	1879      	adds	r1, r7, r1
 8000d22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0xe2>
 8000d28:	428b      	cmp	r3, r1
 8000d2a:	f200 80e9 	bhi.w	8000f00 <__udivmoddi4+0x2b4>
 8000d2e:	4684      	mov	ip, r0
 8000d30:	1ac9      	subs	r1, r1, r3
 8000d32:	b2a3      	uxth	r3, r4
 8000d34:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d38:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d3c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d40:	fb08 f800 	mul.w	r8, r8, r0
 8000d44:	45a0      	cmp	r8, r4
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x10c>
 8000d48:	193c      	adds	r4, r7, r4
 8000d4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x10a>
 8000d50:	45a0      	cmp	r8, r4
 8000d52:	f200 80d9 	bhi.w	8000f08 <__udivmoddi4+0x2bc>
 8000d56:	4618      	mov	r0, r3
 8000d58:	eba4 0408 	sub.w	r4, r4, r8
 8000d5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d60:	e7bf      	b.n	8000ce2 <__udivmoddi4+0x96>
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x12e>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80b1 	beq.w	8000ece <__udivmoddi4+0x282>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x1cc>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0x140>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80b8 	bhi.w	8000efc <__udivmoddi4+0x2b0>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0103 	sbc.w	r1, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	468c      	mov	ip, r1
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0a8      	beq.n	8000cec <__udivmoddi4+0xa0>
 8000d9a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d9e:	e7a5      	b.n	8000cec <__udivmoddi4+0xa0>
 8000da0:	f1c2 0320 	rsb	r3, r2, #32
 8000da4:	fa20 f603 	lsr.w	r6, r0, r3
 8000da8:	4097      	lsls	r7, r2
 8000daa:	fa01 f002 	lsl.w	r0, r1, r2
 8000dae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000db2:	40d9      	lsrs	r1, r3
 8000db4:	4330      	orrs	r0, r6
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dbc:	fa1f f887 	uxth.w	r8, r7
 8000dc0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000dc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc8:	fb06 f108 	mul.w	r1, r6, r8
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x19c>
 8000dd4:	18fb      	adds	r3, r7, r3
 8000dd6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000dda:	f080 808d 	bcs.w	8000ef8 <__udivmoddi4+0x2ac>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 808a 	bls.w	8000ef8 <__udivmoddi4+0x2ac>
 8000de4:	3e02      	subs	r6, #2
 8000de6:	443b      	add	r3, r7
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b281      	uxth	r1, r0
 8000dec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000df0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb00 f308 	mul.w	r3, r0, r8
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d907      	bls.n	8000e10 <__udivmoddi4+0x1c4>
 8000e00:	1879      	adds	r1, r7, r1
 8000e02:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e06:	d273      	bcs.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	d971      	bls.n	8000ef0 <__udivmoddi4+0x2a4>
 8000e0c:	3802      	subs	r0, #2
 8000e0e:	4439      	add	r1, r7
 8000e10:	1acb      	subs	r3, r1, r3
 8000e12:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e16:	e778      	b.n	8000d0a <__udivmoddi4+0xbe>
 8000e18:	f1c6 0c20 	rsb	ip, r6, #32
 8000e1c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e20:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e24:	431c      	orrs	r4, r3
 8000e26:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e32:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e36:	431f      	orrs	r7, r3
 8000e38:	0c3b      	lsrs	r3, r7, #16
 8000e3a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e3e:	fa1f f884 	uxth.w	r8, r4
 8000e42:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e46:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e4a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e4e:	458a      	cmp	sl, r1
 8000e50:	fa02 f206 	lsl.w	r2, r2, r6
 8000e54:	fa00 f306 	lsl.w	r3, r0, r6
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x220>
 8000e5a:	1861      	adds	r1, r4, r1
 8000e5c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e60:	d248      	bcs.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e62:	458a      	cmp	sl, r1
 8000e64:	d946      	bls.n	8000ef4 <__udivmoddi4+0x2a8>
 8000e66:	f1a9 0902 	sub.w	r9, r9, #2
 8000e6a:	4421      	add	r1, r4
 8000e6c:	eba1 010a 	sub.w	r1, r1, sl
 8000e70:	b2bf      	uxth	r7, r7
 8000e72:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e76:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e7a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e7e:	fb00 f808 	mul.w	r8, r0, r8
 8000e82:	45b8      	cmp	r8, r7
 8000e84:	d907      	bls.n	8000e96 <__udivmoddi4+0x24a>
 8000e86:	19e7      	adds	r7, r4, r7
 8000e88:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e8c:	d22e      	bcs.n	8000eec <__udivmoddi4+0x2a0>
 8000e8e:	45b8      	cmp	r8, r7
 8000e90:	d92c      	bls.n	8000eec <__udivmoddi4+0x2a0>
 8000e92:	3802      	subs	r0, #2
 8000e94:	4427      	add	r7, r4
 8000e96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e9a:	eba7 0708 	sub.w	r7, r7, r8
 8000e9e:	fba0 8902 	umull	r8, r9, r0, r2
 8000ea2:	454f      	cmp	r7, r9
 8000ea4:	46c6      	mov	lr, r8
 8000ea6:	4649      	mov	r1, r9
 8000ea8:	d31a      	bcc.n	8000ee0 <__udivmoddi4+0x294>
 8000eaa:	d017      	beq.n	8000edc <__udivmoddi4+0x290>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x27a>
 8000eae:	ebb3 020e 	subs.w	r2, r3, lr
 8000eb2:	eb67 0701 	sbc.w	r7, r7, r1
 8000eb6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000eba:	40f2      	lsrs	r2, r6
 8000ebc:	ea4c 0202 	orr.w	r2, ip, r2
 8000ec0:	40f7      	lsrs	r7, r6
 8000ec2:	e9c5 2700 	strd	r2, r7, [r5]
 8000ec6:	2600      	movs	r6, #0
 8000ec8:	4631      	mov	r1, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	462e      	mov	r6, r5
 8000ed0:	4628      	mov	r0, r5
 8000ed2:	e70b      	b.n	8000cec <__udivmoddi4+0xa0>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	e6e9      	b.n	8000cac <__udivmoddi4+0x60>
 8000ed8:	4618      	mov	r0, r3
 8000eda:	e6fd      	b.n	8000cd8 <__udivmoddi4+0x8c>
 8000edc:	4543      	cmp	r3, r8
 8000ede:	d2e5      	bcs.n	8000eac <__udivmoddi4+0x260>
 8000ee0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ee4:	eb69 0104 	sbc.w	r1, r9, r4
 8000ee8:	3801      	subs	r0, #1
 8000eea:	e7df      	b.n	8000eac <__udivmoddi4+0x260>
 8000eec:	4608      	mov	r0, r1
 8000eee:	e7d2      	b.n	8000e96 <__udivmoddi4+0x24a>
 8000ef0:	4660      	mov	r0, ip
 8000ef2:	e78d      	b.n	8000e10 <__udivmoddi4+0x1c4>
 8000ef4:	4681      	mov	r9, r0
 8000ef6:	e7b9      	b.n	8000e6c <__udivmoddi4+0x220>
 8000ef8:	4666      	mov	r6, ip
 8000efa:	e775      	b.n	8000de8 <__udivmoddi4+0x19c>
 8000efc:	4630      	mov	r0, r6
 8000efe:	e74a      	b.n	8000d96 <__udivmoddi4+0x14a>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	4439      	add	r1, r7
 8000f06:	e713      	b.n	8000d30 <__udivmoddi4+0xe4>
 8000f08:	3802      	subs	r0, #2
 8000f0a:	443c      	add	r4, r7
 8000f0c:	e724      	b.n	8000d58 <__udivmoddi4+0x10c>
 8000f0e:	bf00      	nop

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <ADC_DMA_average>:
void dmux_select(uint8_t row, uint8_t col);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t ADC_DMA_average(int channel) {
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	uint32_t adc_sum;
	int i;

	adc_sum = 0;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	60fb      	str	r3, [r7, #12]
	if (channel < NUM_ADC_CHANNELS) {
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	dc14      	bgt.n	8000f50 <ADC_DMA_average+0x3c>
		for (i = 0; i < NUM_ADC_SAMPLES; i++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	e00d      	b.n	8000f48 <ADC_DMA_average+0x34>
			adc_sum += adcBuf[channel + i * NUM_ADC_CHANNELS];
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	009a      	lsls	r2, r3, #2
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4413      	add	r3, r2
 8000f34:	4a0c      	ldr	r2, [pc, #48]	; (8000f68 <ADC_DMA_average+0x54>)
 8000f36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	4413      	add	r3, r2
 8000f40:	60fb      	str	r3, [r7, #12]
		for (i = 0; i < NUM_ADC_SAMPLES; i++)
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	3301      	adds	r3, #1
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	2b1f      	cmp	r3, #31
 8000f4c:	ddee      	ble.n	8000f2c <ADC_DMA_average+0x18>
 8000f4e:	e001      	b.n	8000f54 <ADC_DMA_average+0x40>
	} else
		return 1;
 8000f50:	2301      	movs	r3, #1
 8000f52:	e002      	b.n	8000f5a <ADC_DMA_average+0x46>

	return adc_sum / NUM_ADC_SAMPLES;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	b29b      	uxth	r3, r3
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	2000022c 	.word	0x2000022c

08000f6c <dmux_select>:

void dmux_select(uint8_t row, uint8_t col) {
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	460a      	mov	r2, r1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
	i2c_select(I2C_MUX_MASTER_ADDR, row);
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	20e2      	movs	r0, #226	; 0xe2
 8000f82:	f000 f809 	bl	8000f98 <i2c_select>
	i2c_select(I2C_MUX_SLAVE_ADDR, col);
 8000f86:	79bb      	ldrb	r3, [r7, #6]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	20e0      	movs	r0, #224	; 0xe0
 8000f8c:	f000 f804 	bl	8000f98 <i2c_select>
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <i2c_select>:

void i2c_select(uint8_t mux_addr, uint8_t i) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af02      	add	r7, sp, #8
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	460a      	mov	r2, r1
 8000fa2:	71fb      	strb	r3, [r7, #7]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	71bb      	strb	r3, [r7, #6]
	if (i > 7) return;
 8000fa8:	79bb      	ldrb	r3, [r7, #6]
 8000faa:	2b07      	cmp	r3, #7
 8000fac:	d810      	bhi.n	8000fd0 <i2c_select+0x38>
	unsigned char temp[1];
	temp[0] = 1 << i;
 8000fae:	79bb      	ldrb	r3, [r7, #6]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c1, mux_addr, temp, 1, 100);
 8000fba:	79fb      	ldrb	r3, [r7, #7]
 8000fbc:	b299      	uxth	r1, r3
 8000fbe:	f107 020c 	add.w	r2, r7, #12
 8000fc2:	2364      	movs	r3, #100	; 0x64
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	4803      	ldr	r0, [pc, #12]	; (8000fd8 <i2c_select+0x40>)
 8000fca:	f002 faaf 	bl	800352c <HAL_I2C_Master_Transmit>
 8000fce:	e000      	b.n	8000fd2 <i2c_select+0x3a>
	if (i > 7) return;
 8000fd0:	bf00      	nop
}
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	20002320 	.word	0x20002320
 8000fdc:	00000000 	.word	0x00000000

08000fe0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fe2:	b08b      	sub	sp, #44	; 0x2c
 8000fe4:	af06      	add	r7, sp, #24
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fe6:	f000 fd55 	bl	8001a94 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fea:	f000 f963 	bl	80012b4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fee:	f000 fad7 	bl	80015a0 <MX_GPIO_Init>
	MX_RTC_Init();
 8000ff2:	f000 fa8f 	bl	8001514 <MX_RTC_Init>
	MX_DMA_Init();
 8000ff6:	f000 fab3 	bl	8001560 <MX_DMA_Init>
	MX_ADC1_Init();
 8000ffa:	f000 f9e1 	bl	80013c0 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000ffe:	f000 fa5b 	bl	80014b8 <MX_I2C1_Init>
	MX_USB_DEVICE_Init();
 8001002:	f007 ffa3 	bl	8008f4c <MX_USB_DEVICE_Init>
	//MX_SDIO_SD_Init();

	/* USER CODE BEGIN 2 */
	// Init displays
	for (int i = 0; i < 4; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
 800100a:	e01c      	b.n	8001046 <main+0x66>
		dmux_select(knobs[i].row, knobs[i].col);
 800100c:	49a4      	ldr	r1, [pc, #656]	; (80012a0 <main+0x2c0>)
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	4613      	mov	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	4413      	add	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	440b      	add	r3, r1
 800101a:	7818      	ldrb	r0, [r3, #0]
 800101c:	49a0      	ldr	r1, [pc, #640]	; (80012a0 <main+0x2c0>)
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	4613      	mov	r3, r2
 8001022:	00db      	lsls	r3, r3, #3
 8001024:	4413      	add	r3, r2
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	440b      	add	r3, r1
 800102a:	3301      	adds	r3, #1
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4619      	mov	r1, r3
 8001030:	f7ff ff9c 	bl	8000f6c <dmux_select>
		ssd1306_Init(&hi2c1);
 8001034:	489b      	ldr	r0, [pc, #620]	; (80012a4 <main+0x2c4>)
 8001036:	f007 fc37 	bl	80088a8 <ssd1306_Init>
		HAL_Delay(100);
 800103a:	2064      	movs	r0, #100	; 0x64
 800103c:	f000 fd9c 	bl	8001b78 <HAL_Delay>
	for (int i = 0; i < 4; i++) {
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	3301      	adds	r3, #1
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2b03      	cmp	r3, #3
 800104a:	dddf      	ble.n	800100c <main+0x2c>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_ADC_Start(&hadc1);
 800104c:	4896      	ldr	r0, [pc, #600]	; (80012a8 <main+0x2c8>)
 800104e:	f000 fdfb 	bl	8001c48 <HAL_ADC_Start>
	while (1) {
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuf, NUM_ADC_CHANNELS * NUM_ADC_SAMPLES);
 8001052:	2280      	movs	r2, #128	; 0x80
 8001054:	4995      	ldr	r1, [pc, #596]	; (80012ac <main+0x2cc>)
 8001056:	4894      	ldr	r0, [pc, #592]	; (80012a8 <main+0x2c8>)
 8001058:	f000 feaa 	bl	8001db0 <HAL_ADC_Start_DMA>

		for (int i = 0; i < 4; i++) {
 800105c:	2300      	movs	r3, #0
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	e106      	b.n	8001270 <main+0x290>
			uint8_t last_MIDI_val = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	71fb      	strb	r3, [r7, #7]
			uint8_t curr_MIDI_val = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	71bb      	strb	r3, [r7, #6]

			adcAveraged[i] = ADC_DMA_average(i);
 800106a:	68b8      	ldr	r0, [r7, #8]
 800106c:	f7ff ff52 	bl	8000f14 <ADC_DMA_average>
 8001070:	4603      	mov	r3, r0
 8001072:	4619      	mov	r1, r3
 8001074:	4a8e      	ldr	r2, [pc, #568]	; (80012b0 <main+0x2d0>)
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			float midi_scale_factor = 1.0 * knobs[i].max_value / UPPER_BOUND_ADC;
 800107c:	4988      	ldr	r1, [pc, #544]	; (80012a0 <main+0x2c0>)
 800107e:	68ba      	ldr	r2, [r7, #8]
 8001080:	4613      	mov	r3, r2
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4413      	add	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	440b      	add	r3, r1
 800108a:	3323      	adds	r3, #35	; 0x23
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fa50 	bl	8000534 <__aeabi_i2d>
 8001094:	a37a      	add	r3, pc, #488	; (adr r3, 8001280 <main+0x2a0>)
 8001096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109a:	f7ff fbdf 	bl	800085c <__aeabi_ddiv>
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4610      	mov	r0, r2
 80010a4:	4619      	mov	r1, r3
 80010a6:	f7ff fd69 	bl	8000b7c <__aeabi_d2f>
 80010aa:	4603      	mov	r3, r0
 80010ac:	603b      	str	r3, [r7, #0]
			last_MIDI_val = knobs[i].value;
 80010ae:	497c      	ldr	r1, [pc, #496]	; (80012a0 <main+0x2c0>)
 80010b0:	68ba      	ldr	r2, [r7, #8]
 80010b2:	4613      	mov	r3, r2
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	4413      	add	r3, r2
 80010b8:	009b      	lsls	r3, r3, #2
 80010ba:	440b      	add	r3, r1
 80010bc:	3322      	adds	r3, #34	; 0x22
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	71fb      	strb	r3, [r7, #7]
			curr_MIDI_val = MIN((EMA_A * midi_scale_factor * adcAveraged[i]) + ((1 - EMA_A) * knobs[i].value), 127);
 80010c2:	6838      	ldr	r0, [r7, #0]
 80010c4:	f7ff fa48 	bl	8000558 <__aeabi_f2d>
 80010c8:	a36f      	add	r3, pc, #444	; (adr r3, 8001288 <main+0x2a8>)
 80010ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ce:	f7ff fa9b 	bl	8000608 <__aeabi_dmul>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4614      	mov	r4, r2
 80010d8:	461d      	mov	r5, r3
 80010da:	4a75      	ldr	r2, [pc, #468]	; (80012b0 <main+0x2d0>)
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fa26 	bl	8000534 <__aeabi_i2d>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4620      	mov	r0, r4
 80010ee:	4629      	mov	r1, r5
 80010f0:	f7ff fa8a 	bl	8000608 <__aeabi_dmul>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	4614      	mov	r4, r2
 80010fa:	461d      	mov	r5, r3
 80010fc:	4968      	ldr	r1, [pc, #416]	; (80012a0 <main+0x2c0>)
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	4613      	mov	r3, r2
 8001102:	00db      	lsls	r3, r3, #3
 8001104:	4413      	add	r3, r2
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	440b      	add	r3, r1
 800110a:	3322      	adds	r3, #34	; 0x22
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fa10 	bl	8000534 <__aeabi_i2d>
 8001114:	a35e      	add	r3, pc, #376	; (adr r3, 8001290 <main+0x2b0>)
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff fa75 	bl	8000608 <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4620      	mov	r0, r4
 8001124:	4629      	mov	r1, r5
 8001126:	f7ff f8b9 	bl	800029c <__adddf3>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	4610      	mov	r0, r2
 8001130:	4619      	mov	r1, r3
 8001132:	a359      	add	r3, pc, #356	; (adr r3, 8001298 <main+0x2b8>)
 8001134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001138:	f7ff fcd8 	bl	8000aec <__aeabi_dcmplt>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d03c      	beq.n	80011bc <main+0x1dc>
 8001142:	6838      	ldr	r0, [r7, #0]
 8001144:	f7ff fa08 	bl	8000558 <__aeabi_f2d>
 8001148:	a34f      	add	r3, pc, #316	; (adr r3, 8001288 <main+0x2a8>)
 800114a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800114e:	f7ff fa5b 	bl	8000608 <__aeabi_dmul>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	4614      	mov	r4, r2
 8001158:	461d      	mov	r5, r3
 800115a:	4a55      	ldr	r2, [pc, #340]	; (80012b0 <main+0x2d0>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff f9e6 	bl	8000534 <__aeabi_i2d>
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
 800116c:	4620      	mov	r0, r4
 800116e:	4629      	mov	r1, r5
 8001170:	f7ff fa4a 	bl	8000608 <__aeabi_dmul>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4614      	mov	r4, r2
 800117a:	461d      	mov	r5, r3
 800117c:	4948      	ldr	r1, [pc, #288]	; (80012a0 <main+0x2c0>)
 800117e:	68ba      	ldr	r2, [r7, #8]
 8001180:	4613      	mov	r3, r2
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	4413      	add	r3, r2
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	440b      	add	r3, r1
 800118a:	3322      	adds	r3, #34	; 0x22
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f9d0 	bl	8000534 <__aeabi_i2d>
 8001194:	a33e      	add	r3, pc, #248	; (adr r3, 8001290 <main+0x2b0>)
 8001196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119a:	f7ff fa35 	bl	8000608 <__aeabi_dmul>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4620      	mov	r0, r4
 80011a4:	4629      	mov	r1, r5
 80011a6:	f7ff f879 	bl	800029c <__adddf3>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	4610      	mov	r0, r2
 80011b0:	4619      	mov	r1, r3
 80011b2:	f7ff fcc3 	bl	8000b3c <__aeabi_d2uiz>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	e000      	b.n	80011be <main+0x1de>
 80011bc:	237f      	movs	r3, #127	; 0x7f
 80011be:	71bb      	strb	r3, [r7, #6]

			if (curr_MIDI_val != last_MIDI_val) {
 80011c0:	79ba      	ldrb	r2, [r7, #6]
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d050      	beq.n	800126a <main+0x28a>
				knobs[i].value = curr_MIDI_val;
 80011c8:	4935      	ldr	r1, [pc, #212]	; (80012a0 <main+0x2c0>)
 80011ca:	68ba      	ldr	r2, [r7, #8]
 80011cc:	4613      	mov	r3, r2
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	4413      	add	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	440b      	add	r3, r1
 80011d6:	3322      	adds	r3, #34	; 0x22
 80011d8:	79ba      	ldrb	r2, [r7, #6]
 80011da:	701a      	strb	r2, [r3, #0]
				dmux_select(knobs[i].row, knobs[i].col);
 80011dc:	4930      	ldr	r1, [pc, #192]	; (80012a0 <main+0x2c0>)
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	4613      	mov	r3, r2
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	4413      	add	r3, r2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	440b      	add	r3, r1
 80011ea:	7818      	ldrb	r0, [r3, #0]
 80011ec:	492c      	ldr	r1, [pc, #176]	; (80012a0 <main+0x2c0>)
 80011ee:	68ba      	ldr	r2, [r7, #8]
 80011f0:	4613      	mov	r3, r2
 80011f2:	00db      	lsls	r3, r3, #3
 80011f4:	4413      	add	r3, r2
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	440b      	add	r3, r1
 80011fa:	3301      	adds	r3, #1
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	4619      	mov	r1, r3
 8001200:	f7ff feb4 	bl	8000f6c <dmux_select>
				ssd1306_WriteKnob(&hi2c1, knobs[i]);
 8001204:	4926      	ldr	r1, [pc, #152]	; (80012a0 <main+0x2c0>)
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	4613      	mov	r3, r2
 800120a:	00db      	lsls	r3, r3, #3
 800120c:	4413      	add	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	18ce      	adds	r6, r1, r3
 8001212:	466d      	mov	r5, sp
 8001214:	f106 040c 	add.w	r4, r6, #12
 8001218:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800121a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800121c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001220:	e885 0003 	stmia.w	r5, {r0, r1}
 8001224:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001228:	481e      	ldr	r0, [pc, #120]	; (80012a4 <main+0x2c4>)
 800122a:	f007 fcb3 	bl	8008b94 <ssd1306_WriteKnob>
				MX_USB_Send_Midi(knobs[i].channel, knobs[i].cc, knobs[i].value);
 800122e:	491c      	ldr	r1, [pc, #112]	; (80012a0 <main+0x2c0>)
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	4613      	mov	r3, r2
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	4413      	add	r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3320      	adds	r3, #32
 800123e:	7818      	ldrb	r0, [r3, #0]
 8001240:	4917      	ldr	r1, [pc, #92]	; (80012a0 <main+0x2c0>)
 8001242:	68ba      	ldr	r2, [r7, #8]
 8001244:	4613      	mov	r3, r2
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	4413      	add	r3, r2
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	440b      	add	r3, r1
 800124e:	3321      	adds	r3, #33	; 0x21
 8001250:	7819      	ldrb	r1, [r3, #0]
 8001252:	4c13      	ldr	r4, [pc, #76]	; (80012a0 <main+0x2c0>)
 8001254:	68ba      	ldr	r2, [r7, #8]
 8001256:	4613      	mov	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	4413      	add	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	4423      	add	r3, r4
 8001260:	3322      	adds	r3, #34	; 0x22
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	461a      	mov	r2, r3
 8001266:	f007 fea1 	bl	8008fac <MX_USB_Send_Midi>
		for (int i = 0; i < 4; i++) {
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	3301      	adds	r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	2b03      	cmp	r3, #3
 8001274:	f77f aef5 	ble.w	8001062 <main+0x82>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuf, NUM_ADC_CHANNELS * NUM_ADC_SAMPLES);
 8001278:	e6eb      	b.n	8001052 <main+0x72>
 800127a:	bf00      	nop
 800127c:	f3af 8000 	nop.w
 8001280:	00000000 	.word	0x00000000
 8001284:	406f2000 	.word	0x406f2000
 8001288:	33333333 	.word	0x33333333
 800128c:	3fe33333 	.word	0x3fe33333
 8001290:	9999999a 	.word	0x9999999a
 8001294:	3fd99999 	.word	0x3fd99999
 8001298:	00000000 	.word	0x00000000
 800129c:	405fc000 	.word	0x405fc000
 80012a0:	20000000 	.word	0x20000000
 80012a4:	20002320 	.word	0x20002320
 80012a8:	20002374 	.word	0x20002374
 80012ac:	2000022c 	.word	0x2000022c
 80012b0:	2000032c 	.word	0x2000032c

080012b4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b09a      	sub	sp, #104	; 0x68
 80012b8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80012ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012be:	2230      	movs	r2, #48	; 0x30
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f008 fb40 	bl	8009948 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80012c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 80012d8:	f107 030c 	add.w	r3, r7, #12
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
 80012e0:	605a      	str	r2, [r3, #4]
 80012e2:	609a      	str	r2, [r3, #8]
 80012e4:	60da      	str	r2, [r3, #12]
 80012e6:	611a      	str	r2, [r3, #16]
 80012e8:	615a      	str	r2, [r3, #20]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b32      	ldr	r3, [pc, #200]	; (80013b8 <SystemClock_Config+0x104>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	4a31      	ldr	r2, [pc, #196]	; (80013b8 <SystemClock_Config+0x104>)
 80012f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012f8:	6413      	str	r3, [r2, #64]	; 0x40
 80012fa:	4b2f      	ldr	r3, [pc, #188]	; (80013b8 <SystemClock_Config+0x104>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001306:	2300      	movs	r3, #0
 8001308:	607b      	str	r3, [r7, #4]
 800130a:	4b2c      	ldr	r3, [pc, #176]	; (80013bc <SystemClock_Config+0x108>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a2b      	ldr	r2, [pc, #172]	; (80013bc <SystemClock_Config+0x108>)
 8001310:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b29      	ldr	r3, [pc, #164]	; (80013bc <SystemClock_Config+0x108>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800131e:	607b      	str	r3, [r7, #4]
 8001320:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSE;
 8001322:	230b      	movs	r3, #11
 8001324:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001326:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800132a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132c:	2301      	movs	r3, #1
 800132e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001330:	2310      	movs	r3, #16
 8001332:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001334:	2301      	movs	r3, #1
 8001336:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001338:	2302      	movs	r3, #2
 800133a:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800133c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001340:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLM = 15;
 8001342:	230f      	movs	r3, #15
 8001344:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLN = 144;
 8001346:	2390      	movs	r3, #144	; 0x90
 8001348:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800134a:	2302      	movs	r3, #2
 800134c:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800134e:	2305      	movs	r3, #5
 8001350:	667b      	str	r3, [r7, #100]	; 0x64
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001352:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001356:	4618      	mov	r0, r3
 8001358:	f003 ff02 	bl	8005160 <HAL_RCC_OscConfig>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <SystemClock_Config+0xb2>
		Error_Handler();
 8001362:	f000 f976 	bl	8001652 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001366:	230f      	movs	r3, #15
 8001368:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800136a:	2300      	movs	r3, #0
 800136c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800136e:	2300      	movs	r3, #0
 8001370:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001372:	2300      	movs	r3, #0
 8001374:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001376:	2300      	movs	r3, #0
 8001378:	637b      	str	r3, [r7, #52]	; 0x34

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800137a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f004 f965 	bl	8005650 <HAL_RCC_ClockConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <SystemClock_Config+0xdc>
		Error_Handler();
 800138c:	f000 f961 	bl	8001652 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001390:	2302      	movs	r3, #2
 8001392:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001394:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001398:	61fb      	str	r3, [r7, #28]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	4618      	mov	r0, r3
 80013a0:	f004 fb12 	bl	80059c8 <HAL_RCCEx_PeriphCLKConfig>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <SystemClock_Config+0xfa>
		Error_Handler();
 80013aa:	f000 f952 	bl	8001652 <Error_Handler>
	}
}
 80013ae:	bf00      	nop
 80013b0:	3768      	adds	r7, #104	; 0x68
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40023800 	.word	0x40023800
 80013bc:	40007000 	.word	0x40007000

080013c0 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80013c6:	463b      	mov	r3, r7
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80013d2:	4b36      	ldr	r3, [pc, #216]	; (80014ac <MX_ADC1_Init+0xec>)
 80013d4:	4a36      	ldr	r2, [pc, #216]	; (80014b0 <MX_ADC1_Init+0xf0>)
 80013d6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013d8:	4b34      	ldr	r3, [pc, #208]	; (80014ac <MX_ADC1_Init+0xec>)
 80013da:	2200      	movs	r2, #0
 80013dc:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80013de:	4b33      	ldr	r3, [pc, #204]	; (80014ac <MX_ADC1_Init+0xec>)
 80013e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013e4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <MX_ADC1_Init+0xec>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80013ec:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <MX_ADC1_Init+0xec>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013f2:	4b2e      	ldr	r3, [pc, #184]	; (80014ac <MX_ADC1_Init+0xec>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <MX_ADC1_Init+0xec>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001400:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <MX_ADC1_Init+0xec>)
 8001402:	4a2c      	ldr	r2, [pc, #176]	; (80014b4 <MX_ADC1_Init+0xf4>)
 8001404:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001406:	4b29      	ldr	r3, [pc, #164]	; (80014ac <MX_ADC1_Init+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <MX_ADC1_Init+0xec>)
 800140e:	2204      	movs	r2, #4
 8001410:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001412:	4b26      	ldr	r3, [pc, #152]	; (80014ac <MX_ADC1_Init+0xec>)
 8001414:	2201      	movs	r2, #1
 8001416:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <MX_ADC1_Init+0xec>)
 800141c:	2200      	movs	r2, #0
 800141e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001420:	4822      	ldr	r0, [pc, #136]	; (80014ac <MX_ADC1_Init+0xec>)
 8001422:	f000 fbcd 	bl	8001bc0 <HAL_ADC_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_ADC1_Init+0x70>
		Error_Handler();
 800142c:	f000 f911 	bl	8001652 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8001430:	2300      	movs	r3, #0
 8001432:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001434:	2301      	movs	r3, #1
 8001436:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001438:	2301      	movs	r3, #1
 800143a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	481a      	ldr	r0, [pc, #104]	; (80014ac <MX_ADC1_Init+0xec>)
 8001442:	f000 fe09 	bl	8002058 <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC1_Init+0x90>
		Error_Handler();
 800144c:	f000 f901 	bl	8001652 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 8001450:	2301      	movs	r3, #1
 8001452:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001454:	2302      	movs	r3, #2
 8001456:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001458:	463b      	mov	r3, r7
 800145a:	4619      	mov	r1, r3
 800145c:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_ADC1_Init+0xec>)
 800145e:	f000 fdfb 	bl	8002058 <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_ADC1_Init+0xac>
		Error_Handler();
 8001468:	f000 f8f3 	bl	8001652 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_2;
 800146c:	2302      	movs	r3, #2
 800146e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001470:	2303      	movs	r3, #3
 8001472:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001474:	463b      	mov	r3, r7
 8001476:	4619      	mov	r1, r3
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <MX_ADC1_Init+0xec>)
 800147a:	f000 fded 	bl	8002058 <HAL_ADC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0xc8>
		Error_Handler();
 8001484:	f000 f8e5 	bl	8001652 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001488:	2303      	movs	r3, #3
 800148a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 800148c:	2304      	movs	r3, #4
 800148e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001490:	463b      	mov	r3, r7
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_ADC1_Init+0xec>)
 8001496:	f000 fddf 	bl	8002058 <HAL_ADC_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0xe4>
		Error_Handler();
 80014a0:	f000 f8d7 	bl	8001652 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20002374 	.word	0x20002374
 80014b0:	40012000 	.word	0x40012000
 80014b4:	0f000001 	.word	0x0f000001

080014b8 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_I2C1_Init+0x50>)
 80014be:	4a13      	ldr	r2, [pc, #76]	; (800150c <MX_I2C1_Init+0x54>)
 80014c0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_I2C1_Init+0x50>)
 80014c4:	4a12      	ldr	r2, [pc, #72]	; (8001510 <MX_I2C1_Init+0x58>)
 80014c6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_I2C1_Init+0x50>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_I2C1_Init+0x50>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_I2C1_Init+0x50>)
 80014d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014da:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <MX_I2C1_Init+0x50>)
 80014de:	2200      	movs	r2, #0
 80014e0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_I2C1_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <MX_I2C1_Init+0x50>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_I2C1_Init+0x50>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80014f4:	4804      	ldr	r0, [pc, #16]	; (8001508 <MX_I2C1_Init+0x50>)
 80014f6:	f001 fed5 	bl	80032a4 <HAL_I2C_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001500:	f000 f8a7 	bl	8001652 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20002320 	.word	0x20002320
 800150c:	40005400 	.word	0x40005400
 8001510:	00061a80 	.word	0x00061a80

08001514 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN RTC_Init 1 */

	/* USER CODE END RTC_Init 1 */
	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8001518:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <MX_RTC_Init+0x44>)
 800151a:	4a10      	ldr	r2, [pc, #64]	; (800155c <MX_RTC_Init+0x48>)
 800151c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800151e:	4b0e      	ldr	r3, [pc, #56]	; (8001558 <MX_RTC_Init+0x44>)
 8001520:	2200      	movs	r2, #0
 8001522:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8001524:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <MX_RTC_Init+0x44>)
 8001526:	227f      	movs	r2, #127	; 0x7f
 8001528:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 800152a:	4b0b      	ldr	r3, [pc, #44]	; (8001558 <MX_RTC_Init+0x44>)
 800152c:	22ff      	movs	r2, #255	; 0xff
 800152e:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <MX_RTC_Init+0x44>)
 8001532:	2200      	movs	r2, #0
 8001534:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001536:	4b08      	ldr	r3, [pc, #32]	; (8001558 <MX_RTC_Init+0x44>)
 8001538:	2200      	movs	r2, #0
 800153a:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <MX_RTC_Init+0x44>)
 800153e:	2200      	movs	r2, #0
 8001540:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8001542:	4805      	ldr	r0, [pc, #20]	; (8001558 <MX_RTC_Init+0x44>)
 8001544:	f004 fb30 	bl	8005ba8 <HAL_RTC_Init>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <MX_RTC_Init+0x3e>
		Error_Handler();
 800154e:	f000 f880 	bl	8001652 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	2000241c 	.word	0x2000241c
 800155c:	40002800 	.word	0x40002800

08001560 <MX_DMA_Init>:
}

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	607b      	str	r3, [r7, #4]
 800156a:	4b0c      	ldr	r3, [pc, #48]	; (800159c <MX_DMA_Init+0x3c>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a0b      	ldr	r2, [pc, #44]	; (800159c <MX_DMA_Init+0x3c>)
 8001570:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b09      	ldr	r3, [pc, #36]	; (800159c <MX_DMA_Init+0x3c>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800157e:	607b      	str	r3, [r7, #4]
 8001580:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	2100      	movs	r1, #0
 8001586:	2038      	movs	r0, #56	; 0x38
 8001588:	f001 f8f1 	bl	800276e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800158c:	2038      	movs	r0, #56	; 0x38
 800158e:	f001 f90a 	bl	80027a6 <HAL_NVIC_EnableIRQ>

}
 8001592:	bf00      	nop
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800

080015a0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	4b1e      	ldr	r3, [pc, #120]	; (8001624 <MX_GPIO_Init+0x84>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	4a1d      	ldr	r2, [pc, #116]	; (8001624 <MX_GPIO_Init+0x84>)
 80015b0:	f043 0304 	orr.w	r3, r3, #4
 80015b4:	6313      	str	r3, [r2, #48]	; 0x30
 80015b6:	4b1b      	ldr	r3, [pc, #108]	; (8001624 <MX_GPIO_Init+0x84>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	4b17      	ldr	r3, [pc, #92]	; (8001624 <MX_GPIO_Init+0x84>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	4a16      	ldr	r2, [pc, #88]	; (8001624 <MX_GPIO_Init+0x84>)
 80015cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015d0:	6313      	str	r3, [r2, #48]	; 0x30
 80015d2:	4b14      	ldr	r3, [pc, #80]	; (8001624 <MX_GPIO_Init+0x84>)
 80015d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	4b10      	ldr	r3, [pc, #64]	; (8001624 <MX_GPIO_Init+0x84>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	4a0f      	ldr	r2, [pc, #60]	; (8001624 <MX_GPIO_Init+0x84>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	6313      	str	r3, [r2, #48]	; 0x30
 80015ee:	4b0d      	ldr	r3, [pc, #52]	; (8001624 <MX_GPIO_Init+0x84>)
 80015f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	607b      	str	r3, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80015fa:	2300      	movs	r3, #0
 80015fc:	603b      	str	r3, [r7, #0]
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <MX_GPIO_Init+0x84>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	4a08      	ldr	r2, [pc, #32]	; (8001624 <MX_GPIO_Init+0x84>)
 8001604:	f043 0302 	orr.w	r3, r3, #2
 8001608:	6313      	str	r3, [r2, #48]	; 0x30
 800160a:	4b06      	ldr	r3, [pc, #24]	; (8001624 <MX_GPIO_Init+0x84>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	603b      	str	r3, [r7, #0]
 8001614:	683b      	ldr	r3, [r7, #0]

}
 8001616:	bf00      	nop
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40023800 	.word	0x40023800

08001628 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	HAL_ADC_Stop_DMA(hadc);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f000 fca3 	bl	8001f90 <HAL_ADC_Stop_DMA>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001652:	b480      	push	{r7}
 8001654:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001656:	b672      	cpsid	i
}
 8001658:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800165a:	e7fe      	b.n	800165a <Error_Handler+0x8>

0800165c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	4b10      	ldr	r3, [pc, #64]	; (80016a8 <HAL_MspInit+0x4c>)
 8001668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800166a:	4a0f      	ldr	r2, [pc, #60]	; (80016a8 <HAL_MspInit+0x4c>)
 800166c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001670:	6453      	str	r3, [r2, #68]	; 0x44
 8001672:	4b0d      	ldr	r3, [pc, #52]	; (80016a8 <HAL_MspInit+0x4c>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	603b      	str	r3, [r7, #0]
 8001682:	4b09      	ldr	r3, [pc, #36]	; (80016a8 <HAL_MspInit+0x4c>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	4a08      	ldr	r2, [pc, #32]	; (80016a8 <HAL_MspInit+0x4c>)
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800168c:	6413      	str	r3, [r2, #64]	; 0x40
 800168e:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <HAL_MspInit+0x4c>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40023800 	.word	0x40023800

080016ac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	; 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a2f      	ldr	r2, [pc, #188]	; (8001788 <HAL_ADC_MspInit+0xdc>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d157      	bne.n	800177e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	4b2e      	ldr	r3, [pc, #184]	; (800178c <HAL_ADC_MspInit+0xe0>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d6:	4a2d      	ldr	r2, [pc, #180]	; (800178c <HAL_ADC_MspInit+0xe0>)
 80016d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016dc:	6453      	str	r3, [r2, #68]	; 0x44
 80016de:	4b2b      	ldr	r3, [pc, #172]	; (800178c <HAL_ADC_MspInit+0xe0>)
 80016e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b27      	ldr	r3, [pc, #156]	; (800178c <HAL_ADC_MspInit+0xe0>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a26      	ldr	r2, [pc, #152]	; (800178c <HAL_ADC_MspInit+0xe0>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b24      	ldr	r3, [pc, #144]	; (800178c <HAL_ADC_MspInit+0xe0>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001706:	230f      	movs	r3, #15
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800170a:	2303      	movs	r3, #3
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001712:	f107 0314 	add.w	r3, r7, #20
 8001716:	4619      	mov	r1, r3
 8001718:	481d      	ldr	r0, [pc, #116]	; (8001790 <HAL_ADC_MspInit+0xe4>)
 800171a:	f001 fc3f 	bl	8002f9c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800171e:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001720:	4a1d      	ldr	r2, [pc, #116]	; (8001798 <HAL_ADC_MspInit+0xec>)
 8001722:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001726:	2200      	movs	r2, #0
 8001728:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800172a:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001738:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800173c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800173e:	4b15      	ldr	r3, [pc, #84]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001740:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001744:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001746:	4b13      	ldr	r3, [pc, #76]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001748:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800174c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001754:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001756:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800175c:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001762:	480c      	ldr	r0, [pc, #48]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001764:	f001 f83a 	bl	80027dc <HAL_DMA_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800176e:	f7ff ff70 	bl	8001652 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a07      	ldr	r2, [pc, #28]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 8001776:	639a      	str	r2, [r3, #56]	; 0x38
 8001778:	4a06      	ldr	r2, [pc, #24]	; (8001794 <HAL_ADC_MspInit+0xe8>)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800177e:	bf00      	nop
 8001780:	3728      	adds	r7, #40	; 0x28
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40012000 	.word	0x40012000
 800178c:	40023800 	.word	0x40023800
 8001790:	40020000 	.word	0x40020000
 8001794:	200023bc 	.word	0x200023bc
 8001798:	40026410 	.word	0x40026410

0800179c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	; 0x28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	f107 0314 	add.w	r3, r7, #20
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a19      	ldr	r2, [pc, #100]	; (8001820 <HAL_I2C_MspInit+0x84>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d12b      	bne.n	8001816 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	4b18      	ldr	r3, [pc, #96]	; (8001824 <HAL_I2C_MspInit+0x88>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	4a17      	ldr	r2, [pc, #92]	; (8001824 <HAL_I2C_MspInit+0x88>)
 80017c8:	f043 0302 	orr.w	r3, r3, #2
 80017cc:	6313      	str	r3, [r2, #48]	; 0x30
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <HAL_I2C_MspInit+0x88>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017da:	23c0      	movs	r3, #192	; 0xc0
 80017dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017de:	2312      	movs	r3, #18
 80017e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e2:	2301      	movs	r3, #1
 80017e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017e6:	2303      	movs	r3, #3
 80017e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017ea:	2304      	movs	r3, #4
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	4619      	mov	r1, r3
 80017f4:	480c      	ldr	r0, [pc, #48]	; (8001828 <HAL_I2C_MspInit+0x8c>)
 80017f6:	f001 fbd1 	bl	8002f9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_I2C_MspInit+0x88>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	4a08      	ldr	r2, [pc, #32]	; (8001824 <HAL_I2C_MspInit+0x88>)
 8001804:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001808:	6413      	str	r3, [r2, #64]	; 0x40
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_I2C_MspInit+0x88>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001816:	bf00      	nop
 8001818:	3728      	adds	r7, #40	; 0x28
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40005400 	.word	0x40005400
 8001824:	40023800 	.word	0x40023800
 8001828:	40020400 	.word	0x40020400

0800182c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a05      	ldr	r2, [pc, #20]	; (8001850 <HAL_RTC_MspInit+0x24>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d102      	bne.n	8001844 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800183e:	4b05      	ldr	r3, [pc, #20]	; (8001854 <HAL_RTC_MspInit+0x28>)
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	40002800 	.word	0x40002800
 8001854:	42470e3c 	.word	0x42470e3c

08001858 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800185c:	e7fe      	b.n	800185c <NMI_Handler+0x4>

0800185e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001862:	e7fe      	b.n	8001862 <HardFault_Handler+0x4>

08001864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001868:	e7fe      	b.n	8001868 <MemManage_Handler+0x4>

0800186a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186a:	b480      	push	{r7}
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186e:	e7fe      	b.n	800186e <BusFault_Handler+0x4>

08001870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001874:	e7fe      	b.n	8001874 <UsageFault_Handler+0x4>

08001876 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001876:	b480      	push	{r7}
 8001878:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a4:	f000 f948 	bl	8001b38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}

080018ac <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018b0:	4802      	ldr	r0, [pc, #8]	; (80018bc <DMA2_Stream0_IRQHandler+0x10>)
 80018b2:	f001 f909 	bl	8002ac8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	200023bc 	.word	0x200023bc

080018c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80018c4:	4802      	ldr	r0, [pc, #8]	; (80018d0 <OTG_FS_IRQHandler+0x10>)
 80018c6:	f002 fc18 	bl	80040fa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80018ca:	bf00      	nop
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20002994 	.word	0x20002994

080018d4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b086      	sub	sp, #24
 80018d8:	af00      	add	r7, sp, #0
 80018da:	60f8      	str	r0, [r7, #12]
 80018dc:	60b9      	str	r1, [r7, #8]
 80018de:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	e00a      	b.n	80018fc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018e6:	f3af 8000 	nop.w
 80018ea:	4601      	mov	r1, r0
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	1c5a      	adds	r2, r3, #1
 80018f0:	60ba      	str	r2, [r7, #8]
 80018f2:	b2ca      	uxtb	r2, r1
 80018f4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	3301      	adds	r3, #1
 80018fa:	617b      	str	r3, [r7, #20]
 80018fc:	697a      	ldr	r2, [r7, #20]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	429a      	cmp	r2, r3
 8001902:	dbf0      	blt.n	80018e6 <_read+0x12>
	}

return len;
 8001904:	687b      	ldr	r3, [r7, #4]
}
 8001906:	4618      	mov	r0, r3
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	2300      	movs	r3, #0
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	e009      	b.n	8001934 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	1c5a      	adds	r2, r3, #1
 8001924:	60ba      	str	r2, [r7, #8]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	3301      	adds	r3, #1
 8001932:	617b      	str	r3, [r7, #20]
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	429a      	cmp	r2, r3
 800193a:	dbf1      	blt.n	8001920 <_write+0x12>
	}
	return len;
 800193c:	687b      	ldr	r3, [r7, #4]
}
 800193e:	4618      	mov	r0, r3
 8001940:	3718      	adds	r7, #24
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <_close>:

int _close(int file)
{
 8001946:	b480      	push	{r7}
 8001948:	b083      	sub	sp, #12
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
	return -1;
 800194e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr

0800195e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800195e:	b480      	push	{r7}
 8001960:	b083      	sub	sp, #12
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
 8001966:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800196e:	605a      	str	r2, [r3, #4]
	return 0;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <_isatty>:

int _isatty(int file)
{
 800197e:	b480      	push	{r7}
 8001980:	b083      	sub	sp, #12
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
	return 1;
 8001986:	2301      	movs	r3, #1
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
	return 0;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
	...

080019b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019b8:	4a14      	ldr	r2, [pc, #80]	; (8001a0c <_sbrk+0x5c>)
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <_sbrk+0x60>)
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019c4:	4b13      	ldr	r3, [pc, #76]	; (8001a14 <_sbrk+0x64>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d102      	bne.n	80019d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019cc:	4b11      	ldr	r3, [pc, #68]	; (8001a14 <_sbrk+0x64>)
 80019ce:	4a12      	ldr	r2, [pc, #72]	; (8001a18 <_sbrk+0x68>)
 80019d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019d2:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <_sbrk+0x64>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d207      	bcs.n	80019f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019e0:	f007 ff88 	bl	80098f4 <__errno>
 80019e4:	4603      	mov	r3, r0
 80019e6:	220c      	movs	r2, #12
 80019e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ea:	f04f 33ff 	mov.w	r3, #4294967295
 80019ee:	e009      	b.n	8001a04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <_sbrk+0x64>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019f6:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <_sbrk+0x64>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	4a05      	ldr	r2, [pc, #20]	; (8001a14 <_sbrk+0x64>)
 8001a00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a02:	68fb      	ldr	r3, [r7, #12]
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3718      	adds	r7, #24
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20020000 	.word	0x20020000
 8001a10:	00000400 	.word	0x00000400
 8001a14:	20000334 	.word	0x20000334
 8001a18:	20002db0 	.word	0x20002db0

08001a1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <SystemInit+0x20>)
 8001a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a26:	4a05      	ldr	r2, [pc, #20]	; (8001a3c <SystemInit+0x20>)
 8001a28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a78 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a44:	480d      	ldr	r0, [pc, #52]	; (8001a7c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a46:	490e      	ldr	r1, [pc, #56]	; (8001a80 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a48:	4a0e      	ldr	r2, [pc, #56]	; (8001a84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a4c:	e002      	b.n	8001a54 <LoopCopyDataInit>

08001a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a52:	3304      	adds	r3, #4

08001a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a58:	d3f9      	bcc.n	8001a4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a5a:	4a0b      	ldr	r2, [pc, #44]	; (8001a88 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a5c:	4c0b      	ldr	r4, [pc, #44]	; (8001a8c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a60:	e001      	b.n	8001a66 <LoopFillZerobss>

08001a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a64:	3204      	adds	r2, #4

08001a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a68:	d3fb      	bcc.n	8001a62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a6a:	f7ff ffd7 	bl	8001a1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a6e:	f007 ff47 	bl	8009900 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a72:	f7ff fab5 	bl	8000fe0 <main>
  bx  lr    
 8001a76:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a80:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8001a84:	0800bff4 	.word	0x0800bff4
  ldr r2, =_sbss
 8001a88:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8001a8c:	20002dac 	.word	0x20002dac

08001a90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a90:	e7fe      	b.n	8001a90 <ADC_IRQHandler>
	...

08001a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a98:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <HAL_Init+0x40>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	; (8001ad4 <HAL_Init+0x40>)
 8001a9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_Init+0x40>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a0a      	ldr	r2, [pc, #40]	; (8001ad4 <HAL_Init+0x40>)
 8001aaa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001aae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_Init+0x40>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a07      	ldr	r2, [pc, #28]	; (8001ad4 <HAL_Init+0x40>)
 8001ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001aba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001abc:	2003      	movs	r0, #3
 8001abe:	f000 fe4b 	bl	8002758 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f000 f808 	bl	8001ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ac8:	f7ff fdc8 	bl	800165c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023c00 	.word	0x40023c00

08001ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ae0:	4b12      	ldr	r3, [pc, #72]	; (8001b2c <HAL_InitTick+0x54>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <HAL_InitTick+0x58>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af6:	4618      	mov	r0, r3
 8001af8:	f000 fe63 	bl	80027c2 <HAL_SYSTICK_Config>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e00e      	b.n	8001b24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b0f      	cmp	r3, #15
 8001b0a:	d80a      	bhi.n	8001b22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	f04f 30ff 	mov.w	r0, #4294967295
 8001b14:	f000 fe2b 	bl	800276e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b18:	4a06      	ldr	r2, [pc, #24]	; (8001b34 <HAL_InitTick+0x5c>)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	e000      	b.n	8001b24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20000090 	.word	0x20000090
 8001b30:	20000098 	.word	0x20000098
 8001b34:	20000094 	.word	0x20000094

08001b38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b3c:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <HAL_IncTick+0x20>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b06      	ldr	r3, [pc, #24]	; (8001b5c <HAL_IncTick+0x24>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4413      	add	r3, r2
 8001b48:	4a04      	ldr	r2, [pc, #16]	; (8001b5c <HAL_IncTick+0x24>)
 8001b4a:	6013      	str	r3, [r2, #0]
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	20000098 	.word	0x20000098
 8001b5c:	200024c0 	.word	0x200024c0

08001b60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return uwTick;
 8001b64:	4b03      	ldr	r3, [pc, #12]	; (8001b74 <HAL_GetTick+0x14>)
 8001b66:	681b      	ldr	r3, [r3, #0]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	200024c0 	.word	0x200024c0

08001b78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b80:	f7ff ffee 	bl	8001b60 <HAL_GetTick>
 8001b84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b90:	d005      	beq.n	8001b9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b92:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <HAL_Delay+0x44>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b9e:	bf00      	nop
 8001ba0:	f7ff ffde 	bl	8001b60 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d8f7      	bhi.n	8001ba0 <HAL_Delay+0x28>
  {
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	bf00      	nop
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000098 	.word	0x20000098

08001bc0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e033      	b.n	8001c3e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d109      	bne.n	8001bf2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff fd64 	bl	80016ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d118      	bne.n	8001c30 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001c06:	f023 0302 	bic.w	r3, r3, #2
 8001c0a:	f043 0202 	orr.w	r2, r3, #2
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 fb52 	bl	80022bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f023 0303 	bic.w	r3, r3, #3
 8001c26:	f043 0201 	orr.w	r2, r3, #1
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	641a      	str	r2, [r3, #64]	; 0x40
 8001c2e:	e001      	b.n	8001c34 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d101      	bne.n	8001c62 <HAL_ADC_Start+0x1a>
 8001c5e:	2302      	movs	r3, #2
 8001c60:	e097      	b.n	8001d92 <HAL_ADC_Start+0x14a>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d018      	beq.n	8001caa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0201 	orr.w	r2, r2, #1
 8001c86:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c88:	4b45      	ldr	r3, [pc, #276]	; (8001da0 <HAL_ADC_Start+0x158>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a45      	ldr	r2, [pc, #276]	; (8001da4 <HAL_ADC_Start+0x15c>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0c9a      	lsrs	r2, r3, #18
 8001c94:	4613      	mov	r3, r2
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	4413      	add	r3, r2
 8001c9a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001c9c:	e002      	b.n	8001ca4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d1f9      	bne.n	8001c9e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f003 0301 	and.w	r3, r3, #1
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d15f      	bne.n	8001d78 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001cc0:	f023 0301 	bic.w	r3, r3, #1
 8001cc4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d007      	beq.n	8001cea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ce2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf6:	d106      	bne.n	8001d06 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfc:	f023 0206 	bic.w	r2, r3, #6
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	645a      	str	r2, [r3, #68]	; 0x44
 8001d04:	e002      	b.n	8001d0c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d14:	4b24      	ldr	r3, [pc, #144]	; (8001da8 <HAL_ADC_Start+0x160>)
 8001d16:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001d20:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f003 031f 	and.w	r3, r3, #31
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d10f      	bne.n	8001d4e <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d129      	bne.n	8001d90 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	e020      	b.n	8001d90 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a16      	ldr	r2, [pc, #88]	; (8001dac <HAL_ADC_Start+0x164>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d11b      	bne.n	8001d90 <HAL_ADC_Start+0x148>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d114      	bne.n	8001d90 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	e00b      	b.n	8001d90 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7c:	f043 0210 	orr.w	r2, r3, #16
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d88:	f043 0201 	orr.w	r2, r3, #1
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	20000090 	.word	0x20000090
 8001da4:	431bde83 	.word	0x431bde83
 8001da8:	40012300 	.word	0x40012300
 8001dac:	40012000 	.word	0x40012000

08001db0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b086      	sub	sp, #24
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	60f8      	str	r0, [r7, #12]
 8001db8:	60b9      	str	r1, [r7, #8]
 8001dba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <HAL_ADC_Start_DMA+0x1e>
 8001dca:	2302      	movs	r3, #2
 8001dcc:	e0ce      	b.n	8001f6c <HAL_ADC_Start_DMA+0x1bc>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d018      	beq.n	8001e16 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f042 0201 	orr.w	r2, r2, #1
 8001df2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001df4:	4b5f      	ldr	r3, [pc, #380]	; (8001f74 <HAL_ADC_Start_DMA+0x1c4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a5f      	ldr	r2, [pc, #380]	; (8001f78 <HAL_ADC_Start_DMA+0x1c8>)
 8001dfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfe:	0c9a      	lsrs	r2, r3, #18
 8001e00:	4613      	mov	r3, r2
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	4413      	add	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e08:	e002      	b.n	8001e10 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	3b01      	subs	r3, #1
 8001e0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f9      	bne.n	8001e0a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e24:	d107      	bne.n	8001e36 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e34:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	f040 8086 	bne.w	8001f52 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e4e:	f023 0301 	bic.w	r3, r3, #1
 8001e52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d007      	beq.n	8001e78 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e84:	d106      	bne.n	8001e94 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8a:	f023 0206 	bic.w	r2, r3, #6
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	645a      	str	r2, [r3, #68]	; 0x44
 8001e92:	e002      	b.n	8001e9a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2200      	movs	r2, #0
 8001e98:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ea2:	4b36      	ldr	r3, [pc, #216]	; (8001f7c <HAL_ADC_Start_DMA+0x1cc>)
 8001ea4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eaa:	4a35      	ldr	r2, [pc, #212]	; (8001f80 <HAL_ADC_Start_DMA+0x1d0>)
 8001eac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eb2:	4a34      	ldr	r2, [pc, #208]	; (8001f84 <HAL_ADC_Start_DMA+0x1d4>)
 8001eb4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eba:	4a33      	ldr	r2, [pc, #204]	; (8001f88 <HAL_ADC_Start_DMA+0x1d8>)
 8001ebc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001ec6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	685a      	ldr	r2, [r3, #4]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001ed6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ee6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	334c      	adds	r3, #76	; 0x4c
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f000 fd1e 	bl	8002938 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f003 031f 	and.w	r3, r3, #31
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10f      	bne.n	8001f28 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d129      	bne.n	8001f6a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f24:	609a      	str	r2, [r3, #8]
 8001f26:	e020      	b.n	8001f6a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a17      	ldr	r2, [pc, #92]	; (8001f8c <HAL_ADC_Start_DMA+0x1dc>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d11b      	bne.n	8001f6a <HAL_ADC_Start_DMA+0x1ba>
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d114      	bne.n	8001f6a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	e00b      	b.n	8001f6a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f043 0210 	orr.w	r2, r3, #16
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f62:	f043 0201 	orr.w	r2, r3, #1
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000090 	.word	0x20000090
 8001f78:	431bde83 	.word	0x431bde83
 8001f7c:	40012300 	.word	0x40012300
 8001f80:	080024b5 	.word	0x080024b5
 8001f84:	0800256f 	.word	0x0800256f
 8001f88:	0800258b 	.word	0x0800258b
 8001f8c:	40012000 	.word	0x40012000

08001f90 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d101      	bne.n	8001faa <HAL_ADC_Stop_DMA+0x1a>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e048      	b.n	800203c <HAL_ADC_Stop_DMA+0xac>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 0201 	bic.w	r2, r2, #1
 8001fc0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f003 0301 	and.w	r3, r3, #1
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d130      	bne.n	8002032 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fde:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d10f      	bne.n	800200e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 fcf8 	bl	80029e8 <HAL_DMA_Abort>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 800201c:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002026:	f023 0301 	bic.w	r3, r3, #1
 800202a:	f043 0201 	orr.w	r2, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800203a:	7bfb      	ldrb	r3, [r7, #15]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002062:	2300      	movs	r3, #0
 8002064:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800206c:	2b01      	cmp	r3, #1
 800206e:	d101      	bne.n	8002074 <HAL_ADC_ConfigChannel+0x1c>
 8002070:	2302      	movs	r3, #2
 8002072:	e113      	b.n	800229c <HAL_ADC_ConfigChannel+0x244>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2b09      	cmp	r3, #9
 8002082:	d925      	bls.n	80020d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68d9      	ldr	r1, [r3, #12]
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	b29b      	uxth	r3, r3
 8002090:	461a      	mov	r2, r3
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	3b1e      	subs	r3, #30
 800209a:	2207      	movs	r2, #7
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43da      	mvns	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	400a      	ands	r2, r1
 80020a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68d9      	ldr	r1, [r3, #12]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	689a      	ldr	r2, [r3, #8]
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	4618      	mov	r0, r3
 80020bc:	4603      	mov	r3, r0
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	4403      	add	r3, r0
 80020c2:	3b1e      	subs	r3, #30
 80020c4:	409a      	lsls	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	e022      	b.n	8002116 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6919      	ldr	r1, [r3, #16]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	461a      	mov	r2, r3
 80020de:	4613      	mov	r3, r2
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	4413      	add	r3, r2
 80020e4:	2207      	movs	r2, #7
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	400a      	ands	r2, r1
 80020f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6919      	ldr	r1, [r3, #16]
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	689a      	ldr	r2, [r3, #8]
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b29b      	uxth	r3, r3
 8002104:	4618      	mov	r0, r3
 8002106:	4603      	mov	r3, r0
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	4403      	add	r3, r0
 800210c:	409a      	lsls	r2, r3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b06      	cmp	r3, #6
 800211c:	d824      	bhi.n	8002168 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685a      	ldr	r2, [r3, #4]
 8002128:	4613      	mov	r3, r2
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	4413      	add	r3, r2
 800212e:	3b05      	subs	r3, #5
 8002130:	221f      	movs	r2, #31
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	43da      	mvns	r2, r3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	400a      	ands	r2, r1
 800213e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	b29b      	uxth	r3, r3
 800214c:	4618      	mov	r0, r3
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	3b05      	subs	r3, #5
 800215a:	fa00 f203 	lsl.w	r2, r0, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	635a      	str	r2, [r3, #52]	; 0x34
 8002166:	e04c      	b.n	8002202 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b0c      	cmp	r3, #12
 800216e:	d824      	bhi.n	80021ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	3b23      	subs	r3, #35	; 0x23
 8002182:	221f      	movs	r2, #31
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43da      	mvns	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	400a      	ands	r2, r1
 8002190:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	b29b      	uxth	r3, r3
 800219e:	4618      	mov	r0, r3
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	3b23      	subs	r3, #35	; 0x23
 80021ac:	fa00 f203 	lsl.w	r2, r0, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	631a      	str	r2, [r3, #48]	; 0x30
 80021b8:	e023      	b.n	8002202 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	3b41      	subs	r3, #65	; 0x41
 80021cc:	221f      	movs	r2, #31
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	400a      	ands	r2, r1
 80021da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	4618      	mov	r0, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685a      	ldr	r2, [r3, #4]
 80021ee:	4613      	mov	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4413      	add	r3, r2
 80021f4:	3b41      	subs	r3, #65	; 0x41
 80021f6:	fa00 f203 	lsl.w	r2, r0, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	430a      	orrs	r2, r1
 8002200:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002202:	4b29      	ldr	r3, [pc, #164]	; (80022a8 <HAL_ADC_ConfigChannel+0x250>)
 8002204:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a28      	ldr	r2, [pc, #160]	; (80022ac <HAL_ADC_ConfigChannel+0x254>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d10f      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1d8>
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2b12      	cmp	r3, #18
 8002216:	d10b      	bne.n	8002230 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a1d      	ldr	r2, [pc, #116]	; (80022ac <HAL_ADC_ConfigChannel+0x254>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d12b      	bne.n	8002292 <HAL_ADC_ConfigChannel+0x23a>
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <HAL_ADC_ConfigChannel+0x258>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d003      	beq.n	800224c <HAL_ADC_ConfigChannel+0x1f4>
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b11      	cmp	r3, #17
 800224a:	d122      	bne.n	8002292 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a11      	ldr	r2, [pc, #68]	; (80022b0 <HAL_ADC_ConfigChannel+0x258>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d111      	bne.n	8002292 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800226e:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <HAL_ADC_ConfigChannel+0x25c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a11      	ldr	r2, [pc, #68]	; (80022b8 <HAL_ADC_ConfigChannel+0x260>)
 8002274:	fba2 2303 	umull	r2, r3, r2, r3
 8002278:	0c9a      	lsrs	r2, r3, #18
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002284:	e002      	b.n	800228c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	3b01      	subs	r3, #1
 800228a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f9      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	40012300 	.word	0x40012300
 80022ac:	40012000 	.word	0x40012000
 80022b0:	10000012 	.word	0x10000012
 80022b4:	20000090 	.word	0x20000090
 80022b8:	431bde83 	.word	0x431bde83

080022bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022bc:	b480      	push	{r7}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022c4:	4b79      	ldr	r3, [pc, #484]	; (80024ac <ADC_Init+0x1f0>)
 80022c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	431a      	orrs	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80022f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6859      	ldr	r1, [r3, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691b      	ldr	r3, [r3, #16]
 80022fc:	021a      	lsls	r2, r3, #8
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	430a      	orrs	r2, r1
 8002304:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002314:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	6859      	ldr	r1, [r3, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	689a      	ldr	r2, [r3, #8]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002336:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6899      	ldr	r1, [r3, #8]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	68da      	ldr	r2, [r3, #12]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234e:	4a58      	ldr	r2, [pc, #352]	; (80024b0 <ADC_Init+0x1f4>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d022      	beq.n	800239a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	689a      	ldr	r2, [r3, #8]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002362:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6899      	ldr	r1, [r3, #8]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002384:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6899      	ldr	r1, [r3, #8]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	430a      	orrs	r2, r1
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	e00f      	b.n	80023ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	689a      	ldr	r2, [r3, #8]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	689a      	ldr	r2, [r3, #8]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f022 0202 	bic.w	r2, r2, #2
 80023c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6899      	ldr	r1, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	7e1b      	ldrb	r3, [r3, #24]
 80023d4:	005a      	lsls	r2, r3, #1
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	430a      	orrs	r2, r1
 80023dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01b      	beq.n	8002420 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	685a      	ldr	r2, [r3, #4]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002406:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6859      	ldr	r1, [r3, #4]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002412:	3b01      	subs	r3, #1
 8002414:	035a      	lsls	r2, r3, #13
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	605a      	str	r2, [r3, #4]
 800241e:	e007      	b.n	8002430 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800242e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800243e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	69db      	ldr	r3, [r3, #28]
 800244a:	3b01      	subs	r3, #1
 800244c:	051a      	lsls	r2, r3, #20
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	430a      	orrs	r2, r1
 8002454:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002464:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	6899      	ldr	r1, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002472:	025a      	lsls	r2, r3, #9
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800248a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6899      	ldr	r1, [r3, #8]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	029a      	lsls	r2, r3, #10
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	430a      	orrs	r2, r1
 800249e:	609a      	str	r2, [r3, #8]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	40012300 	.word	0x40012300
 80024b0:	0f000001 	.word	0x0f000001

080024b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d13c      	bne.n	8002548 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d12b      	bne.n	8002540 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d127      	bne.n	8002540 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d006      	beq.n	800250c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002508:	2b00      	cmp	r3, #0
 800250a:	d119      	bne.n	8002540 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685a      	ldr	r2, [r3, #4]
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0220 	bic.w	r2, r2, #32
 800251a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002520:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d105      	bne.n	8002540 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	f043 0201 	orr.w	r2, r3, #1
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f7ff f87b 	bl	800163c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002546:	e00e      	b.n	8002566 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	2b00      	cmp	r3, #0
 8002552:	d003      	beq.n	800255c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	f7ff fd75 	bl	8002044 <HAL_ADC_ErrorCallback>
}
 800255a:	e004      	b.n	8002566 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	4798      	blx	r3
}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800257a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f7ff f853 	bl	8001628 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002582:	bf00      	nop
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800258a:	b580      	push	{r7, lr}
 800258c:	b084      	sub	sp, #16
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002596:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	2240      	movs	r2, #64	; 0x40
 800259c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a2:	f043 0204 	orr.w	r2, r3, #4
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80025aa:	68f8      	ldr	r0, [r7, #12]
 80025ac:	f7ff fd4a 	bl	8002044 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025b0:	bf00      	nop
 80025b2:	3710      	adds	r7, #16
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f003 0307 	and.w	r3, r3, #7
 80025c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025c8:	4b0c      	ldr	r3, [pc, #48]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ce:	68ba      	ldr	r2, [r7, #8]
 80025d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025d4:	4013      	ands	r3, r2
 80025d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ea:	4a04      	ldr	r2, [pc, #16]	; (80025fc <__NVIC_SetPriorityGrouping+0x44>)
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	60d3      	str	r3, [r2, #12]
}
 80025f0:	bf00      	nop
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00

08002600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002604:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_GetPriorityGrouping+0x18>)
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	0a1b      	lsrs	r3, r3, #8
 800260a:	f003 0307 	and.w	r3, r3, #7
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	4603      	mov	r3, r0
 8002624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	2b00      	cmp	r3, #0
 800262c:	db0b      	blt.n	8002646 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800262e:	79fb      	ldrb	r3, [r7, #7]
 8002630:	f003 021f 	and.w	r2, r3, #31
 8002634:	4907      	ldr	r1, [pc, #28]	; (8002654 <__NVIC_EnableIRQ+0x38>)
 8002636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	2001      	movs	r0, #1
 800263e:	fa00 f202 	lsl.w	r2, r0, r2
 8002642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002646:	bf00      	nop
 8002648:	370c      	adds	r7, #12
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	e000e100 	.word	0xe000e100

08002658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	6039      	str	r1, [r7, #0]
 8002662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002668:	2b00      	cmp	r3, #0
 800266a:	db0a      	blt.n	8002682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	490c      	ldr	r1, [pc, #48]	; (80026a4 <__NVIC_SetPriority+0x4c>)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	0112      	lsls	r2, r2, #4
 8002678:	b2d2      	uxtb	r2, r2
 800267a:	440b      	add	r3, r1
 800267c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002680:	e00a      	b.n	8002698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4908      	ldr	r1, [pc, #32]	; (80026a8 <__NVIC_SetPriority+0x50>)
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	3b04      	subs	r3, #4
 8002690:	0112      	lsls	r2, r2, #4
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	440b      	add	r3, r1
 8002696:	761a      	strb	r2, [r3, #24]
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr
 80026a4:	e000e100 	.word	0xe000e100
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b089      	sub	sp, #36	; 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	60b9      	str	r1, [r7, #8]
 80026b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f1c3 0307 	rsb	r3, r3, #7
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	bf28      	it	cs
 80026ca:	2304      	movcs	r3, #4
 80026cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3304      	adds	r3, #4
 80026d2:	2b06      	cmp	r3, #6
 80026d4:	d902      	bls.n	80026dc <NVIC_EncodePriority+0x30>
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	3b03      	subs	r3, #3
 80026da:	e000      	b.n	80026de <NVIC_EncodePriority+0x32>
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026e0:	f04f 32ff 	mov.w	r2, #4294967295
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	401a      	ands	r2, r3
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026f4:	f04f 31ff 	mov.w	r1, #4294967295
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	fa01 f303 	lsl.w	r3, r1, r3
 80026fe:	43d9      	mvns	r1, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002704:	4313      	orrs	r3, r2
         );
}
 8002706:	4618      	mov	r0, r3
 8002708:	3724      	adds	r7, #36	; 0x24
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
	...

08002714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	3b01      	subs	r3, #1
 8002720:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002724:	d301      	bcc.n	800272a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002726:	2301      	movs	r3, #1
 8002728:	e00f      	b.n	800274a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800272a:	4a0a      	ldr	r2, [pc, #40]	; (8002754 <SysTick_Config+0x40>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002732:	210f      	movs	r1, #15
 8002734:	f04f 30ff 	mov.w	r0, #4294967295
 8002738:	f7ff ff8e 	bl	8002658 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800273c:	4b05      	ldr	r3, [pc, #20]	; (8002754 <SysTick_Config+0x40>)
 800273e:	2200      	movs	r2, #0
 8002740:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002742:	4b04      	ldr	r3, [pc, #16]	; (8002754 <SysTick_Config+0x40>)
 8002744:	2207      	movs	r2, #7
 8002746:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	e000e010 	.word	0xe000e010

08002758 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff ff29 	bl	80025b8 <__NVIC_SetPriorityGrouping>
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800276e:	b580      	push	{r7, lr}
 8002770:	b086      	sub	sp, #24
 8002772:	af00      	add	r7, sp, #0
 8002774:	4603      	mov	r3, r0
 8002776:	60b9      	str	r1, [r7, #8]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002780:	f7ff ff3e 	bl	8002600 <__NVIC_GetPriorityGrouping>
 8002784:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	6978      	ldr	r0, [r7, #20]
 800278c:	f7ff ff8e 	bl	80026ac <NVIC_EncodePriority>
 8002790:	4602      	mov	r2, r0
 8002792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002796:	4611      	mov	r1, r2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff5d 	bl	8002658 <__NVIC_SetPriority>
}
 800279e:	bf00      	nop
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	4603      	mov	r3, r0
 80027ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff ff31 	bl	800261c <__NVIC_EnableIRQ>
}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff ffa2 	bl	8002714 <SysTick_Config>
 80027d0:	4603      	mov	r3, r0
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
	...

080027dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff f9ba 	bl	8001b60 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e099      	b.n	800292c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002818:	e00f      	b.n	800283a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800281a:	f7ff f9a1 	bl	8001b60 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b05      	cmp	r3, #5
 8002826:	d908      	bls.n	800283a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2220      	movs	r2, #32
 800282c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2203      	movs	r2, #3
 8002832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e078      	b.n	800292c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1e8      	bne.n	800281a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	4b38      	ldr	r3, [pc, #224]	; (8002934 <HAL_DMA_Init+0x158>)
 8002854:	4013      	ands	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002866:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800287e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	2b04      	cmp	r3, #4
 8002892:	d107      	bne.n	80028a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289c:	4313      	orrs	r3, r2
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f023 0307 	bic.w	r3, r3, #7
 80028ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d117      	bne.n	80028fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00e      	beq.n	80028fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fadf 	bl	8002ea4 <DMA_CheckFifoParam>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d008      	beq.n	80028fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2240      	movs	r2, #64	; 0x40
 80028f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80028fa:	2301      	movs	r3, #1
 80028fc:	e016      	b.n	800292c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 fa96 	bl	8002e38 <DMA_CalcBaseAndBitshift>
 800290c:	4603      	mov	r3, r0
 800290e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002914:	223f      	movs	r2, #63	; 0x3f
 8002916:	409a      	lsls	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	f010803f 	.word	0xf010803f

08002938 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
 8002944:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800294e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_DMA_Start_IT+0x26>
 800295a:	2302      	movs	r3, #2
 800295c:	e040      	b.n	80029e0 <HAL_DMA_Start_IT+0xa8>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b01      	cmp	r3, #1
 8002970:	d12f      	bne.n	80029d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2202      	movs	r2, #2
 8002976:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	68b9      	ldr	r1, [r7, #8]
 8002986:	68f8      	ldr	r0, [r7, #12]
 8002988:	f000 fa28 	bl	8002ddc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002990:	223f      	movs	r2, #63	; 0x3f
 8002992:	409a      	lsls	r2, r3
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f042 0216 	orr.w	r2, r2, #22
 80029a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d007      	beq.n	80029c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0208 	orr.w	r2, r2, #8
 80029be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f042 0201 	orr.w	r2, r2, #1
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	e005      	b.n	80029de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80029da:	2302      	movs	r3, #2
 80029dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80029de:	7dfb      	ldrb	r3, [r7, #23]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3718      	adds	r7, #24
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80029f6:	f7ff f8b3 	bl	8001b60 <HAL_GetTick>
 80029fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d008      	beq.n	8002a1a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e052      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0216 	bic.w	r2, r2, #22
 8002a28:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a38:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d103      	bne.n	8002a4a <HAL_DMA_Abort+0x62>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0208 	bic.w	r2, r2, #8
 8002a58:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6a:	e013      	b.n	8002a94 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a6c:	f7ff f878 	bl	8001b60 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b05      	cmp	r3, #5
 8002a78:	d90c      	bls.n	8002a94 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e015      	b.n	8002ac0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d1e4      	bne.n	8002a6c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	223f      	movs	r2, #63	; 0x3f
 8002aa8:	409a      	lsls	r2, r3
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3710      	adds	r7, #16
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ad4:	4b92      	ldr	r3, [pc, #584]	; (8002d20 <HAL_DMA_IRQHandler+0x258>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a92      	ldr	r2, [pc, #584]	; (8002d24 <HAL_DMA_IRQHandler+0x25c>)
 8002ada:	fba2 2303 	umull	r2, r3, r2, r3
 8002ade:	0a9b      	lsrs	r3, r3, #10
 8002ae0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002af2:	2208      	movs	r2, #8
 8002af4:	409a      	lsls	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	4013      	ands	r3, r2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d01a      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0304 	and.w	r3, r3, #4
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d013      	beq.n	8002b34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f022 0204 	bic.w	r2, r2, #4
 8002b1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b20:	2208      	movs	r2, #8
 8002b22:	409a      	lsls	r2, r3
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b2c:	f043 0201 	orr.w	r2, r3, #1
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b38:	2201      	movs	r2, #1
 8002b3a:	409a      	lsls	r2, r3
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d012      	beq.n	8002b6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00b      	beq.n	8002b6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b56:	2201      	movs	r2, #1
 8002b58:	409a      	lsls	r2, r3
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b62:	f043 0202 	orr.w	r2, r3, #2
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b6e:	2204      	movs	r2, #4
 8002b70:	409a      	lsls	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	4013      	ands	r3, r2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d012      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00b      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	409a      	lsls	r2, r3
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b98:	f043 0204 	orr.w	r2, r3, #4
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba4:	2210      	movs	r2, #16
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d043      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d03c      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bc2:	2210      	movs	r2, #16
 8002bc4:	409a      	lsls	r2, r3
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d018      	beq.n	8002c0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d108      	bne.n	8002bf8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d024      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	4798      	blx	r3
 8002bf6:	e01f      	b.n	8002c38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d01b      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	4798      	blx	r3
 8002c08:	e016      	b.n	8002c38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d107      	bne.n	8002c28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0208 	bic.w	r2, r2, #8
 8002c26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	409a      	lsls	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4013      	ands	r3, r2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 808e 	beq.w	8002d66 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0310 	and.w	r3, r3, #16
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	f000 8086 	beq.w	8002d66 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5e:	2220      	movs	r2, #32
 8002c60:	409a      	lsls	r2, r3
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b05      	cmp	r3, #5
 8002c70:	d136      	bne.n	8002ce0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 0216 	bic.w	r2, r2, #22
 8002c80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695a      	ldr	r2, [r3, #20]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d103      	bne.n	8002ca2 <HAL_DMA_IRQHandler+0x1da>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d007      	beq.n	8002cb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0208 	bic.w	r2, r2, #8
 8002cb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cb6:	223f      	movs	r2, #63	; 0x3f
 8002cb8:	409a      	lsls	r2, r3
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d07d      	beq.n	8002dd2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	4798      	blx	r3
        }
        return;
 8002cde:	e078      	b.n	8002dd2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d01c      	beq.n	8002d28 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d108      	bne.n	8002d0e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d030      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	4798      	blx	r3
 8002d0c:	e02b      	b.n	8002d66 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d027      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	4798      	blx	r3
 8002d1e:	e022      	b.n	8002d66 <HAL_DMA_IRQHandler+0x29e>
 8002d20:	20000090 	.word	0x20000090
 8002d24:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10f      	bne.n	8002d56 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f022 0210 	bic.w	r2, r2, #16
 8002d44:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d032      	beq.n	8002dd4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d022      	beq.n	8002dc0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2205      	movs	r2, #5
 8002d7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0201 	bic.w	r2, r2, #1
 8002d90:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	3301      	adds	r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	697a      	ldr	r2, [r7, #20]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d307      	bcc.n	8002dae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1f2      	bne.n	8002d92 <HAL_DMA_IRQHandler+0x2ca>
 8002dac:	e000      	b.n	8002db0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002dae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d005      	beq.n	8002dd4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dcc:	6878      	ldr	r0, [r7, #4]
 8002dce:	4798      	blx	r3
 8002dd0:	e000      	b.n	8002dd4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002dd2:	bf00      	nop
    }
  }
}
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop

08002ddc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
 8002de8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002df8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	683a      	ldr	r2, [r7, #0]
 8002e00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	2b40      	cmp	r3, #64	; 0x40
 8002e08:	d108      	bne.n	8002e1c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e1a:	e007      	b.n	8002e2c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	68ba      	ldr	r2, [r7, #8]
 8002e22:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	60da      	str	r2, [r3, #12]
}
 8002e2c:	bf00      	nop
 8002e2e:	3714      	adds	r7, #20
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	3b10      	subs	r3, #16
 8002e48:	4a14      	ldr	r2, [pc, #80]	; (8002e9c <DMA_CalcBaseAndBitshift+0x64>)
 8002e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4e:	091b      	lsrs	r3, r3, #4
 8002e50:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e52:	4a13      	ldr	r2, [pc, #76]	; (8002ea0 <DMA_CalcBaseAndBitshift+0x68>)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	4413      	add	r3, r2
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2b03      	cmp	r3, #3
 8002e64:	d909      	bls.n	8002e7a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e6e:	f023 0303 	bic.w	r3, r3, #3
 8002e72:	1d1a      	adds	r2, r3, #4
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	659a      	str	r2, [r3, #88]	; 0x58
 8002e78:	e007      	b.n	8002e8a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e82:	f023 0303 	bic.w	r3, r3, #3
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3714      	adds	r7, #20
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	aaaaaaab 	.word	0xaaaaaaab
 8002ea0:	0800aa7c 	.word	0x0800aa7c

08002ea4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b085      	sub	sp, #20
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002eac:	2300      	movs	r3, #0
 8002eae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d11f      	bne.n	8002efe <DMA_CheckFifoParam+0x5a>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d856      	bhi.n	8002f72 <DMA_CheckFifoParam+0xce>
 8002ec4:	a201      	add	r2, pc, #4	; (adr r2, 8002ecc <DMA_CheckFifoParam+0x28>)
 8002ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eca:	bf00      	nop
 8002ecc:	08002edd 	.word	0x08002edd
 8002ed0:	08002eef 	.word	0x08002eef
 8002ed4:	08002edd 	.word	0x08002edd
 8002ed8:	08002f73 	.word	0x08002f73
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d046      	beq.n	8002f76 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002eec:	e043      	b.n	8002f76 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ef6:	d140      	bne.n	8002f7a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002efc:	e03d      	b.n	8002f7a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f06:	d121      	bne.n	8002f4c <DMA_CheckFifoParam+0xa8>
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b03      	cmp	r3, #3
 8002f0c:	d837      	bhi.n	8002f7e <DMA_CheckFifoParam+0xda>
 8002f0e:	a201      	add	r2, pc, #4	; (adr r2, 8002f14 <DMA_CheckFifoParam+0x70>)
 8002f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f14:	08002f25 	.word	0x08002f25
 8002f18:	08002f2b 	.word	0x08002f2b
 8002f1c:	08002f25 	.word	0x08002f25
 8002f20:	08002f3d 	.word	0x08002f3d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
      break;
 8002f28:	e030      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d025      	beq.n	8002f82 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f3a:	e022      	b.n	8002f82 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f40:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f44:	d11f      	bne.n	8002f86 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f4a:	e01c      	b.n	8002f86 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d903      	bls.n	8002f5a <DMA_CheckFifoParam+0xb6>
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	d003      	beq.n	8002f60 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f58:	e018      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	73fb      	strb	r3, [r7, #15]
      break;
 8002f5e:	e015      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d00e      	beq.n	8002f8a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	73fb      	strb	r3, [r7, #15]
      break;
 8002f70:	e00b      	b.n	8002f8a <DMA_CheckFifoParam+0xe6>
      break;
 8002f72:	bf00      	nop
 8002f74:	e00a      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      break;
 8002f76:	bf00      	nop
 8002f78:	e008      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      break;
 8002f7a:	bf00      	nop
 8002f7c:	e006      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      break;
 8002f7e:	bf00      	nop
 8002f80:	e004      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      break;
 8002f82:	bf00      	nop
 8002f84:	e002      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      break;   
 8002f86:	bf00      	nop
 8002f88:	e000      	b.n	8002f8c <DMA_CheckFifoParam+0xe8>
      break;
 8002f8a:	bf00      	nop
    }
  } 
  
  return status; 
 8002f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3714      	adds	r7, #20
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop

08002f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b089      	sub	sp, #36	; 0x24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61fb      	str	r3, [r7, #28]
 8002fb6:	e159      	b.n	800326c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fb8:	2201      	movs	r2, #1
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	f040 8148 	bne.w	8003266 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d005      	beq.n	8002fee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d130      	bne.n	8003050 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	2203      	movs	r2, #3
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4013      	ands	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	fa02 f303 	lsl.w	r3, r2, r3
 8003012:	69ba      	ldr	r2, [r7, #24]
 8003014:	4313      	orrs	r3, r2
 8003016:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003024:	2201      	movs	r2, #1
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	fa02 f303 	lsl.w	r3, r2, r3
 800302c:	43db      	mvns	r3, r3
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4013      	ands	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	091b      	lsrs	r3, r3, #4
 800303a:	f003 0201 	and.w	r2, r3, #1
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	fa02 f303 	lsl.w	r3, r2, r3
 8003044:	69ba      	ldr	r2, [r7, #24]
 8003046:	4313      	orrs	r3, r2
 8003048:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f003 0303 	and.w	r3, r3, #3
 8003058:	2b03      	cmp	r3, #3
 800305a:	d017      	beq.n	800308c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	005b      	lsls	r3, r3, #1
 8003066:	2203      	movs	r2, #3
 8003068:	fa02 f303 	lsl.w	r3, r2, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	4013      	ands	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	689a      	ldr	r2, [r3, #8]
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	fa02 f303 	lsl.w	r3, r2, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d123      	bne.n	80030e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	08da      	lsrs	r2, r3, #3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3208      	adds	r2, #8
 80030a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f003 0307 	and.w	r3, r3, #7
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	220f      	movs	r2, #15
 80030b0:	fa02 f303 	lsl.w	r3, r2, r3
 80030b4:	43db      	mvns	r3, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	691a      	ldr	r2, [r3, #16]
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	fa02 f303 	lsl.w	r3, r2, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	08da      	lsrs	r2, r3, #3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	3208      	adds	r2, #8
 80030da:	69b9      	ldr	r1, [r7, #24]
 80030dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	2203      	movs	r2, #3
 80030ec:	fa02 f303 	lsl.w	r3, r2, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	4013      	ands	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f003 0203 	and.w	r2, r3, #3
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	005b      	lsls	r3, r3, #1
 8003104:	fa02 f303 	lsl.w	r3, r2, r3
 8003108:	69ba      	ldr	r2, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	69ba      	ldr	r2, [r7, #24]
 8003112:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	f000 80a2 	beq.w	8003266 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	60fb      	str	r3, [r7, #12]
 8003126:	4b57      	ldr	r3, [pc, #348]	; (8003284 <HAL_GPIO_Init+0x2e8>)
 8003128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312a:	4a56      	ldr	r2, [pc, #344]	; (8003284 <HAL_GPIO_Init+0x2e8>)
 800312c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003130:	6453      	str	r3, [r2, #68]	; 0x44
 8003132:	4b54      	ldr	r3, [pc, #336]	; (8003284 <HAL_GPIO_Init+0x2e8>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800313e:	4a52      	ldr	r2, [pc, #328]	; (8003288 <HAL_GPIO_Init+0x2ec>)
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	089b      	lsrs	r3, r3, #2
 8003144:	3302      	adds	r3, #2
 8003146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800314c:	69fb      	ldr	r3, [r7, #28]
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	009b      	lsls	r3, r3, #2
 8003154:	220f      	movs	r2, #15
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	43db      	mvns	r3, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4013      	ands	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a49      	ldr	r2, [pc, #292]	; (800328c <HAL_GPIO_Init+0x2f0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d019      	beq.n	800319e <HAL_GPIO_Init+0x202>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a48      	ldr	r2, [pc, #288]	; (8003290 <HAL_GPIO_Init+0x2f4>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d013      	beq.n	800319a <HAL_GPIO_Init+0x1fe>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a47      	ldr	r2, [pc, #284]	; (8003294 <HAL_GPIO_Init+0x2f8>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d00d      	beq.n	8003196 <HAL_GPIO_Init+0x1fa>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a46      	ldr	r2, [pc, #280]	; (8003298 <HAL_GPIO_Init+0x2fc>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d007      	beq.n	8003192 <HAL_GPIO_Init+0x1f6>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a45      	ldr	r2, [pc, #276]	; (800329c <HAL_GPIO_Init+0x300>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d101      	bne.n	800318e <HAL_GPIO_Init+0x1f2>
 800318a:	2304      	movs	r3, #4
 800318c:	e008      	b.n	80031a0 <HAL_GPIO_Init+0x204>
 800318e:	2307      	movs	r3, #7
 8003190:	e006      	b.n	80031a0 <HAL_GPIO_Init+0x204>
 8003192:	2303      	movs	r3, #3
 8003194:	e004      	b.n	80031a0 <HAL_GPIO_Init+0x204>
 8003196:	2302      	movs	r3, #2
 8003198:	e002      	b.n	80031a0 <HAL_GPIO_Init+0x204>
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <HAL_GPIO_Init+0x204>
 800319e:	2300      	movs	r3, #0
 80031a0:	69fa      	ldr	r2, [r7, #28]
 80031a2:	f002 0203 	and.w	r2, r2, #3
 80031a6:	0092      	lsls	r2, r2, #2
 80031a8:	4093      	lsls	r3, r2
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031b0:	4935      	ldr	r1, [pc, #212]	; (8003288 <HAL_GPIO_Init+0x2ec>)
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	089b      	lsrs	r3, r3, #2
 80031b6:	3302      	adds	r3, #2
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031be:	4b38      	ldr	r3, [pc, #224]	; (80032a0 <HAL_GPIO_Init+0x304>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	43db      	mvns	r3, r3
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	4013      	ands	r3, r2
 80031cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d003      	beq.n	80031e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031e2:	4a2f      	ldr	r2, [pc, #188]	; (80032a0 <HAL_GPIO_Init+0x304>)
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80031e8:	4b2d      	ldr	r3, [pc, #180]	; (80032a0 <HAL_GPIO_Init+0x304>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	43db      	mvns	r3, r3
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	4013      	ands	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d003      	beq.n	800320c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	4313      	orrs	r3, r2
 800320a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800320c:	4a24      	ldr	r2, [pc, #144]	; (80032a0 <HAL_GPIO_Init+0x304>)
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003212:	4b23      	ldr	r3, [pc, #140]	; (80032a0 <HAL_GPIO_Init+0x304>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	43db      	mvns	r3, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4013      	ands	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003236:	4a1a      	ldr	r2, [pc, #104]	; (80032a0 <HAL_GPIO_Init+0x304>)
 8003238:	69bb      	ldr	r3, [r7, #24]
 800323a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800323c:	4b18      	ldr	r3, [pc, #96]	; (80032a0 <HAL_GPIO_Init+0x304>)
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	43db      	mvns	r3, r3
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4013      	ands	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003258:	69ba      	ldr	r2, [r7, #24]
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4313      	orrs	r3, r2
 800325e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003260:	4a0f      	ldr	r2, [pc, #60]	; (80032a0 <HAL_GPIO_Init+0x304>)
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	3301      	adds	r3, #1
 800326a:	61fb      	str	r3, [r7, #28]
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	2b0f      	cmp	r3, #15
 8003270:	f67f aea2 	bls.w	8002fb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003274:	bf00      	nop
 8003276:	bf00      	nop
 8003278:	3724      	adds	r7, #36	; 0x24
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	40023800 	.word	0x40023800
 8003288:	40013800 	.word	0x40013800
 800328c:	40020000 	.word	0x40020000
 8003290:	40020400 	.word	0x40020400
 8003294:	40020800 	.word	0x40020800
 8003298:	40020c00 	.word	0x40020c00
 800329c:	40021000 	.word	0x40021000
 80032a0:	40013c00 	.word	0x40013c00

080032a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e12b      	b.n	800350e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fe fa66 	bl	800179c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2224      	movs	r2, #36	; 0x24
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003306:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003308:	f002 fb4a 	bl	80059a0 <HAL_RCC_GetPCLK1Freq>
 800330c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	4a81      	ldr	r2, [pc, #516]	; (8003518 <HAL_I2C_Init+0x274>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d807      	bhi.n	8003328 <HAL_I2C_Init+0x84>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4a80      	ldr	r2, [pc, #512]	; (800351c <HAL_I2C_Init+0x278>)
 800331c:	4293      	cmp	r3, r2
 800331e:	bf94      	ite	ls
 8003320:	2301      	movls	r3, #1
 8003322:	2300      	movhi	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	e006      	b.n	8003336 <HAL_I2C_Init+0x92>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4a7d      	ldr	r2, [pc, #500]	; (8003520 <HAL_I2C_Init+0x27c>)
 800332c:	4293      	cmp	r3, r2
 800332e:	bf94      	ite	ls
 8003330:	2301      	movls	r3, #1
 8003332:	2300      	movhi	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e0e7      	b.n	800350e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	4a78      	ldr	r2, [pc, #480]	; (8003524 <HAL_I2C_Init+0x280>)
 8003342:	fba2 2303 	umull	r2, r3, r2, r3
 8003346:	0c9b      	lsrs	r3, r3, #18
 8003348:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	430a      	orrs	r2, r1
 800335c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4a6a      	ldr	r2, [pc, #424]	; (8003518 <HAL_I2C_Init+0x274>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d802      	bhi.n	8003378 <HAL_I2C_Init+0xd4>
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	3301      	adds	r3, #1
 8003376:	e009      	b.n	800338c <HAL_I2C_Init+0xe8>
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800337e:	fb02 f303 	mul.w	r3, r2, r3
 8003382:	4a69      	ldr	r2, [pc, #420]	; (8003528 <HAL_I2C_Init+0x284>)
 8003384:	fba2 2303 	umull	r2, r3, r2, r3
 8003388:	099b      	lsrs	r3, r3, #6
 800338a:	3301      	adds	r3, #1
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	6812      	ldr	r2, [r2, #0]
 8003390:	430b      	orrs	r3, r1
 8003392:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800339e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	495c      	ldr	r1, [pc, #368]	; (8003518 <HAL_I2C_Init+0x274>)
 80033a8:	428b      	cmp	r3, r1
 80033aa:	d819      	bhi.n	80033e0 <HAL_I2C_Init+0x13c>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1e59      	subs	r1, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ba:	1c59      	adds	r1, r3, #1
 80033bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033c0:	400b      	ands	r3, r1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_I2C_Init+0x138>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1e59      	subs	r1, r3, #1
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033d4:	3301      	adds	r3, #1
 80033d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033da:	e051      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 80033dc:	2304      	movs	r3, #4
 80033de:	e04f      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d111      	bne.n	800340c <HAL_I2C_Init+0x168>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	1e58      	subs	r0, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6859      	ldr	r1, [r3, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	440b      	add	r3, r1
 80033f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033fa:	3301      	adds	r3, #1
 80033fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003400:	2b00      	cmp	r3, #0
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e012      	b.n	8003432 <HAL_I2C_Init+0x18e>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1e58      	subs	r0, r3, #1
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6859      	ldr	r1, [r3, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	0099      	lsls	r1, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003422:	3301      	adds	r3, #1
 8003424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003428:	2b00      	cmp	r3, #0
 800342a:	bf0c      	ite	eq
 800342c:	2301      	moveq	r3, #1
 800342e:	2300      	movne	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <HAL_I2C_Init+0x196>
 8003436:	2301      	movs	r3, #1
 8003438:	e022      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10e      	bne.n	8003460 <HAL_I2C_Init+0x1bc>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1e58      	subs	r0, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6859      	ldr	r1, [r3, #4]
 800344a:	460b      	mov	r3, r1
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	440b      	add	r3, r1
 8003450:	fbb0 f3f3 	udiv	r3, r0, r3
 8003454:	3301      	adds	r3, #1
 8003456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800345e:	e00f      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1e58      	subs	r0, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6859      	ldr	r1, [r3, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	0099      	lsls	r1, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	fbb0 f3f3 	udiv	r3, r0, r3
 8003476:	3301      	adds	r3, #1
 8003478:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800347c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	6809      	ldr	r1, [r1, #0]
 8003484:	4313      	orrs	r3, r2
 8003486:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69da      	ldr	r2, [r3, #28]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6911      	ldr	r1, [r2, #16]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	68d2      	ldr	r2, [r2, #12]
 80034ba:	4311      	orrs	r1, r2
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	430b      	orrs	r3, r1
 80034c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695a      	ldr	r2, [r3, #20]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	430a      	orrs	r2, r1
 80034de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	000186a0 	.word	0x000186a0
 800351c:	001e847f 	.word	0x001e847f
 8003520:	003d08ff 	.word	0x003d08ff
 8003524:	431bde83 	.word	0x431bde83
 8003528:	10624dd3 	.word	0x10624dd3

0800352c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b088      	sub	sp, #32
 8003530:	af02      	add	r7, sp, #8
 8003532:	60f8      	str	r0, [r7, #12]
 8003534:	607a      	str	r2, [r7, #4]
 8003536:	461a      	mov	r2, r3
 8003538:	460b      	mov	r3, r1
 800353a:	817b      	strh	r3, [r7, #10]
 800353c:	4613      	mov	r3, r2
 800353e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003540:	f7fe fb0e 	bl	8001b60 <HAL_GetTick>
 8003544:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b20      	cmp	r3, #32
 8003550:	f040 80e0 	bne.w	8003714 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	2319      	movs	r3, #25
 800355a:	2201      	movs	r2, #1
 800355c:	4970      	ldr	r1, [pc, #448]	; (8003720 <HAL_I2C_Master_Transmit+0x1f4>)
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 faf4 	bl	8003b4c <I2C_WaitOnFlagUntilTimeout>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800356a:	2302      	movs	r3, #2
 800356c:	e0d3      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003574:	2b01      	cmp	r3, #1
 8003576:	d101      	bne.n	800357c <HAL_I2C_Master_Transmit+0x50>
 8003578:	2302      	movs	r3, #2
 800357a:	e0cc      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ea>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b01      	cmp	r3, #1
 8003590:	d007      	beq.n	80035a2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2221      	movs	r2, #33	; 0x21
 80035b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2210      	movs	r2, #16
 80035be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	893a      	ldrh	r2, [r7, #8]
 80035d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035d8:	b29a      	uxth	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	4a50      	ldr	r2, [pc, #320]	; (8003724 <HAL_I2C_Master_Transmit+0x1f8>)
 80035e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80035e4:	8979      	ldrh	r1, [r7, #10]
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	6a3a      	ldr	r2, [r7, #32]
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f000 f996 	bl	800391c <I2C_MasterRequestWrite>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e08d      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035fa:	2300      	movs	r3, #0
 80035fc:	613b      	str	r3, [r7, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	613b      	str	r3, [r7, #16]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	613b      	str	r3, [r7, #16]
 800360e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003610:	e066      	b.n	80036e0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	6a39      	ldr	r1, [r7, #32]
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f000 fb6e 	bl	8003cf8 <I2C_WaitOnTXEFlagUntilTimeout>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00d      	beq.n	800363e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	2b04      	cmp	r3, #4
 8003628:	d107      	bne.n	800363a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003638:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e06b      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003642:	781a      	ldrb	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003658:	b29b      	uxth	r3, r3
 800365a:	3b01      	subs	r3, #1
 800365c:	b29a      	uxth	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003666:	3b01      	subs	r3, #1
 8003668:	b29a      	uxth	r2, r3
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b04      	cmp	r3, #4
 800367a:	d11b      	bne.n	80036b4 <HAL_I2C_Master_Transmit+0x188>
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003680:	2b00      	cmp	r3, #0
 8003682:	d017      	beq.n	80036b4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	781a      	ldrb	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003694:	1c5a      	adds	r2, r3, #1
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800369e:	b29b      	uxth	r3, r3
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b29a      	uxth	r2, r3
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	6a39      	ldr	r1, [r7, #32]
 80036b8:	68f8      	ldr	r0, [r7, #12]
 80036ba:	f000 fb5e 	bl	8003d7a <I2C_WaitOnBTFFlagUntilTimeout>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d00d      	beq.n	80036e0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d107      	bne.n	80036dc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036da:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e01a      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d194      	bne.n	8003612 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2220      	movs	r2, #32
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003710:	2300      	movs	r3, #0
 8003712:	e000      	b.n	8003716 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003714:	2302      	movs	r3, #2
  }
}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	00100002 	.word	0x00100002
 8003724:	ffff0000 	.word	0xffff0000

08003728 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b088      	sub	sp, #32
 800372c:	af02      	add	r7, sp, #8
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	4608      	mov	r0, r1
 8003732:	4611      	mov	r1, r2
 8003734:	461a      	mov	r2, r3
 8003736:	4603      	mov	r3, r0
 8003738:	817b      	strh	r3, [r7, #10]
 800373a:	460b      	mov	r3, r1
 800373c:	813b      	strh	r3, [r7, #8]
 800373e:	4613      	mov	r3, r2
 8003740:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003742:	f7fe fa0d 	bl	8001b60 <HAL_GetTick>
 8003746:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800374e:	b2db      	uxtb	r3, r3
 8003750:	2b20      	cmp	r3, #32
 8003752:	f040 80d9 	bne.w	8003908 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	2319      	movs	r3, #25
 800375c:	2201      	movs	r2, #1
 800375e:	496d      	ldr	r1, [pc, #436]	; (8003914 <HAL_I2C_Mem_Write+0x1ec>)
 8003760:	68f8      	ldr	r0, [r7, #12]
 8003762:	f000 f9f3 	bl	8003b4c <I2C_WaitOnFlagUntilTimeout>
 8003766:	4603      	mov	r3, r0
 8003768:	2b00      	cmp	r3, #0
 800376a:	d001      	beq.n	8003770 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800376c:	2302      	movs	r3, #2
 800376e:	e0cc      	b.n	800390a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003776:	2b01      	cmp	r3, #1
 8003778:	d101      	bne.n	800377e <HAL_I2C_Mem_Write+0x56>
 800377a:	2302      	movs	r3, #2
 800377c:	e0c5      	b.n	800390a <HAL_I2C_Mem_Write+0x1e2>
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0301 	and.w	r3, r3, #1
 8003790:	2b01      	cmp	r3, #1
 8003792:	d007      	beq.n	80037a4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f042 0201 	orr.w	r2, r2, #1
 80037a2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037b2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2221      	movs	r2, #33	; 0x21
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2240      	movs	r2, #64	; 0x40
 80037c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	6a3a      	ldr	r2, [r7, #32]
 80037ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80037d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037da:	b29a      	uxth	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4a4d      	ldr	r2, [pc, #308]	; (8003918 <HAL_I2C_Mem_Write+0x1f0>)
 80037e4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037e6:	88f8      	ldrh	r0, [r7, #6]
 80037e8:	893a      	ldrh	r2, [r7, #8]
 80037ea:	8979      	ldrh	r1, [r7, #10]
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	9301      	str	r3, [sp, #4]
 80037f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	4603      	mov	r3, r0
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 f912 	bl	8003a20 <I2C_RequestMemoryWrite>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d052      	beq.n	80038a8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e081      	b.n	800390a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003806:	697a      	ldr	r2, [r7, #20]
 8003808:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 fa74 	bl	8003cf8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003810:	4603      	mov	r3, r0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00d      	beq.n	8003832 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381a:	2b04      	cmp	r3, #4
 800381c:	d107      	bne.n	800382e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800382c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e06b      	b.n	800390a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	781a      	ldrb	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003842:	1c5a      	adds	r2, r3, #1
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800384c:	3b01      	subs	r3, #1
 800384e:	b29a      	uxth	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	3b01      	subs	r3, #1
 800385c:	b29a      	uxth	r2, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b04      	cmp	r3, #4
 800386e:	d11b      	bne.n	80038a8 <HAL_I2C_Mem_Write+0x180>
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003874:	2b00      	cmp	r3, #0
 8003876:	d017      	beq.n	80038a8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	781a      	ldrb	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003888:	1c5a      	adds	r2, r3, #1
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800389e:	b29b      	uxth	r3, r3
 80038a0:	3b01      	subs	r3, #1
 80038a2:	b29a      	uxth	r2, r3
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1aa      	bne.n	8003806 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038b4:	68f8      	ldr	r0, [r7, #12]
 80038b6:	f000 fa60 	bl	8003d7a <I2C_WaitOnBTFFlagUntilTimeout>
 80038ba:	4603      	mov	r3, r0
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00d      	beq.n	80038dc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d107      	bne.n	80038d8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038d6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e016      	b.n	800390a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2220      	movs	r2, #32
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003904:	2300      	movs	r3, #0
 8003906:	e000      	b.n	800390a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003908:	2302      	movs	r3, #2
  }
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	00100002 	.word	0x00100002
 8003918:	ffff0000 	.word	0xffff0000

0800391c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af02      	add	r7, sp, #8
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	607a      	str	r2, [r7, #4]
 8003926:	603b      	str	r3, [r7, #0]
 8003928:	460b      	mov	r3, r1
 800392a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003930:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	2b08      	cmp	r3, #8
 8003936:	d006      	beq.n	8003946 <I2C_MasterRequestWrite+0x2a>
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d003      	beq.n	8003946 <I2C_MasterRequestWrite+0x2a>
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003944:	d108      	bne.n	8003958 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003954:	601a      	str	r2, [r3, #0]
 8003956:	e00b      	b.n	8003970 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395c:	2b12      	cmp	r3, #18
 800395e:	d107      	bne.n	8003970 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800396e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	9300      	str	r3, [sp, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	f000 f8e5 	bl	8003b4c <I2C_WaitOnFlagUntilTimeout>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d00d      	beq.n	80039a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003992:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003996:	d103      	bne.n	80039a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800399e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e035      	b.n	8003a10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039ac:	d108      	bne.n	80039c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039ae:	897b      	ldrh	r3, [r7, #10]
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039bc:	611a      	str	r2, [r3, #16]
 80039be:	e01b      	b.n	80039f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039c0:	897b      	ldrh	r3, [r7, #10]
 80039c2:	11db      	asrs	r3, r3, #7
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	f003 0306 	and.w	r3, r3, #6
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	f063 030f 	orn	r3, r3, #15
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	490e      	ldr	r1, [pc, #56]	; (8003a18 <I2C_MasterRequestWrite+0xfc>)
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f90b 	bl	8003bfa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e010      	b.n	8003a10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039ee:	897b      	ldrh	r3, [r7, #10]
 80039f0:	b2da      	uxtb	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	4907      	ldr	r1, [pc, #28]	; (8003a1c <I2C_MasterRequestWrite+0x100>)
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f000 f8fb 	bl	8003bfa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e000      	b.n	8003a10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	00010008 	.word	0x00010008
 8003a1c:	00010002 	.word	0x00010002

08003a20 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b088      	sub	sp, #32
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	4608      	mov	r0, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	4603      	mov	r3, r0
 8003a30:	817b      	strh	r3, [r7, #10]
 8003a32:	460b      	mov	r3, r1
 8003a34:	813b      	strh	r3, [r7, #8]
 8003a36:	4613      	mov	r3, r2
 8003a38:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4c:	9300      	str	r3, [sp, #0]
 8003a4e:	6a3b      	ldr	r3, [r7, #32]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 f878 	bl	8003b4c <I2C_WaitOnFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00d      	beq.n	8003a7e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a70:	d103      	bne.n	8003a7a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a78:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e05f      	b.n	8003b3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a7e:	897b      	ldrh	r3, [r7, #10]
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	461a      	mov	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003a8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a90:	6a3a      	ldr	r2, [r7, #32]
 8003a92:	492d      	ldr	r1, [pc, #180]	; (8003b48 <I2C_RequestMemoryWrite+0x128>)
 8003a94:	68f8      	ldr	r0, [r7, #12]
 8003a96:	f000 f8b0 	bl	8003bfa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e04c      	b.n	8003b3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	617b      	str	r3, [r7, #20]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	617b      	str	r3, [r7, #20]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	617b      	str	r3, [r7, #20]
 8003ab8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003abc:	6a39      	ldr	r1, [r7, #32]
 8003abe:	68f8      	ldr	r0, [r7, #12]
 8003ac0:	f000 f91a 	bl	8003cf8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00d      	beq.n	8003ae6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	2b04      	cmp	r3, #4
 8003ad0:	d107      	bne.n	8003ae2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ae0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e02b      	b.n	8003b3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ae6:	88fb      	ldrh	r3, [r7, #6]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d105      	bne.n	8003af8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aec:	893b      	ldrh	r3, [r7, #8]
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	611a      	str	r2, [r3, #16]
 8003af6:	e021      	b.n	8003b3c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003af8:	893b      	ldrh	r3, [r7, #8]
 8003afa:	0a1b      	lsrs	r3, r3, #8
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	b2da      	uxtb	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b08:	6a39      	ldr	r1, [r7, #32]
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 f8f4 	bl	8003cf8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00d      	beq.n	8003b32 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d107      	bne.n	8003b2e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e005      	b.n	8003b3e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b32:	893b      	ldrh	r3, [r7, #8]
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3718      	adds	r7, #24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	00010002 	.word	0x00010002

08003b4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	60f8      	str	r0, [r7, #12]
 8003b54:	60b9      	str	r1, [r7, #8]
 8003b56:	603b      	str	r3, [r7, #0]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b5c:	e025      	b.n	8003baa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d021      	beq.n	8003baa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b66:	f7fd fffb 	bl	8001b60 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	429a      	cmp	r2, r3
 8003b74:	d302      	bcc.n	8003b7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d116      	bne.n	8003baa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2220      	movs	r2, #32
 8003b86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f043 0220 	orr.w	r2, r3, #32
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e023      	b.n	8003bf2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	0c1b      	lsrs	r3, r3, #16
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d10d      	bne.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	43da      	mvns	r2, r3
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	bf0c      	ite	eq
 8003bc6:	2301      	moveq	r3, #1
 8003bc8:	2300      	movne	r3, #0
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	461a      	mov	r2, r3
 8003bce:	e00c      	b.n	8003bea <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	43da      	mvns	r2, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	bf0c      	ite	eq
 8003be2:	2301      	moveq	r3, #1
 8003be4:	2300      	movne	r3, #0
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	461a      	mov	r2, r3
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d0b6      	beq.n	8003b5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b084      	sub	sp, #16
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	60f8      	str	r0, [r7, #12]
 8003c02:	60b9      	str	r1, [r7, #8]
 8003c04:	607a      	str	r2, [r7, #4]
 8003c06:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c08:	e051      	b.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c18:	d123      	bne.n	8003c62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c28:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c32:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2220      	movs	r2, #32
 8003c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2200      	movs	r2, #0
 8003c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	f043 0204 	orr.w	r2, r3, #4
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e046      	b.n	8003cf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c68:	d021      	beq.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c6a:	f7fd ff79 	bl	8001b60 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d302      	bcc.n	8003c80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d116      	bne.n	8003cae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9a:	f043 0220 	orr.w	r2, r3, #32
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e020      	b.n	8003cf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	0c1b      	lsrs	r3, r3, #16
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d10c      	bne.n	8003cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	43da      	mvns	r2, r3
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	bf14      	ite	ne
 8003cca:	2301      	movne	r3, #1
 8003ccc:	2300      	moveq	r3, #0
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	e00b      	b.n	8003cea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	43da      	mvns	r2, r3
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	4013      	ands	r3, r2
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	bf14      	ite	ne
 8003ce4:	2301      	movne	r3, #1
 8003ce6:	2300      	moveq	r3, #0
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d18d      	bne.n	8003c0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d04:	e02d      	b.n	8003d62 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 f878 	bl	8003dfc <I2C_IsAcknowledgeFailed>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e02d      	b.n	8003d72 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1c:	d021      	beq.n	8003d62 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d1e:	f7fd ff1f 	bl	8001b60 <HAL_GetTick>
 8003d22:	4602      	mov	r2, r0
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	1ad3      	subs	r3, r2, r3
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d302      	bcc.n	8003d34 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d116      	bne.n	8003d62 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4e:	f043 0220 	orr.w	r2, r3, #32
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e007      	b.n	8003d72 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6c:	2b80      	cmp	r3, #128	; 0x80
 8003d6e:	d1ca      	bne.n	8003d06 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3710      	adds	r7, #16
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b084      	sub	sp, #16
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	60f8      	str	r0, [r7, #12]
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d86:	e02d      	b.n	8003de4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f837 	bl	8003dfc <I2C_IsAcknowledgeFailed>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e02d      	b.n	8003df4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9e:	d021      	beq.n	8003de4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da0:	f7fd fede 	bl	8001b60 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d302      	bcc.n	8003db6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d116      	bne.n	8003de4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd0:	f043 0220 	orr.w	r2, r3, #32
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e007      	b.n	8003df4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	695b      	ldr	r3, [r3, #20]
 8003dea:	f003 0304 	and.w	r3, r3, #4
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	d1ca      	bne.n	8003d88 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003df2:	2300      	movs	r3, #0
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}

08003dfc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e12:	d11b      	bne.n	8003e4c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e1c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2220      	movs	r2, #32
 8003e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e38:	f043 0204 	orr.w	r2, r3, #4
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e5a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e5c:	b08f      	sub	sp, #60	; 0x3c
 8003e5e:	af0a      	add	r7, sp, #40	; 0x28
 8003e60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e10f      	b.n	800408c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f005 fa34 	bl	80092f4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2203      	movs	r2, #3
 8003e90:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d102      	bne.n	8003ea6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f002 f875 	bl	8005f9a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	603b      	str	r3, [r7, #0]
 8003eb6:	687e      	ldr	r6, [r7, #4]
 8003eb8:	466d      	mov	r5, sp
 8003eba:	f106 0410 	add.w	r4, r6, #16
 8003ebe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ec0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ec2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ec4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ec6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003eca:	e885 0003 	stmia.w	r5, {r0, r1}
 8003ece:	1d33      	adds	r3, r6, #4
 8003ed0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003ed2:	6838      	ldr	r0, [r7, #0]
 8003ed4:	f001 ff4d 	bl	8005d72 <USB_CoreInit>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d005      	beq.n	8003eea <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2202      	movs	r2, #2
 8003ee2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e0d0      	b.n	800408c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f002 f863 	bl	8005fbc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	73fb      	strb	r3, [r7, #15]
 8003efa:	e04a      	b.n	8003f92 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003efc:	7bfa      	ldrb	r2, [r7, #15]
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	00db      	lsls	r3, r3, #3
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	333d      	adds	r3, #61	; 0x3d
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f10:	7bfa      	ldrb	r2, [r7, #15]
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	4613      	mov	r3, r2
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	333c      	adds	r3, #60	; 0x3c
 8003f20:	7bfa      	ldrb	r2, [r7, #15]
 8003f22:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f24:	7bfa      	ldrb	r2, [r7, #15]
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	b298      	uxth	r0, r3
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	00db      	lsls	r3, r3, #3
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	3342      	adds	r3, #66	; 0x42
 8003f38:	4602      	mov	r2, r0
 8003f3a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f3c:	7bfa      	ldrb	r2, [r7, #15]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	00db      	lsls	r3, r3, #3
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	333f      	adds	r3, #63	; 0x3f
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f50:	7bfa      	ldrb	r2, [r7, #15]
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	4613      	mov	r3, r2
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	3344      	adds	r3, #68	; 0x44
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f64:	7bfa      	ldrb	r2, [r7, #15]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	3348      	adds	r3, #72	; 0x48
 8003f74:	2200      	movs	r2, #0
 8003f76:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f78:	7bfa      	ldrb	r2, [r7, #15]
 8003f7a:	6879      	ldr	r1, [r7, #4]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	3350      	adds	r3, #80	; 0x50
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f8c:	7bfb      	ldrb	r3, [r7, #15]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	73fb      	strb	r3, [r7, #15]
 8003f92:	7bfa      	ldrb	r2, [r7, #15]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d3af      	bcc.n	8003efc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	73fb      	strb	r3, [r7, #15]
 8003fa0:	e044      	b.n	800402c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003fa2:	7bfa      	ldrb	r2, [r7, #15]
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	00db      	lsls	r3, r3, #3
 8003faa:	1a9b      	subs	r3, r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	440b      	add	r3, r1
 8003fb0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003fb8:	7bfa      	ldrb	r2, [r7, #15]
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	00db      	lsls	r3, r3, #3
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003fca:	7bfa      	ldrb	r2, [r7, #15]
 8003fcc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fce:	7bfa      	ldrb	r2, [r7, #15]
 8003fd0:	6879      	ldr	r1, [r7, #4]
 8003fd2:	4613      	mov	r3, r2
 8003fd4:	00db      	lsls	r3, r3, #3
 8003fd6:	1a9b      	subs	r3, r3, r2
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	440b      	add	r3, r1
 8003fdc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003fe4:	7bfa      	ldrb	r2, [r7, #15]
 8003fe6:	6879      	ldr	r1, [r7, #4]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	00db      	lsls	r3, r3, #3
 8003fec:	1a9b      	subs	r3, r3, r2
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	440b      	add	r3, r1
 8003ff2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ffa:	7bfa      	ldrb	r2, [r7, #15]
 8003ffc:	6879      	ldr	r1, [r7, #4]
 8003ffe:	4613      	mov	r3, r2
 8004000:	00db      	lsls	r3, r3, #3
 8004002:	1a9b      	subs	r3, r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	440b      	add	r3, r1
 8004008:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004010:	7bfa      	ldrb	r2, [r7, #15]
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	4613      	mov	r3, r2
 8004016:	00db      	lsls	r3, r3, #3
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004022:	2200      	movs	r2, #0
 8004024:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004026:	7bfb      	ldrb	r3, [r7, #15]
 8004028:	3301      	adds	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]
 800402c:	7bfa      	ldrb	r2, [r7, #15]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	429a      	cmp	r2, r3
 8004034:	d3b5      	bcc.n	8003fa2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	687e      	ldr	r6, [r7, #4]
 800403e:	466d      	mov	r5, sp
 8004040:	f106 0410 	add.w	r4, r6, #16
 8004044:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004046:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004048:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800404a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800404c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004050:	e885 0003 	stmia.w	r5, {r0, r1}
 8004054:	1d33      	adds	r3, r6, #4
 8004056:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004058:	6838      	ldr	r0, [r7, #0]
 800405a:	f001 ffd9 	bl	8006010 <USB_DevInit>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d005      	beq.n	8004070 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e00d      	b.n	800408c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f003 f821 	bl	80070cc <USB_DevDisconnect>

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3714      	adds	r7, #20
 8004090:	46bd      	mov	sp, r7
 8004092:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004094 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_PCD_Start+0x1c>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e020      	b.n	80040f2 <HAL_PCD_Start+0x5e>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040bc:	2b01      	cmp	r3, #1
 80040be:	d109      	bne.n	80040d4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d005      	beq.n	80040d4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4618      	mov	r0, r3
 80040da:	f001 ff4d 	bl	8005f78 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4618      	mov	r0, r3
 80040e4:	f002 ffd1 	bl	800708a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80040fa:	b590      	push	{r4, r7, lr}
 80040fc:	b08d      	sub	sp, #52	; 0x34
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004108:	6a3b      	ldr	r3, [r7, #32]
 800410a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f003 f88f 	bl	8007234 <USB_GetMode>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	f040 839d 	bne.w	8004858 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f002 fff3 	bl	800710e <USB_ReadInterrupts>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	f000 8393 	beq.w	8004856 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4618      	mov	r0, r3
 8004136:	f002 ffea 	bl	800710e <USB_ReadInterrupts>
 800413a:	4603      	mov	r3, r0
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b02      	cmp	r3, #2
 8004142:	d107      	bne.n	8004154 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695a      	ldr	r2, [r3, #20]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f002 0202 	and.w	r2, r2, #2
 8004152:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f002 ffd8 	bl	800710e <USB_ReadInterrupts>
 800415e:	4603      	mov	r3, r0
 8004160:	f003 0310 	and.w	r3, r3, #16
 8004164:	2b10      	cmp	r3, #16
 8004166:	d161      	bne.n	800422c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699a      	ldr	r2, [r3, #24]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0210 	bic.w	r2, r2, #16
 8004176:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004178:	6a3b      	ldr	r3, [r7, #32]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	f003 020f 	and.w	r2, r3, #15
 8004184:	4613      	mov	r3, r2
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	1a9b      	subs	r3, r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	4413      	add	r3, r2
 8004194:	3304      	adds	r3, #4
 8004196:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	0c5b      	lsrs	r3, r3, #17
 800419c:	f003 030f 	and.w	r3, r3, #15
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d124      	bne.n	80041ee <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80041a4:	69ba      	ldr	r2, [r7, #24]
 80041a6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d035      	beq.n	800421c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80041b4:	69bb      	ldr	r3, [r7, #24]
 80041b6:	091b      	lsrs	r3, r3, #4
 80041b8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80041ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041be:	b29b      	uxth	r3, r3
 80041c0:	461a      	mov	r2, r3
 80041c2:	6a38      	ldr	r0, [r7, #32]
 80041c4:	f002 fe3e 	bl	8006e44 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	68da      	ldr	r2, [r3, #12]
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	091b      	lsrs	r3, r3, #4
 80041d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041d4:	441a      	add	r2, r3
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	699a      	ldr	r2, [r3, #24]
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041e6:	441a      	add	r2, r3
 80041e8:	697b      	ldr	r3, [r7, #20]
 80041ea:	619a      	str	r2, [r3, #24]
 80041ec:	e016      	b.n	800421c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	0c5b      	lsrs	r3, r3, #17
 80041f2:	f003 030f 	and.w	r3, r3, #15
 80041f6:	2b06      	cmp	r3, #6
 80041f8:	d110      	bne.n	800421c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004200:	2208      	movs	r2, #8
 8004202:	4619      	mov	r1, r3
 8004204:	6a38      	ldr	r0, [r7, #32]
 8004206:	f002 fe1d 	bl	8006e44 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	699a      	ldr	r2, [r3, #24]
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004216:	441a      	add	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0210 	orr.w	r2, r2, #16
 800422a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f002 ff6c 	bl	800710e <USB_ReadInterrupts>
 8004236:	4603      	mov	r3, r0
 8004238:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800423c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004240:	d16e      	bne.n	8004320 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4618      	mov	r0, r3
 800424c:	f002 ff72 	bl	8007134 <USB_ReadDevAllOutEpInterrupt>
 8004250:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004252:	e062      	b.n	800431a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d057      	beq.n	800430e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004264:	b2d2      	uxtb	r2, r2
 8004266:	4611      	mov	r1, r2
 8004268:	4618      	mov	r0, r3
 800426a:	f002 ff97 	bl	800719c <USB_ReadDevOutEPInterrupt>
 800426e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00c      	beq.n	8004294 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	69fb      	ldr	r3, [r7, #28]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004286:	461a      	mov	r2, r3
 8004288:	2301      	movs	r3, #1
 800428a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800428c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 fdb0 	bl	8004df4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	f003 0308 	and.w	r3, r3, #8
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00c      	beq.n	80042b8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800429e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a0:	015a      	lsls	r2, r3, #5
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	4413      	add	r3, r2
 80042a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042aa:	461a      	mov	r2, r3
 80042ac:	2308      	movs	r3, #8
 80042ae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80042b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 feaa 	bl	800500c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f003 0310 	and.w	r3, r3, #16
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d008      	beq.n	80042d4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ce:	461a      	mov	r2, r3
 80042d0:	2310      	movs	r3, #16
 80042d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d008      	beq.n	80042f0 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	015a      	lsls	r2, r3, #5
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	4413      	add	r3, r2
 80042e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ea:	461a      	mov	r2, r3
 80042ec:	2320      	movs	r3, #32
 80042ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d009      	beq.n	800430e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	015a      	lsls	r2, r3, #5
 80042fe:	69fb      	ldr	r3, [r7, #28]
 8004300:	4413      	add	r3, r2
 8004302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004306:	461a      	mov	r2, r3
 8004308:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800430c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800430e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004310:	3301      	adds	r3, #1
 8004312:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	085b      	lsrs	r3, r3, #1
 8004318:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800431a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800431c:	2b00      	cmp	r3, #0
 800431e:	d199      	bne.n	8004254 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4618      	mov	r0, r3
 8004326:	f002 fef2 	bl	800710e <USB_ReadInterrupts>
 800432a:	4603      	mov	r3, r0
 800432c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004330:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004334:	f040 80c0 	bne.w	80044b8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4618      	mov	r0, r3
 800433e:	f002 ff13 	bl	8007168 <USB_ReadDevAllInEpInterrupt>
 8004342:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004344:	2300      	movs	r3, #0
 8004346:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004348:	e0b2      	b.n	80044b0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800434a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434c:	f003 0301 	and.w	r3, r3, #1
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 80a7 	beq.w	80044a4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800435c:	b2d2      	uxtb	r2, r2
 800435e:	4611      	mov	r1, r2
 8004360:	4618      	mov	r0, r3
 8004362:	f002 ff39 	bl	80071d8 <USB_ReadDevInEPInterrupt>
 8004366:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d057      	beq.n	8004422 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004374:	f003 030f 	and.w	r3, r3, #15
 8004378:	2201      	movs	r2, #1
 800437a:	fa02 f303 	lsl.w	r3, r2, r3
 800437e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	43db      	mvns	r3, r3
 800438c:	69f9      	ldr	r1, [r7, #28]
 800438e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004392:	4013      	ands	r3, r2
 8004394:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004398:	015a      	lsls	r2, r3, #5
 800439a:	69fb      	ldr	r3, [r7, #28]
 800439c:	4413      	add	r3, r2
 800439e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043a2:	461a      	mov	r2, r3
 80043a4:	2301      	movs	r3, #1
 80043a6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d132      	bne.n	8004416 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80043b0:	6879      	ldr	r1, [r7, #4]
 80043b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043b4:	4613      	mov	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	3348      	adds	r3, #72	; 0x48
 80043c0:	6819      	ldr	r1, [r3, #0]
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043c6:	4613      	mov	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	1a9b      	subs	r3, r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4403      	add	r3, r0
 80043d0:	3344      	adds	r3, #68	; 0x44
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4419      	add	r1, r3
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043da:	4613      	mov	r3, r2
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	1a9b      	subs	r3, r3, r2
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	4403      	add	r3, r0
 80043e4:	3348      	adds	r3, #72	; 0x48
 80043e6:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80043e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d113      	bne.n	8004416 <HAL_PCD_IRQHandler+0x31c>
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043f2:	4613      	mov	r3, r2
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	3350      	adds	r3, #80	; 0x50
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d108      	bne.n	8004416 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6818      	ldr	r0, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800440e:	461a      	mov	r2, r3
 8004410:	2101      	movs	r1, #1
 8004412:	f002 ff41 	bl	8007298 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	b2db      	uxtb	r3, r3
 800441a:	4619      	mov	r1, r3
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f004 ffea 	bl	80093f6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	015a      	lsls	r2, r3, #5
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	4413      	add	r3, r2
 8004434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004438:	461a      	mov	r2, r3
 800443a:	2308      	movs	r3, #8
 800443c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f003 0310 	and.w	r3, r3, #16
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	015a      	lsls	r2, r3, #5
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	4413      	add	r3, r2
 8004450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004454:	461a      	mov	r2, r3
 8004456:	2310      	movs	r3, #16
 8004458:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004460:	2b00      	cmp	r3, #0
 8004462:	d008      	beq.n	8004476 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	4413      	add	r3, r2
 800446c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004470:	461a      	mov	r2, r3
 8004472:	2340      	movs	r3, #64	; 0x40
 8004474:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d008      	beq.n	8004492 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	4413      	add	r3, r2
 8004488:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800448c:	461a      	mov	r2, r3
 800448e:	2302      	movs	r3, #2
 8004490:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800449c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 fc1b 	bl	8004cda <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80044a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a6:	3301      	adds	r3, #1
 80044a8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80044aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ac:	085b      	lsrs	r3, r3, #1
 80044ae:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80044b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f47f af49 	bne.w	800434a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4618      	mov	r0, r3
 80044be:	f002 fe26 	bl	800710e <USB_ReadInterrupts>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044cc:	d122      	bne.n	8004514 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	69fa      	ldr	r2, [r7, #28]
 80044d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d108      	bne.n	80044fe <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80044f4:	2100      	movs	r1, #0
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 fe26 	bl	8005148 <HAL_PCDEx_LPM_Callback>
 80044fc:	e002      	b.n	8004504 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f004 ffe6 	bl	80094d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695a      	ldr	r2, [r3, #20]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004512:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4618      	mov	r0, r3
 800451a:	f002 fdf8 	bl	800710e <USB_ReadInterrupts>
 800451e:	4603      	mov	r3, r0
 8004520:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004524:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004528:	d112      	bne.n	8004550 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b01      	cmp	r3, #1
 8004538:	d102      	bne.n	8004540 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f004 ffa2 	bl	8009484 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	695a      	ldr	r2, [r3, #20]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800454e:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4618      	mov	r0, r3
 8004556:	f002 fdda 	bl	800710e <USB_ReadInterrupts>
 800455a:	4603      	mov	r3, r0
 800455c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004560:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004564:	f040 80c7 	bne.w	80046f6 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	69fa      	ldr	r2, [r7, #28]
 8004572:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004576:	f023 0301 	bic.w	r3, r3, #1
 800457a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2110      	movs	r1, #16
 8004582:	4618      	mov	r0, r3
 8004584:	f001 fea8 	bl	80062d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004588:	2300      	movs	r3, #0
 800458a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800458c:	e056      	b.n	800463c <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800458e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800459a:	461a      	mov	r2, r3
 800459c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045a0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80045a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a4:	015a      	lsls	r2, r3, #5
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	4413      	add	r3, r2
 80045aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045b2:	0151      	lsls	r1, r2, #5
 80045b4:	69fa      	ldr	r2, [r7, #28]
 80045b6:	440a      	add	r2, r1
 80045b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80045c0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80045c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c4:	015a      	lsls	r2, r3, #5
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	4413      	add	r3, r2
 80045ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045d2:	0151      	lsls	r1, r2, #5
 80045d4:	69fa      	ldr	r2, [r7, #28]
 80045d6:	440a      	add	r2, r1
 80045d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80045e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80045e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e4:	015a      	lsls	r2, r3, #5
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	4413      	add	r3, r2
 80045ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ee:	461a      	mov	r2, r3
 80045f0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045f4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80045f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045f8:	015a      	lsls	r2, r3, #5
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	4413      	add	r3, r2
 80045fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004606:	0151      	lsls	r1, r2, #5
 8004608:	69fa      	ldr	r2, [r7, #28]
 800460a:	440a      	add	r2, r1
 800460c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004610:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004614:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004618:	015a      	lsls	r2, r3, #5
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	4413      	add	r3, r2
 800461e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004626:	0151      	lsls	r1, r2, #5
 8004628:	69fa      	ldr	r2, [r7, #28]
 800462a:	440a      	add	r2, r1
 800462c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004630:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004634:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004638:	3301      	adds	r3, #1
 800463a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004642:	429a      	cmp	r2, r3
 8004644:	d3a3      	bcc.n	800458e <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	69fa      	ldr	r2, [r7, #28]
 8004650:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004654:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004658:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465e:	2b00      	cmp	r3, #0
 8004660:	d016      	beq.n	8004690 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004668:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800466c:	69fa      	ldr	r2, [r7, #28]
 800466e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004672:	f043 030b 	orr.w	r3, r3, #11
 8004676:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800467a:	69fb      	ldr	r3, [r7, #28]
 800467c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004682:	69fa      	ldr	r2, [r7, #28]
 8004684:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004688:	f043 030b 	orr.w	r3, r3, #11
 800468c:	6453      	str	r3, [r2, #68]	; 0x44
 800468e:	e015      	b.n	80046bc <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	69fa      	ldr	r2, [r7, #28]
 800469a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800469e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046a2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80046a6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	69fa      	ldr	r2, [r7, #28]
 80046b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046b6:	f043 030b 	orr.w	r3, r3, #11
 80046ba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046ca:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80046ce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6818      	ldr	r0, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046e0:	461a      	mov	r2, r3
 80046e2:	f002 fdd9 	bl	8007298 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695a      	ldr	r2, [r3, #20]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80046f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f002 fd07 	bl	800710e <USB_ReadInterrupts>
 8004700:	4603      	mov	r3, r0
 8004702:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004706:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800470a:	d124      	bne.n	8004756 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4618      	mov	r0, r3
 8004712:	f002 fd9d 	bl	8007250 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4618      	mov	r0, r3
 800471c:	f001 fe3d 	bl	800639a <USB_GetDevSpeed>
 8004720:	4603      	mov	r3, r0
 8004722:	461a      	mov	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681c      	ldr	r4, [r3, #0]
 800472c:	f001 f92c 	bl	8005988 <HAL_RCC_GetHCLKFreq>
 8004730:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004736:	b2db      	uxtb	r3, r3
 8004738:	461a      	mov	r2, r3
 800473a:	4620      	mov	r0, r4
 800473c:	f001 fb7a 	bl	8005e34 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f004 fe80 	bl	8009446 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695a      	ldr	r2, [r3, #20]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004754:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4618      	mov	r0, r3
 800475c:	f002 fcd7 	bl	800710e <USB_ReadInterrupts>
 8004760:	4603      	mov	r3, r0
 8004762:	f003 0308 	and.w	r3, r3, #8
 8004766:	2b08      	cmp	r3, #8
 8004768:	d10a      	bne.n	8004780 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f004 fe5d 	bl	800942a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	695a      	ldr	r2, [r3, #20]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f002 0208 	and.w	r2, r2, #8
 800477e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4618      	mov	r0, r3
 8004786:	f002 fcc2 	bl	800710e <USB_ReadInterrupts>
 800478a:	4603      	mov	r3, r0
 800478c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004790:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004794:	d10f      	bne.n	80047b6 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800479a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800479c:	b2db      	uxtb	r3, r3
 800479e:	4619      	mov	r1, r3
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f004 feb5 	bl	8009510 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695a      	ldr	r2, [r3, #20]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80047b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4618      	mov	r0, r3
 80047bc:	f002 fca7 	bl	800710e <USB_ReadInterrupts>
 80047c0:	4603      	mov	r3, r0
 80047c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047c6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047ca:	d10f      	bne.n	80047ec <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80047cc:	2300      	movs	r3, #0
 80047ce:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80047d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	4619      	mov	r1, r3
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f004 fe88 	bl	80094ec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695a      	ldr	r2, [r3, #20]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80047ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f002 fc8c 	bl	800710e <USB_ReadInterrupts>
 80047f6:	4603      	mov	r3, r0
 80047f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004800:	d10a      	bne.n	8004818 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f004 fe96 	bl	8009534 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	695a      	ldr	r2, [r3, #20]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004816:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4618      	mov	r0, r3
 800481e:	f002 fc76 	bl	800710e <USB_ReadInterrupts>
 8004822:	4603      	mov	r3, r0
 8004824:	f003 0304 	and.w	r3, r3, #4
 8004828:	2b04      	cmp	r3, #4
 800482a:	d115      	bne.n	8004858 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685b      	ldr	r3, [r3, #4]
 8004832:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	f003 0304 	and.w	r3, r3, #4
 800483a:	2b00      	cmp	r3, #0
 800483c:	d002      	beq.n	8004844 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f004 fe86 	bl	8009550 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6859      	ldr	r1, [r3, #4]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69ba      	ldr	r2, [r7, #24]
 8004850:	430a      	orrs	r2, r1
 8004852:	605a      	str	r2, [r3, #4]
 8004854:	e000      	b.n	8004858 <HAL_PCD_IRQHandler+0x75e>
      return;
 8004856:	bf00      	nop
    }
  }
}
 8004858:	3734      	adds	r7, #52	; 0x34
 800485a:	46bd      	mov	sp, r7
 800485c:	bd90      	pop	{r4, r7, pc}

0800485e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800485e:	b580      	push	{r7, lr}
 8004860:	b082      	sub	sp, #8
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
 8004866:	460b      	mov	r3, r1
 8004868:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004870:	2b01      	cmp	r3, #1
 8004872:	d101      	bne.n	8004878 <HAL_PCD_SetAddress+0x1a>
 8004874:	2302      	movs	r3, #2
 8004876:	e013      	b.n	80048a0 <HAL_PCD_SetAddress+0x42>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	78fa      	ldrb	r2, [r7, #3]
 8004884:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	78fa      	ldrb	r2, [r7, #3]
 800488e:	4611      	mov	r1, r2
 8004890:	4618      	mov	r0, r3
 8004892:	f002 fbd4 	bl	800703e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	4608      	mov	r0, r1
 80048b2:	4611      	mov	r1, r2
 80048b4:	461a      	mov	r2, r3
 80048b6:	4603      	mov	r3, r0
 80048b8:	70fb      	strb	r3, [r7, #3]
 80048ba:	460b      	mov	r3, r1
 80048bc:	803b      	strh	r3, [r7, #0]
 80048be:	4613      	mov	r3, r2
 80048c0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80048c2:	2300      	movs	r3, #0
 80048c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	da0f      	bge.n	80048ee <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048ce:	78fb      	ldrb	r3, [r7, #3]
 80048d0:	f003 020f 	and.w	r2, r3, #15
 80048d4:	4613      	mov	r3, r2
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	1a9b      	subs	r3, r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	3338      	adds	r3, #56	; 0x38
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	3304      	adds	r3, #4
 80048e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2201      	movs	r2, #1
 80048ea:	705a      	strb	r2, [r3, #1]
 80048ec:	e00f      	b.n	800490e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048ee:	78fb      	ldrb	r3, [r7, #3]
 80048f0:	f003 020f 	and.w	r2, r3, #15
 80048f4:	4613      	mov	r3, r2
 80048f6:	00db      	lsls	r3, r3, #3
 80048f8:	1a9b      	subs	r3, r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	4413      	add	r3, r2
 8004904:	3304      	adds	r3, #4
 8004906:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800490e:	78fb      	ldrb	r3, [r7, #3]
 8004910:	f003 030f 	and.w	r3, r3, #15
 8004914:	b2da      	uxtb	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800491a:	883a      	ldrh	r2, [r7, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	78ba      	ldrb	r2, [r7, #2]
 8004924:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	785b      	ldrb	r3, [r3, #1]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d004      	beq.n	8004938 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	b29a      	uxth	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004938:	78bb      	ldrb	r3, [r7, #2]
 800493a:	2b02      	cmp	r3, #2
 800493c:	d102      	bne.n	8004944 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800494a:	2b01      	cmp	r3, #1
 800494c:	d101      	bne.n	8004952 <HAL_PCD_EP_Open+0xaa>
 800494e:	2302      	movs	r3, #2
 8004950:	e00e      	b.n	8004970 <HAL_PCD_EP_Open+0xc8>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2201      	movs	r2, #1
 8004956:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	68f9      	ldr	r1, [r7, #12]
 8004960:	4618      	mov	r0, r3
 8004962:	f001 fd3f 	bl	80063e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800496e:	7afb      	ldrb	r3, [r7, #11]
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	460b      	mov	r3, r1
 8004982:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004984:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004988:	2b00      	cmp	r3, #0
 800498a:	da0f      	bge.n	80049ac <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800498c:	78fb      	ldrb	r3, [r7, #3]
 800498e:	f003 020f 	and.w	r2, r3, #15
 8004992:	4613      	mov	r3, r2
 8004994:	00db      	lsls	r3, r3, #3
 8004996:	1a9b      	subs	r3, r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	3338      	adds	r3, #56	; 0x38
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	4413      	add	r3, r2
 80049a0:	3304      	adds	r3, #4
 80049a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2201      	movs	r2, #1
 80049a8:	705a      	strb	r2, [r3, #1]
 80049aa:	e00f      	b.n	80049cc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	f003 020f 	and.w	r2, r3, #15
 80049b2:	4613      	mov	r3, r2
 80049b4:	00db      	lsls	r3, r3, #3
 80049b6:	1a9b      	subs	r3, r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	4413      	add	r3, r2
 80049c2:	3304      	adds	r3, #4
 80049c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80049cc:	78fb      	ldrb	r3, [r7, #3]
 80049ce:	f003 030f 	and.w	r3, r3, #15
 80049d2:	b2da      	uxtb	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d101      	bne.n	80049e6 <HAL_PCD_EP_Close+0x6e>
 80049e2:	2302      	movs	r3, #2
 80049e4:	e00e      	b.n	8004a04 <HAL_PCD_EP_Close+0x8c>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68f9      	ldr	r1, [r7, #12]
 80049f4:	4618      	mov	r0, r3
 80049f6:	f001 fd7d 	bl	80064f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3710      	adds	r7, #16
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	607a      	str	r2, [r7, #4]
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	460b      	mov	r3, r1
 8004a1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a1c:	7afb      	ldrb	r3, [r7, #11]
 8004a1e:	f003 020f 	and.w	r2, r3, #15
 8004a22:	4613      	mov	r3, r2
 8004a24:	00db      	lsls	r3, r3, #3
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a2e:	68fa      	ldr	r2, [r7, #12]
 8004a30:	4413      	add	r3, r2
 8004a32:	3304      	adds	r3, #4
 8004a34:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2200      	movs	r2, #0
 8004a46:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a4e:	7afb      	ldrb	r3, [r7, #11]
 8004a50:	f003 030f 	and.w	r3, r3, #15
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d102      	bne.n	8004a68 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a68:	7afb      	ldrb	r3, [r7, #11]
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d109      	bne.n	8004a86 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6818      	ldr	r0, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	6979      	ldr	r1, [r7, #20]
 8004a80:	f002 f858 	bl	8006b34 <USB_EP0StartXfer>
 8004a84:	e008      	b.n	8004a98 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6818      	ldr	r0, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	461a      	mov	r2, r3
 8004a92:	6979      	ldr	r1, [r7, #20]
 8004a94:	f001 fe0a 	bl	80066ac <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aa2:	b480      	push	{r7}
 8004aa4:	b083      	sub	sp, #12
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
 8004aaa:	460b      	mov	r3, r1
 8004aac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004aae:	78fb      	ldrb	r3, [r7, #3]
 8004ab0:	f003 020f 	and.w	r2, r3, #15
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	1a9b      	subs	r3, r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	440b      	add	r3, r1
 8004ac0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004ac4:	681b      	ldr	r3, [r3, #0]
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	370c      	adds	r7, #12
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ad2:	b580      	push	{r7, lr}
 8004ad4:	b086      	sub	sp, #24
 8004ad6:	af00      	add	r7, sp, #0
 8004ad8:	60f8      	str	r0, [r7, #12]
 8004ada:	607a      	str	r2, [r7, #4]
 8004adc:	603b      	str	r3, [r7, #0]
 8004ade:	460b      	mov	r3, r1
 8004ae0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ae2:	7afb      	ldrb	r3, [r7, #11]
 8004ae4:	f003 020f 	and.w	r2, r3, #15
 8004ae8:	4613      	mov	r3, r2
 8004aea:	00db      	lsls	r3, r3, #3
 8004aec:	1a9b      	subs	r3, r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	3338      	adds	r3, #56	; 0x38
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	4413      	add	r3, r2
 8004af6:	3304      	adds	r3, #4
 8004af8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b12:	7afb      	ldrb	r3, [r7, #11]
 8004b14:	f003 030f 	and.w	r3, r3, #15
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d102      	bne.n	8004b2c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b2c:	7afb      	ldrb	r3, [r7, #11]
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d109      	bne.n	8004b4a <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6818      	ldr	r0, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	461a      	mov	r2, r3
 8004b42:	6979      	ldr	r1, [r7, #20]
 8004b44:	f001 fff6 	bl	8006b34 <USB_EP0StartXfer>
 8004b48:	e008      	b.n	8004b5c <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6818      	ldr	r0, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	691b      	ldr	r3, [r3, #16]
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	461a      	mov	r2, r3
 8004b56:	6979      	ldr	r1, [r7, #20]
 8004b58:	f001 fda8 	bl	80066ac <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3718      	adds	r7, #24
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b084      	sub	sp, #16
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	f003 020f 	and.w	r2, r3, #15
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d901      	bls.n	8004b84 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e050      	b.n	8004c26 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	da0f      	bge.n	8004bac <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b8c:	78fb      	ldrb	r3, [r7, #3]
 8004b8e:	f003 020f 	and.w	r2, r3, #15
 8004b92:	4613      	mov	r3, r2
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	3338      	adds	r3, #56	; 0x38
 8004b9c:	687a      	ldr	r2, [r7, #4]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	3304      	adds	r3, #4
 8004ba2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	705a      	strb	r2, [r3, #1]
 8004baa:	e00d      	b.n	8004bc8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004bac:	78fa      	ldrb	r2, [r7, #3]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004bba:	687a      	ldr	r2, [r7, #4]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3304      	adds	r3, #4
 8004bc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bce:	78fb      	ldrb	r3, [r7, #3]
 8004bd0:	f003 030f 	and.w	r3, r3, #15
 8004bd4:	b2da      	uxtb	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d101      	bne.n	8004be8 <HAL_PCD_EP_SetStall+0x82>
 8004be4:	2302      	movs	r3, #2
 8004be6:	e01e      	b.n	8004c26 <HAL_PCD_EP_SetStall+0xc0>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68f9      	ldr	r1, [r7, #12]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f002 f94d 	bl	8006e96 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004bfc:	78fb      	ldrb	r3, [r7, #3]
 8004bfe:	f003 030f 	and.w	r3, r3, #15
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10a      	bne.n	8004c1c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6818      	ldr	r0, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	b2d9      	uxtb	r1, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004c16:	461a      	mov	r2, r3
 8004c18:	f002 fb3e 	bl	8007298 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	460b      	mov	r3, r1
 8004c38:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c3a:	78fb      	ldrb	r3, [r7, #3]
 8004c3c:	f003 020f 	and.w	r2, r3, #15
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d901      	bls.n	8004c4c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e042      	b.n	8004cd2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	da0f      	bge.n	8004c74 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c54:	78fb      	ldrb	r3, [r7, #3]
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	00db      	lsls	r3, r3, #3
 8004c5e:	1a9b      	subs	r3, r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	3338      	adds	r3, #56	; 0x38
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	4413      	add	r3, r2
 8004c68:	3304      	adds	r3, #4
 8004c6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	705a      	strb	r2, [r3, #1]
 8004c72:	e00f      	b.n	8004c94 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	f003 020f 	and.w	r2, r3, #15
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	00db      	lsls	r3, r3, #3
 8004c7e:	1a9b      	subs	r3, r3, r2
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c86:	687a      	ldr	r2, [r7, #4]
 8004c88:	4413      	add	r3, r2
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2200      	movs	r2, #0
 8004c98:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c9a:	78fb      	ldrb	r3, [r7, #3]
 8004c9c:	f003 030f 	and.w	r3, r3, #15
 8004ca0:	b2da      	uxtb	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d101      	bne.n	8004cb4 <HAL_PCD_EP_ClrStall+0x86>
 8004cb0:	2302      	movs	r3, #2
 8004cb2:	e00e      	b.n	8004cd2 <HAL_PCD_EP_ClrStall+0xa4>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68f9      	ldr	r1, [r7, #12]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f002 f955 	bl	8006f72 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b08a      	sub	sp, #40	; 0x28
 8004cde:	af02      	add	r7, sp, #8
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004cee:	683a      	ldr	r2, [r7, #0]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	00db      	lsls	r3, r3, #3
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	3338      	adds	r3, #56	; 0x38
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	3304      	adds	r3, #4
 8004d00:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	699a      	ldr	r2, [r3, #24]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	695b      	ldr	r3, [r3, #20]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d901      	bls.n	8004d12 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e06c      	b.n	8004dec <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	695a      	ldr	r2, [r3, #20]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	69fa      	ldr	r2, [r7, #28]
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d902      	bls.n	8004d2e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	3303      	adds	r3, #3
 8004d32:	089b      	lsrs	r3, r3, #2
 8004d34:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d36:	e02b      	b.n	8004d90 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	695a      	ldr	r2, [r3, #20]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	69fa      	ldr	r2, [r7, #28]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d902      	bls.n	8004d54 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	3303      	adds	r3, #3
 8004d58:	089b      	lsrs	r3, r3, #2
 8004d5a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68d9      	ldr	r1, [r3, #12]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	b2da      	uxtb	r2, r3
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	4603      	mov	r3, r0
 8004d72:	6978      	ldr	r0, [r7, #20]
 8004d74:	f002 f831 	bl	8006dda <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	69fb      	ldr	r3, [r7, #28]
 8004d7e:	441a      	add	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	699a      	ldr	r2, [r3, #24]
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	441a      	add	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	015a      	lsls	r2, r3, #5
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d809      	bhi.n	8004dba <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d203      	bcs.n	8004dba <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d1be      	bne.n	8004d38 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	695a      	ldr	r2, [r3, #20]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d811      	bhi.n	8004dea <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	f003 030f 	and.w	r3, r3, #15
 8004dcc:	2201      	movs	r2, #1
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	43db      	mvns	r3, r3
 8004de0:	6939      	ldr	r1, [r7, #16]
 8004de2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004de6:	4013      	ands	r3, r2
 8004de8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3720      	adds	r7, #32
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	333c      	adds	r3, #60	; 0x3c
 8004e0c:	3304      	adds	r3, #4
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	015a      	lsls	r2, r3, #5
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	4413      	add	r3, r2
 8004e1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	f040 80a0 	bne.w	8004f6c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	f003 0308 	and.w	r3, r3, #8
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d015      	beq.n	8004e62 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	4a72      	ldr	r2, [pc, #456]	; (8005004 <PCD_EP_OutXfrComplete_int+0x210>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	f240 80dd 	bls.w	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	f000 80d7 	beq.w	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	015a      	lsls	r2, r3, #5
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	4413      	add	r3, r2
 8004e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e58:	461a      	mov	r2, r3
 8004e5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e5e:	6093      	str	r3, [r2, #8]
 8004e60:	e0cb      	b.n	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	f003 0320 	and.w	r3, r3, #32
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d009      	beq.n	8004e80 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	015a      	lsls	r2, r3, #5
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	4413      	add	r3, r2
 8004e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2320      	movs	r3, #32
 8004e7c:	6093      	str	r3, [r2, #8]
 8004e7e:	e0bc      	b.n	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f040 80b7 	bne.w	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4a5d      	ldr	r2, [pc, #372]	; (8005004 <PCD_EP_OutXfrComplete_int+0x210>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d90f      	bls.n	8004eb4 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eaa:	461a      	mov	r2, r3
 8004eac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eb0:	6093      	str	r3, [r2, #8]
 8004eb2:	e0a2      	b.n	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	683a      	ldr	r2, [r7, #0]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004ec6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	0159      	lsls	r1, r3, #5
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	440b      	add	r3, r1
 8004ed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ed4:	691b      	ldr	r3, [r3, #16]
 8004ed6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004eda:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	1a9b      	subs	r3, r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4403      	add	r3, r0
 8004eea:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004eee:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	683a      	ldr	r2, [r7, #0]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	00db      	lsls	r3, r3, #3
 8004ef8:	1a9b      	subs	r3, r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	440b      	add	r3, r1
 8004efe:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004f02:	6819      	ldr	r1, [r3, #0]
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	1a9b      	subs	r3, r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4403      	add	r3, r0
 8004f12:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4419      	add	r1, r3
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	00db      	lsls	r3, r3, #3
 8004f22:	1a9b      	subs	r3, r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	4403      	add	r3, r0
 8004f28:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004f2c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d114      	bne.n	8004f5e <PCD_EP_OutXfrComplete_int+0x16a>
 8004f34:	6879      	ldr	r1, [r7, #4]
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	4613      	mov	r3, r2
 8004f3a:	00db      	lsls	r3, r3, #3
 8004f3c:	1a9b      	subs	r3, r3, r2
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	440b      	add	r3, r1
 8004f42:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d108      	bne.n	8004f5e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6818      	ldr	r0, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f56:	461a      	mov	r2, r3
 8004f58:	2101      	movs	r1, #1
 8004f5a:	f002 f99d 	bl	8007298 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	4619      	mov	r1, r3
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f004 fa2b 	bl	80093c0 <HAL_PCD_DataOutStageCallback>
 8004f6a:	e046      	b.n	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4a26      	ldr	r2, [pc, #152]	; (8005008 <PCD_EP_OutXfrComplete_int+0x214>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d124      	bne.n	8004fbe <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	015a      	lsls	r2, r3, #5
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	4413      	add	r3, r2
 8004f86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f90:	6093      	str	r3, [r2, #8]
 8004f92:	e032      	b.n	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f003 0320 	and.w	r3, r3, #32
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d008      	beq.n	8004fb0 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004faa:	461a      	mov	r2, r3
 8004fac:	2320      	movs	r3, #32
 8004fae:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	6878      	ldr	r0, [r7, #4]
 8004fb8:	f004 fa02 	bl	80093c0 <HAL_PCD_DataOutStageCallback>
 8004fbc:	e01d      	b.n	8004ffa <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d114      	bne.n	8004fee <PCD_EP_OutXfrComplete_int+0x1fa>
 8004fc4:	6879      	ldr	r1, [r7, #4]
 8004fc6:	683a      	ldr	r2, [r7, #0]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	1a9b      	subs	r3, r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	440b      	add	r3, r1
 8004fd2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d108      	bne.n	8004fee <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6818      	ldr	r0, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	2100      	movs	r1, #0
 8004fea:	f002 f955 	bl	8007298 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f004 f9e3 	bl	80093c0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3718      	adds	r7, #24
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}
 8005004:	4f54300a 	.word	0x4f54300a
 8005008:	4f54310a 	.word	0x4f54310a

0800500c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	333c      	adds	r3, #60	; 0x3c
 8005024:	3304      	adds	r3, #4
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	015a      	lsls	r2, r3, #5
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	4413      	add	r3, r2
 8005032:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	4a15      	ldr	r2, [pc, #84]	; (8005094 <PCD_EP_OutSetupPacket_int+0x88>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d90e      	bls.n	8005060 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005048:	2b00      	cmp	r3, #0
 800504a:	d009      	beq.n	8005060 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	4413      	add	r3, r2
 8005054:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005058:	461a      	mov	r2, r3
 800505a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800505e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f004 f99b 	bl	800939c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	4a0a      	ldr	r2, [pc, #40]	; (8005094 <PCD_EP_OutSetupPacket_int+0x88>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d90c      	bls.n	8005088 <PCD_EP_OutSetupPacket_int+0x7c>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d108      	bne.n	8005088 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6818      	ldr	r0, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005080:	461a      	mov	r2, r3
 8005082:	2101      	movs	r1, #1
 8005084:	f002 f908 	bl	8007298 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3718      	adds	r7, #24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	4f54300a 	.word	0x4f54300a

08005098 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	460b      	mov	r3, r1
 80050a2:	70fb      	strb	r3, [r7, #3]
 80050a4:	4613      	mov	r3, r2
 80050a6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80050b0:	78fb      	ldrb	r3, [r7, #3]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d107      	bne.n	80050c6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80050b6:	883b      	ldrh	r3, [r7, #0]
 80050b8:	0419      	lsls	r1, r3, #16
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	430a      	orrs	r2, r1
 80050c2:	629a      	str	r2, [r3, #40]	; 0x28
 80050c4:	e028      	b.n	8005118 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050cc:	0c1b      	lsrs	r3, r3, #16
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	4413      	add	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050d4:	2300      	movs	r3, #0
 80050d6:	73fb      	strb	r3, [r7, #15]
 80050d8:	e00d      	b.n	80050f6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	7bfb      	ldrb	r3, [r7, #15]
 80050e0:	3340      	adds	r3, #64	; 0x40
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	0c1b      	lsrs	r3, r3, #16
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	4413      	add	r3, r2
 80050ee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050f0:	7bfb      	ldrb	r3, [r7, #15]
 80050f2:	3301      	adds	r3, #1
 80050f4:	73fb      	strb	r3, [r7, #15]
 80050f6:	7bfa      	ldrb	r2, [r7, #15]
 80050f8:	78fb      	ldrb	r3, [r7, #3]
 80050fa:	3b01      	subs	r3, #1
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d3ec      	bcc.n	80050da <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005100:	883b      	ldrh	r3, [r7, #0]
 8005102:	0418      	lsls	r0, r3, #16
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6819      	ldr	r1, [r3, #0]
 8005108:	78fb      	ldrb	r3, [r7, #3]
 800510a:	3b01      	subs	r3, #1
 800510c:	68ba      	ldr	r2, [r7, #8]
 800510e:	4302      	orrs	r2, r0
 8005110:	3340      	adds	r3, #64	; 0x40
 8005112:	009b      	lsls	r3, r3, #2
 8005114:	440b      	add	r3, r1
 8005116:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3714      	adds	r7, #20
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
 800512e:	460b      	mov	r3, r1
 8005130:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	887a      	ldrh	r2, [r7, #2]
 8005138:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
 8005150:	460b      	mov	r3, r1
 8005152:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e264      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d075      	beq.n	800526a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800517e:	4ba3      	ldr	r3, [pc, #652]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	f003 030c 	and.w	r3, r3, #12
 8005186:	2b04      	cmp	r3, #4
 8005188:	d00c      	beq.n	80051a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800518a:	4ba0      	ldr	r3, [pc, #640]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005192:	2b08      	cmp	r3, #8
 8005194:	d112      	bne.n	80051bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005196:	4b9d      	ldr	r3, [pc, #628]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800519e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051a2:	d10b      	bne.n	80051bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a4:	4b99      	ldr	r3, [pc, #612]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d05b      	beq.n	8005268 <HAL_RCC_OscConfig+0x108>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d157      	bne.n	8005268 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e23f      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051c4:	d106      	bne.n	80051d4 <HAL_RCC_OscConfig+0x74>
 80051c6:	4b91      	ldr	r3, [pc, #580]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a90      	ldr	r2, [pc, #576]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d0:	6013      	str	r3, [r2, #0]
 80051d2:	e01d      	b.n	8005210 <HAL_RCC_OscConfig+0xb0>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051dc:	d10c      	bne.n	80051f8 <HAL_RCC_OscConfig+0x98>
 80051de:	4b8b      	ldr	r3, [pc, #556]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a8a      	ldr	r2, [pc, #552]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	4b88      	ldr	r3, [pc, #544]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a87      	ldr	r2, [pc, #540]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051f4:	6013      	str	r3, [r2, #0]
 80051f6:	e00b      	b.n	8005210 <HAL_RCC_OscConfig+0xb0>
 80051f8:	4b84      	ldr	r3, [pc, #528]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a83      	ldr	r2, [pc, #524]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80051fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	4b81      	ldr	r3, [pc, #516]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a80      	ldr	r2, [pc, #512]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 800520a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800520e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d013      	beq.n	8005240 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fc fca2 	bl	8001b60 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005220:	f7fc fc9e 	bl	8001b60 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b64      	cmp	r3, #100	; 0x64
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e204      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005232:	4b76      	ldr	r3, [pc, #472]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0f0      	beq.n	8005220 <HAL_RCC_OscConfig+0xc0>
 800523e:	e014      	b.n	800526a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005240:	f7fc fc8e 	bl	8001b60 <HAL_GetTick>
 8005244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005246:	e008      	b.n	800525a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005248:	f7fc fc8a 	bl	8001b60 <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	2b64      	cmp	r3, #100	; 0x64
 8005254:	d901      	bls.n	800525a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e1f0      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800525a:	4b6c      	ldr	r3, [pc, #432]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d1f0      	bne.n	8005248 <HAL_RCC_OscConfig+0xe8>
 8005266:	e000      	b.n	800526a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005268:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d063      	beq.n	800533e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005276:	4b65      	ldr	r3, [pc, #404]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 030c 	and.w	r3, r3, #12
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00b      	beq.n	800529a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005282:	4b62      	ldr	r3, [pc, #392]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800528a:	2b08      	cmp	r3, #8
 800528c:	d11c      	bne.n	80052c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800528e:	4b5f      	ldr	r3, [pc, #380]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d116      	bne.n	80052c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800529a:	4b5c      	ldr	r3, [pc, #368]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d005      	beq.n	80052b2 <HAL_RCC_OscConfig+0x152>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d001      	beq.n	80052b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e1c4      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052b2:	4b56      	ldr	r3, [pc, #344]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	691b      	ldr	r3, [r3, #16]
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	4952      	ldr	r1, [pc, #328]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80052c2:	4313      	orrs	r3, r2
 80052c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052c6:	e03a      	b.n	800533e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d020      	beq.n	8005312 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052d0:	4b4f      	ldr	r3, [pc, #316]	; (8005410 <HAL_RCC_OscConfig+0x2b0>)
 80052d2:	2201      	movs	r2, #1
 80052d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d6:	f7fc fc43 	bl	8001b60 <HAL_GetTick>
 80052da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052dc:	e008      	b.n	80052f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052de:	f7fc fc3f 	bl	8001b60 <HAL_GetTick>
 80052e2:	4602      	mov	r2, r0
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	1ad3      	subs	r3, r2, r3
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d901      	bls.n	80052f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052ec:	2303      	movs	r3, #3
 80052ee:	e1a5      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052f0:	4b46      	ldr	r3, [pc, #280]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0f0      	beq.n	80052de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052fc:	4b43      	ldr	r3, [pc, #268]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	4940      	ldr	r1, [pc, #256]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 800530c:	4313      	orrs	r3, r2
 800530e:	600b      	str	r3, [r1, #0]
 8005310:	e015      	b.n	800533e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005312:	4b3f      	ldr	r3, [pc, #252]	; (8005410 <HAL_RCC_OscConfig+0x2b0>)
 8005314:	2200      	movs	r2, #0
 8005316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005318:	f7fc fc22 	bl	8001b60 <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005320:	f7fc fc1e 	bl	8001b60 <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e184      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005332:	4b36      	ldr	r3, [pc, #216]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d030      	beq.n	80053ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d016      	beq.n	8005380 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005352:	4b30      	ldr	r3, [pc, #192]	; (8005414 <HAL_RCC_OscConfig+0x2b4>)
 8005354:	2201      	movs	r2, #1
 8005356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005358:	f7fc fc02 	bl	8001b60 <HAL_GetTick>
 800535c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800535e:	e008      	b.n	8005372 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005360:	f7fc fbfe 	bl	8001b60 <HAL_GetTick>
 8005364:	4602      	mov	r2, r0
 8005366:	693b      	ldr	r3, [r7, #16]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	2b02      	cmp	r3, #2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e164      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005372:	4b26      	ldr	r3, [pc, #152]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 8005374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d0f0      	beq.n	8005360 <HAL_RCC_OscConfig+0x200>
 800537e:	e015      	b.n	80053ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005380:	4b24      	ldr	r3, [pc, #144]	; (8005414 <HAL_RCC_OscConfig+0x2b4>)
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005386:	f7fc fbeb 	bl	8001b60 <HAL_GetTick>
 800538a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800538c:	e008      	b.n	80053a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800538e:	f7fc fbe7 	bl	8001b60 <HAL_GetTick>
 8005392:	4602      	mov	r2, r0
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	1ad3      	subs	r3, r2, r3
 8005398:	2b02      	cmp	r3, #2
 800539a:	d901      	bls.n	80053a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e14d      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053a0:	4b1a      	ldr	r3, [pc, #104]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80053a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1f0      	bne.n	800538e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 0304 	and.w	r3, r3, #4
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 80a0 	beq.w	80054fa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053ba:	2300      	movs	r3, #0
 80053bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053be:	4b13      	ldr	r3, [pc, #76]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d10f      	bne.n	80053ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ca:	2300      	movs	r3, #0
 80053cc:	60bb      	str	r3, [r7, #8]
 80053ce:	4b0f      	ldr	r3, [pc, #60]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d2:	4a0e      	ldr	r2, [pc, #56]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80053d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053d8:	6413      	str	r3, [r2, #64]	; 0x40
 80053da:	4b0c      	ldr	r3, [pc, #48]	; (800540c <HAL_RCC_OscConfig+0x2ac>)
 80053dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053e2:	60bb      	str	r3, [r7, #8]
 80053e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053e6:	2301      	movs	r3, #1
 80053e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ea:	4b0b      	ldr	r3, [pc, #44]	; (8005418 <HAL_RCC_OscConfig+0x2b8>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d121      	bne.n	800543a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053f6:	4b08      	ldr	r3, [pc, #32]	; (8005418 <HAL_RCC_OscConfig+0x2b8>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a07      	ldr	r2, [pc, #28]	; (8005418 <HAL_RCC_OscConfig+0x2b8>)
 80053fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005400:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005402:	f7fc fbad 	bl	8001b60 <HAL_GetTick>
 8005406:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005408:	e011      	b.n	800542e <HAL_RCC_OscConfig+0x2ce>
 800540a:	bf00      	nop
 800540c:	40023800 	.word	0x40023800
 8005410:	42470000 	.word	0x42470000
 8005414:	42470e80 	.word	0x42470e80
 8005418:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800541c:	f7fc fba0 	bl	8001b60 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e106      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800542e:	4b85      	ldr	r3, [pc, #532]	; (8005644 <HAL_RCC_OscConfig+0x4e4>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	2b01      	cmp	r3, #1
 8005440:	d106      	bne.n	8005450 <HAL_RCC_OscConfig+0x2f0>
 8005442:	4b81      	ldr	r3, [pc, #516]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005446:	4a80      	ldr	r2, [pc, #512]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005448:	f043 0301 	orr.w	r3, r3, #1
 800544c:	6713      	str	r3, [r2, #112]	; 0x70
 800544e:	e01c      	b.n	800548a <HAL_RCC_OscConfig+0x32a>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	2b05      	cmp	r3, #5
 8005456:	d10c      	bne.n	8005472 <HAL_RCC_OscConfig+0x312>
 8005458:	4b7b      	ldr	r3, [pc, #492]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 800545a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545c:	4a7a      	ldr	r2, [pc, #488]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 800545e:	f043 0304 	orr.w	r3, r3, #4
 8005462:	6713      	str	r3, [r2, #112]	; 0x70
 8005464:	4b78      	ldr	r3, [pc, #480]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005466:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005468:	4a77      	ldr	r2, [pc, #476]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 800546a:	f043 0301 	orr.w	r3, r3, #1
 800546e:	6713      	str	r3, [r2, #112]	; 0x70
 8005470:	e00b      	b.n	800548a <HAL_RCC_OscConfig+0x32a>
 8005472:	4b75      	ldr	r3, [pc, #468]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005476:	4a74      	ldr	r2, [pc, #464]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005478:	f023 0301 	bic.w	r3, r3, #1
 800547c:	6713      	str	r3, [r2, #112]	; 0x70
 800547e:	4b72      	ldr	r3, [pc, #456]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005482:	4a71      	ldr	r2, [pc, #452]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005484:	f023 0304 	bic.w	r3, r3, #4
 8005488:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d015      	beq.n	80054be <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005492:	f7fc fb65 	bl	8001b60 <HAL_GetTick>
 8005496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005498:	e00a      	b.n	80054b0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800549a:	f7fc fb61 	bl	8001b60 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e0c5      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054b0:	4b65      	ldr	r3, [pc, #404]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 80054b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0ee      	beq.n	800549a <HAL_RCC_OscConfig+0x33a>
 80054bc:	e014      	b.n	80054e8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054be:	f7fc fb4f 	bl	8001b60 <HAL_GetTick>
 80054c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054c4:	e00a      	b.n	80054dc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054c6:	f7fc fb4b 	bl	8001b60 <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d901      	bls.n	80054dc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e0af      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054dc:	4b5a      	ldr	r3, [pc, #360]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 80054de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1ee      	bne.n	80054c6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054e8:	7dfb      	ldrb	r3, [r7, #23]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d105      	bne.n	80054fa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054ee:	4b56      	ldr	r3, [pc, #344]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 80054f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f2:	4a55      	ldr	r2, [pc, #340]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 80054f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054f8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	699b      	ldr	r3, [r3, #24]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	f000 809b 	beq.w	800563a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005504:	4b50      	ldr	r3, [pc, #320]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	f003 030c 	and.w	r3, r3, #12
 800550c:	2b08      	cmp	r3, #8
 800550e:	d05c      	beq.n	80055ca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	699b      	ldr	r3, [r3, #24]
 8005514:	2b02      	cmp	r3, #2
 8005516:	d141      	bne.n	800559c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005518:	4b4c      	ldr	r3, [pc, #304]	; (800564c <HAL_RCC_OscConfig+0x4ec>)
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800551e:	f7fc fb1f 	bl	8001b60 <HAL_GetTick>
 8005522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005524:	e008      	b.n	8005538 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005526:	f7fc fb1b 	bl	8001b60 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b02      	cmp	r3, #2
 8005532:	d901      	bls.n	8005538 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e081      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005538:	4b43      	ldr	r3, [pc, #268]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d1f0      	bne.n	8005526 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	69da      	ldr	r2, [r3, #28]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	431a      	orrs	r2, r3
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005552:	019b      	lsls	r3, r3, #6
 8005554:	431a      	orrs	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800555a:	085b      	lsrs	r3, r3, #1
 800555c:	3b01      	subs	r3, #1
 800555e:	041b      	lsls	r3, r3, #16
 8005560:	431a      	orrs	r2, r3
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005566:	061b      	lsls	r3, r3, #24
 8005568:	4937      	ldr	r1, [pc, #220]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 800556a:	4313      	orrs	r3, r2
 800556c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800556e:	4b37      	ldr	r3, [pc, #220]	; (800564c <HAL_RCC_OscConfig+0x4ec>)
 8005570:	2201      	movs	r2, #1
 8005572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005574:	f7fc faf4 	bl	8001b60 <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800557c:	f7fc faf0 	bl	8001b60 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e056      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800558e:	4b2e      	ldr	r3, [pc, #184]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0f0      	beq.n	800557c <HAL_RCC_OscConfig+0x41c>
 800559a:	e04e      	b.n	800563a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800559c:	4b2b      	ldr	r3, [pc, #172]	; (800564c <HAL_RCC_OscConfig+0x4ec>)
 800559e:	2200      	movs	r2, #0
 80055a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a2:	f7fc fadd 	bl	8001b60 <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055aa:	f7fc fad9 	bl	8001b60 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e03f      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055bc:	4b22      	ldr	r3, [pc, #136]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1f0      	bne.n	80055aa <HAL_RCC_OscConfig+0x44a>
 80055c8:	e037      	b.n	800563a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d101      	bne.n	80055d6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e032      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055d6:	4b1c      	ldr	r3, [pc, #112]	; (8005648 <HAL_RCC_OscConfig+0x4e8>)
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	699b      	ldr	r3, [r3, #24]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d028      	beq.n	8005636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d121      	bne.n	8005636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d11a      	bne.n	8005636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005600:	68fa      	ldr	r2, [r7, #12]
 8005602:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005606:	4013      	ands	r3, r2
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800560c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800560e:	4293      	cmp	r3, r2
 8005610:	d111      	bne.n	8005636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561c:	085b      	lsrs	r3, r3, #1
 800561e:	3b01      	subs	r3, #1
 8005620:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005622:	429a      	cmp	r2, r3
 8005624:	d107      	bne.n	8005636 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005630:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005632:	429a      	cmp	r2, r3
 8005634:	d001      	beq.n	800563a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e000      	b.n	800563c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800563a:	2300      	movs	r3, #0
}
 800563c:	4618      	mov	r0, r3
 800563e:	3718      	adds	r7, #24
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	40007000 	.word	0x40007000
 8005648:	40023800 	.word	0x40023800
 800564c:	42470060 	.word	0x42470060

08005650 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b084      	sub	sp, #16
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
 8005658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e0cc      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005664:	4b68      	ldr	r3, [pc, #416]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0307 	and.w	r3, r3, #7
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	429a      	cmp	r2, r3
 8005670:	d90c      	bls.n	800568c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005672:	4b65      	ldr	r3, [pc, #404]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005674:	683a      	ldr	r2, [r7, #0]
 8005676:	b2d2      	uxtb	r2, r2
 8005678:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800567a:	4b63      	ldr	r3, [pc, #396]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0307 	and.w	r3, r3, #7
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d001      	beq.n	800568c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005688:	2301      	movs	r3, #1
 800568a:	e0b8      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 0302 	and.w	r3, r3, #2
 8005694:	2b00      	cmp	r3, #0
 8005696:	d020      	beq.n	80056da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0304 	and.w	r3, r3, #4
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d005      	beq.n	80056b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056a4:	4b59      	ldr	r3, [pc, #356]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	4a58      	ldr	r2, [pc, #352]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80056ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0308 	and.w	r3, r3, #8
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d005      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056bc:	4b53      	ldr	r3, [pc, #332]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	4a52      	ldr	r2, [pc, #328]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80056c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056c8:	4b50      	ldr	r3, [pc, #320]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	494d      	ldr	r1, [pc, #308]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d044      	beq.n	8005770 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d107      	bne.n	80056fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ee:	4b47      	ldr	r3, [pc, #284]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d119      	bne.n	800572e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e07f      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	2b02      	cmp	r3, #2
 8005704:	d003      	beq.n	800570e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800570a:	2b03      	cmp	r3, #3
 800570c:	d107      	bne.n	800571e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800570e:	4b3f      	ldr	r3, [pc, #252]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d109      	bne.n	800572e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e06f      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800571e:	4b3b      	ldr	r3, [pc, #236]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d101      	bne.n	800572e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e067      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800572e:	4b37      	ldr	r3, [pc, #220]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f023 0203 	bic.w	r2, r3, #3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	4934      	ldr	r1, [pc, #208]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 800573c:	4313      	orrs	r3, r2
 800573e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005740:	f7fc fa0e 	bl	8001b60 <HAL_GetTick>
 8005744:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005746:	e00a      	b.n	800575e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005748:	f7fc fa0a 	bl	8001b60 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f241 3288 	movw	r2, #5000	; 0x1388
 8005756:	4293      	cmp	r3, r2
 8005758:	d901      	bls.n	800575e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e04f      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800575e:	4b2b      	ldr	r3, [pc, #172]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f003 020c 	and.w	r2, r3, #12
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	429a      	cmp	r2, r3
 800576e:	d1eb      	bne.n	8005748 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005770:	4b25      	ldr	r3, [pc, #148]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0307 	and.w	r3, r3, #7
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	429a      	cmp	r2, r3
 800577c:	d20c      	bcs.n	8005798 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800577e:	4b22      	ldr	r3, [pc, #136]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005780:	683a      	ldr	r2, [r7, #0]
 8005782:	b2d2      	uxtb	r2, r2
 8005784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005786:	4b20      	ldr	r3, [pc, #128]	; (8005808 <HAL_RCC_ClockConfig+0x1b8>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0307 	and.w	r3, r3, #7
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	429a      	cmp	r2, r3
 8005792:	d001      	beq.n	8005798 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e032      	b.n	80057fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0304 	and.w	r3, r3, #4
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d008      	beq.n	80057b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057a4:	4b19      	ldr	r3, [pc, #100]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	4916      	ldr	r1, [pc, #88]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0308 	and.w	r3, r3, #8
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d009      	beq.n	80057d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057c2:	4b12      	ldr	r3, [pc, #72]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	00db      	lsls	r3, r3, #3
 80057d0:	490e      	ldr	r1, [pc, #56]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057d6:	f000 f821 	bl	800581c <HAL_RCC_GetSysClockFreq>
 80057da:	4602      	mov	r2, r0
 80057dc:	4b0b      	ldr	r3, [pc, #44]	; (800580c <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	091b      	lsrs	r3, r3, #4
 80057e2:	f003 030f 	and.w	r3, r3, #15
 80057e6:	490a      	ldr	r1, [pc, #40]	; (8005810 <HAL_RCC_ClockConfig+0x1c0>)
 80057e8:	5ccb      	ldrb	r3, [r1, r3]
 80057ea:	fa22 f303 	lsr.w	r3, r2, r3
 80057ee:	4a09      	ldr	r2, [pc, #36]	; (8005814 <HAL_RCC_ClockConfig+0x1c4>)
 80057f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057f2:	4b09      	ldr	r3, [pc, #36]	; (8005818 <HAL_RCC_ClockConfig+0x1c8>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7fc f96e 	bl	8001ad8 <HAL_InitTick>

  return HAL_OK;
 80057fc:	2300      	movs	r3, #0
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3710      	adds	r7, #16
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	40023c00 	.word	0x40023c00
 800580c:	40023800 	.word	0x40023800
 8005810:	0800aa64 	.word	0x0800aa64
 8005814:	20000090 	.word	0x20000090
 8005818:	20000094 	.word	0x20000094

0800581c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800581c:	b5b0      	push	{r4, r5, r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005822:	2100      	movs	r1, #0
 8005824:	6079      	str	r1, [r7, #4]
 8005826:	2100      	movs	r1, #0
 8005828:	60f9      	str	r1, [r7, #12]
 800582a:	2100      	movs	r1, #0
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800582e:	2100      	movs	r1, #0
 8005830:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005832:	4952      	ldr	r1, [pc, #328]	; (800597c <HAL_RCC_GetSysClockFreq+0x160>)
 8005834:	6889      	ldr	r1, [r1, #8]
 8005836:	f001 010c 	and.w	r1, r1, #12
 800583a:	2908      	cmp	r1, #8
 800583c:	d00d      	beq.n	800585a <HAL_RCC_GetSysClockFreq+0x3e>
 800583e:	2908      	cmp	r1, #8
 8005840:	f200 8094 	bhi.w	800596c <HAL_RCC_GetSysClockFreq+0x150>
 8005844:	2900      	cmp	r1, #0
 8005846:	d002      	beq.n	800584e <HAL_RCC_GetSysClockFreq+0x32>
 8005848:	2904      	cmp	r1, #4
 800584a:	d003      	beq.n	8005854 <HAL_RCC_GetSysClockFreq+0x38>
 800584c:	e08e      	b.n	800596c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800584e:	4b4c      	ldr	r3, [pc, #304]	; (8005980 <HAL_RCC_GetSysClockFreq+0x164>)
 8005850:	60bb      	str	r3, [r7, #8]
       break;
 8005852:	e08e      	b.n	8005972 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005854:	4b4b      	ldr	r3, [pc, #300]	; (8005984 <HAL_RCC_GetSysClockFreq+0x168>)
 8005856:	60bb      	str	r3, [r7, #8]
      break;
 8005858:	e08b      	b.n	8005972 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800585a:	4948      	ldr	r1, [pc, #288]	; (800597c <HAL_RCC_GetSysClockFreq+0x160>)
 800585c:	6849      	ldr	r1, [r1, #4]
 800585e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005862:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005864:	4945      	ldr	r1, [pc, #276]	; (800597c <HAL_RCC_GetSysClockFreq+0x160>)
 8005866:	6849      	ldr	r1, [r1, #4]
 8005868:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800586c:	2900      	cmp	r1, #0
 800586e:	d024      	beq.n	80058ba <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005870:	4942      	ldr	r1, [pc, #264]	; (800597c <HAL_RCC_GetSysClockFreq+0x160>)
 8005872:	6849      	ldr	r1, [r1, #4]
 8005874:	0989      	lsrs	r1, r1, #6
 8005876:	4608      	mov	r0, r1
 8005878:	f04f 0100 	mov.w	r1, #0
 800587c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005880:	f04f 0500 	mov.w	r5, #0
 8005884:	ea00 0204 	and.w	r2, r0, r4
 8005888:	ea01 0305 	and.w	r3, r1, r5
 800588c:	493d      	ldr	r1, [pc, #244]	; (8005984 <HAL_RCC_GetSysClockFreq+0x168>)
 800588e:	fb01 f003 	mul.w	r0, r1, r3
 8005892:	2100      	movs	r1, #0
 8005894:	fb01 f102 	mul.w	r1, r1, r2
 8005898:	1844      	adds	r4, r0, r1
 800589a:	493a      	ldr	r1, [pc, #232]	; (8005984 <HAL_RCC_GetSysClockFreq+0x168>)
 800589c:	fba2 0101 	umull	r0, r1, r2, r1
 80058a0:	1863      	adds	r3, r4, r1
 80058a2:	4619      	mov	r1, r3
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	461a      	mov	r2, r3
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	f7fb f9b6 	bl	8000c1c <__aeabi_uldivmod>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4613      	mov	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]
 80058b8:	e04a      	b.n	8005950 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058ba:	4b30      	ldr	r3, [pc, #192]	; (800597c <HAL_RCC_GetSysClockFreq+0x160>)
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	099b      	lsrs	r3, r3, #6
 80058c0:	461a      	mov	r2, r3
 80058c2:	f04f 0300 	mov.w	r3, #0
 80058c6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80058ca:	f04f 0100 	mov.w	r1, #0
 80058ce:	ea02 0400 	and.w	r4, r2, r0
 80058d2:	ea03 0501 	and.w	r5, r3, r1
 80058d6:	4620      	mov	r0, r4
 80058d8:	4629      	mov	r1, r5
 80058da:	f04f 0200 	mov.w	r2, #0
 80058de:	f04f 0300 	mov.w	r3, #0
 80058e2:	014b      	lsls	r3, r1, #5
 80058e4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80058e8:	0142      	lsls	r2, r0, #5
 80058ea:	4610      	mov	r0, r2
 80058ec:	4619      	mov	r1, r3
 80058ee:	1b00      	subs	r0, r0, r4
 80058f0:	eb61 0105 	sbc.w	r1, r1, r5
 80058f4:	f04f 0200 	mov.w	r2, #0
 80058f8:	f04f 0300 	mov.w	r3, #0
 80058fc:	018b      	lsls	r3, r1, #6
 80058fe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005902:	0182      	lsls	r2, r0, #6
 8005904:	1a12      	subs	r2, r2, r0
 8005906:	eb63 0301 	sbc.w	r3, r3, r1
 800590a:	f04f 0000 	mov.w	r0, #0
 800590e:	f04f 0100 	mov.w	r1, #0
 8005912:	00d9      	lsls	r1, r3, #3
 8005914:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005918:	00d0      	lsls	r0, r2, #3
 800591a:	4602      	mov	r2, r0
 800591c:	460b      	mov	r3, r1
 800591e:	1912      	adds	r2, r2, r4
 8005920:	eb45 0303 	adc.w	r3, r5, r3
 8005924:	f04f 0000 	mov.w	r0, #0
 8005928:	f04f 0100 	mov.w	r1, #0
 800592c:	0299      	lsls	r1, r3, #10
 800592e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005932:	0290      	lsls	r0, r2, #10
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	4610      	mov	r0, r2
 800593a:	4619      	mov	r1, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	461a      	mov	r2, r3
 8005940:	f04f 0300 	mov.w	r3, #0
 8005944:	f7fb f96a 	bl	8000c1c <__aeabi_uldivmod>
 8005948:	4602      	mov	r2, r0
 800594a:	460b      	mov	r3, r1
 800594c:	4613      	mov	r3, r2
 800594e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005950:	4b0a      	ldr	r3, [pc, #40]	; (800597c <HAL_RCC_GetSysClockFreq+0x160>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	0c1b      	lsrs	r3, r3, #16
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	3301      	adds	r3, #1
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	fbb2 f3f3 	udiv	r3, r2, r3
 8005968:	60bb      	str	r3, [r7, #8]
      break;
 800596a:	e002      	b.n	8005972 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800596c:	4b04      	ldr	r3, [pc, #16]	; (8005980 <HAL_RCC_GetSysClockFreq+0x164>)
 800596e:	60bb      	str	r3, [r7, #8]
      break;
 8005970:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005972:	68bb      	ldr	r3, [r7, #8]
}
 8005974:	4618      	mov	r0, r3
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bdb0      	pop	{r4, r5, r7, pc}
 800597c:	40023800 	.word	0x40023800
 8005980:	00f42400 	.word	0x00f42400
 8005984:	017d7840 	.word	0x017d7840

08005988 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005988:	b480      	push	{r7}
 800598a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800598c:	4b03      	ldr	r3, [pc, #12]	; (800599c <HAL_RCC_GetHCLKFreq+0x14>)
 800598e:	681b      	ldr	r3, [r3, #0]
}
 8005990:	4618      	mov	r0, r3
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr
 800599a:	bf00      	nop
 800599c:	20000090 	.word	0x20000090

080059a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80059a4:	f7ff fff0 	bl	8005988 <HAL_RCC_GetHCLKFreq>
 80059a8:	4602      	mov	r2, r0
 80059aa:	4b05      	ldr	r3, [pc, #20]	; (80059c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	0a9b      	lsrs	r3, r3, #10
 80059b0:	f003 0307 	and.w	r3, r3, #7
 80059b4:	4903      	ldr	r1, [pc, #12]	; (80059c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059b6:	5ccb      	ldrb	r3, [r1, r3]
 80059b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059bc:	4618      	mov	r0, r3
 80059be:	bd80      	pop	{r7, pc}
 80059c0:	40023800 	.word	0x40023800
 80059c4:	0800aa74 	.word	0x0800aa74

080059c8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80059d4:	2300      	movs	r3, #0
 80059d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d105      	bne.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d038      	beq.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80059f0:	4b68      	ldr	r3, [pc, #416]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80059f6:	f7fc f8b3 	bl	8001b60 <HAL_GetTick>
 80059fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80059fc:	e008      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80059fe:	f7fc f8af 	bl	8001b60 <HAL_GetTick>
 8005a02:	4602      	mov	r2, r0
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d901      	bls.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a0c:	2303      	movs	r3, #3
 8005a0e:	e0bd      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005a10:	4b61      	ldr	r3, [pc, #388]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1f0      	bne.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685a      	ldr	r2, [r3, #4]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	019b      	lsls	r3, r3, #6
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	071b      	lsls	r3, r3, #28
 8005a2e:	495a      	ldr	r1, [pc, #360]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a30:	4313      	orrs	r3, r2
 8005a32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005a36:	4b57      	ldr	r3, [pc, #348]	; (8005b94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005a38:	2201      	movs	r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005a3c:	f7fc f890 	bl	8001b60 <HAL_GetTick>
 8005a40:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a42:	e008      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005a44:	f7fc f88c 	bl	8001b60 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d901      	bls.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005a52:	2303      	movs	r3, #3
 8005a54:	e09a      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005a56:	4b50      	ldr	r3, [pc, #320]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d0f0      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 8083 	beq.w	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a70:	2300      	movs	r3, #0
 8005a72:	60fb      	str	r3, [r7, #12]
 8005a74:	4b48      	ldr	r3, [pc, #288]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a78:	4a47      	ldr	r2, [pc, #284]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a7e:	6413      	str	r3, [r2, #64]	; 0x40
 8005a80:	4b45      	ldr	r3, [pc, #276]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005a8c:	4b43      	ldr	r3, [pc, #268]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a42      	ldr	r2, [pc, #264]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a96:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a98:	f7fc f862 	bl	8001b60 <HAL_GetTick>
 8005a9c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005a9e:	e008      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005aa0:	f7fc f85e 	bl	8001b60 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e06c      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ab2:	4b3a      	ldr	r3, [pc, #232]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d0f0      	beq.n	8005aa0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005abe:	4b36      	ldr	r3, [pc, #216]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ac6:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d02f      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d028      	beq.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005adc:	4b2e      	ldr	r3, [pc, #184]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ae4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005ae6:	4b2e      	ldr	r3, [pc, #184]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005aec:	4b2c      	ldr	r3, [pc, #176]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005af2:	4a29      	ldr	r2, [pc, #164]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005af8:	4b27      	ldr	r3, [pc, #156]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afc:	f003 0301 	and.w	r3, r3, #1
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d114      	bne.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b04:	f7fc f82c 	bl	8001b60 <HAL_GetTick>
 8005b08:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b0a:	e00a      	b.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b0c:	f7fc f828 	bl	8001b60 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e034      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b22:	4b1d      	ldr	r3, [pc, #116]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b26:	f003 0302 	and.w	r3, r3, #2
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0ee      	beq.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b3a:	d10d      	bne.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005b3c:	4b16      	ldr	r3, [pc, #88]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005b4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b50:	4911      	ldr	r1, [pc, #68]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	608b      	str	r3, [r1, #8]
 8005b56:	e005      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005b58:	4b0f      	ldr	r3, [pc, #60]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	4a0e      	ldr	r2, [pc, #56]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b5e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005b62:	6093      	str	r3, [r2, #8]
 8005b64:	4b0c      	ldr	r3, [pc, #48]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b70:	4909      	ldr	r1, [pc, #36]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0308 	and.w	r3, r3, #8
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d003      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	7d1a      	ldrb	r2, [r3, #20]
 8005b86:	4b07      	ldr	r3, [pc, #28]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005b88:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005b8a:	2300      	movs	r3, #0
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	3718      	adds	r7, #24
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	42470068 	.word	0x42470068
 8005b98:	40023800 	.word	0x40023800
 8005b9c:	40007000 	.word	0x40007000
 8005ba0:	42470e40 	.word	0x42470e40
 8005ba4:	424711e0 	.word	0x424711e0

08005ba8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d101      	bne.n	8005bba <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e083      	b.n	8005cc2 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	7f5b      	ldrb	r3, [r3, #29]
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d105      	bne.n	8005bd0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005bca:	6878      	ldr	r0, [r7, #4]
 8005bcc:	f7fb fe2e 	bl	800182c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	22ca      	movs	r2, #202	; 0xca
 8005bdc:	625a      	str	r2, [r3, #36]	; 0x24
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	2253      	movs	r2, #83	; 0x53
 8005be4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f897 	bl	8005d1a <RTC_EnterInitMode>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d008      	beq.n	8005c04 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	22ff      	movs	r2, #255	; 0xff
 8005bf8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2204      	movs	r2, #4
 8005bfe:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e05e      	b.n	8005cc2 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c16:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6899      	ldr	r1, [r3, #8]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685a      	ldr	r2, [r3, #4]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	695b      	ldr	r3, [r3, #20]
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	430a      	orrs	r2, r1
 8005c34:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	68d2      	ldr	r2, [r2, #12]
 8005c3e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6919      	ldr	r1, [r3, #16]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	041a      	lsls	r2, r3, #16
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	430a      	orrs	r2, r1
 8005c52:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68da      	ldr	r2, [r3, #12]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c62:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f003 0320 	and.w	r3, r3, #32
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d10e      	bne.n	8005c90 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f829 	bl	8005cca <HAL_RTC_WaitForSynchro>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d008      	beq.n	8005c90 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	22ff      	movs	r2, #255	; 0xff
 8005c84:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2204      	movs	r2, #4
 8005c8a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e018      	b.n	8005cc2 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c9e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	699a      	ldr	r2, [r3, #24]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	430a      	orrs	r2, r1
 8005cb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	22ff      	movs	r2, #255	; 0xff
 8005cb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005cc0:	2300      	movs	r3, #0
  }
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3708      	adds	r7, #8
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68da      	ldr	r2, [r3, #12]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005ce4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ce6:	f7fb ff3b 	bl	8001b60 <HAL_GetTick>
 8005cea:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005cec:	e009      	b.n	8005d02 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005cee:	f7fb ff37 	bl	8001b60 <HAL_GetTick>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	1ad3      	subs	r3, r2, r3
 8005cf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005cfc:	d901      	bls.n	8005d02 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e007      	b.n	8005d12 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	f003 0320 	and.w	r3, r3, #32
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0ee      	beq.n	8005cee <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3710      	adds	r7, #16
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}

08005d1a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005d1a:	b580      	push	{r7, lr}
 8005d1c:	b084      	sub	sp, #16
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005d22:	2300      	movs	r3, #0
 8005d24:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d119      	bne.n	8005d68 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f04f 32ff 	mov.w	r2, #4294967295
 8005d3c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d3e:	f7fb ff0f 	bl	8001b60 <HAL_GetTick>
 8005d42:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d44:	e009      	b.n	8005d5a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005d46:	f7fb ff0b 	bl	8001b60 <HAL_GetTick>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	1ad3      	subs	r3, r2, r3
 8005d50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d54:	d901      	bls.n	8005d5a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e007      	b.n	8005d6a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68db      	ldr	r3, [r3, #12]
 8005d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d0ee      	beq.n	8005d46 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005d72:	b084      	sub	sp, #16
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b084      	sub	sp, #16
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	f107 001c 	add.w	r0, r7, #28
 8005d80:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d122      	bne.n	8005dd0 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005d9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005db2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d105      	bne.n	8005dc4 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f001 fac5 	bl	8007354 <USB_CoreReset>
 8005dca:	4603      	mov	r3, r0
 8005dcc:	73fb      	strb	r3, [r7, #15]
 8005dce:	e01a      	b.n	8005e06 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ddc:	6878      	ldr	r0, [r7, #4]
 8005dde:	f001 fab9 	bl	8007354 <USB_CoreReset>
 8005de2:	4603      	mov	r3, r0
 8005de4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005de6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d106      	bne.n	8005dfa <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005df0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	639a      	str	r2, [r3, #56]	; 0x38
 8005df8:	e005      	b.n	8005e06 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfe:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d10b      	bne.n	8005e24 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f043 0206 	orr.w	r2, r3, #6
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f043 0220 	orr.w	r2, r3, #32
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e30:	b004      	add	sp, #16
 8005e32:	4770      	bx	lr

08005e34 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b087      	sub	sp, #28
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	4613      	mov	r3, r2
 8005e40:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005e42:	79fb      	ldrb	r3, [r7, #7]
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d165      	bne.n	8005f14 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	4a41      	ldr	r2, [pc, #260]	; (8005f50 <USB_SetTurnaroundTime+0x11c>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d906      	bls.n	8005e5e <USB_SetTurnaroundTime+0x2a>
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	4a40      	ldr	r2, [pc, #256]	; (8005f54 <USB_SetTurnaroundTime+0x120>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d202      	bcs.n	8005e5e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005e58:	230f      	movs	r3, #15
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	e062      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	4a3c      	ldr	r2, [pc, #240]	; (8005f54 <USB_SetTurnaroundTime+0x120>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d306      	bcc.n	8005e74 <USB_SetTurnaroundTime+0x40>
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	4a3b      	ldr	r2, [pc, #236]	; (8005f58 <USB_SetTurnaroundTime+0x124>)
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d202      	bcs.n	8005e74 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005e6e:	230e      	movs	r3, #14
 8005e70:	617b      	str	r3, [r7, #20]
 8005e72:	e057      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	4a38      	ldr	r2, [pc, #224]	; (8005f58 <USB_SetTurnaroundTime+0x124>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d306      	bcc.n	8005e8a <USB_SetTurnaroundTime+0x56>
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4a37      	ldr	r2, [pc, #220]	; (8005f5c <USB_SetTurnaroundTime+0x128>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d202      	bcs.n	8005e8a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005e84:	230d      	movs	r3, #13
 8005e86:	617b      	str	r3, [r7, #20]
 8005e88:	e04c      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	4a33      	ldr	r2, [pc, #204]	; (8005f5c <USB_SetTurnaroundTime+0x128>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d306      	bcc.n	8005ea0 <USB_SetTurnaroundTime+0x6c>
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	4a32      	ldr	r2, [pc, #200]	; (8005f60 <USB_SetTurnaroundTime+0x12c>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d802      	bhi.n	8005ea0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005e9a:	230c      	movs	r3, #12
 8005e9c:	617b      	str	r3, [r7, #20]
 8005e9e:	e041      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	4a2f      	ldr	r2, [pc, #188]	; (8005f60 <USB_SetTurnaroundTime+0x12c>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d906      	bls.n	8005eb6 <USB_SetTurnaroundTime+0x82>
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	4a2e      	ldr	r2, [pc, #184]	; (8005f64 <USB_SetTurnaroundTime+0x130>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d802      	bhi.n	8005eb6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005eb0:	230b      	movs	r3, #11
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	e036      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	4a2a      	ldr	r2, [pc, #168]	; (8005f64 <USB_SetTurnaroundTime+0x130>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d906      	bls.n	8005ecc <USB_SetTurnaroundTime+0x98>
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	4a29      	ldr	r2, [pc, #164]	; (8005f68 <USB_SetTurnaroundTime+0x134>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d802      	bhi.n	8005ecc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005ec6:	230a      	movs	r3, #10
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	e02b      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	4a26      	ldr	r2, [pc, #152]	; (8005f68 <USB_SetTurnaroundTime+0x134>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d906      	bls.n	8005ee2 <USB_SetTurnaroundTime+0xae>
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	4a25      	ldr	r2, [pc, #148]	; (8005f6c <USB_SetTurnaroundTime+0x138>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d202      	bcs.n	8005ee2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005edc:	2309      	movs	r3, #9
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	e020      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	4a21      	ldr	r2, [pc, #132]	; (8005f6c <USB_SetTurnaroundTime+0x138>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d306      	bcc.n	8005ef8 <USB_SetTurnaroundTime+0xc4>
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	4a20      	ldr	r2, [pc, #128]	; (8005f70 <USB_SetTurnaroundTime+0x13c>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d802      	bhi.n	8005ef8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005ef2:	2308      	movs	r3, #8
 8005ef4:	617b      	str	r3, [r7, #20]
 8005ef6:	e015      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	4a1d      	ldr	r2, [pc, #116]	; (8005f70 <USB_SetTurnaroundTime+0x13c>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d906      	bls.n	8005f0e <USB_SetTurnaroundTime+0xda>
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	4a1c      	ldr	r2, [pc, #112]	; (8005f74 <USB_SetTurnaroundTime+0x140>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d202      	bcs.n	8005f0e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005f08:	2307      	movs	r3, #7
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	e00a      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005f0e:	2306      	movs	r3, #6
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	e007      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005f14:	79fb      	ldrb	r3, [r7, #7]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d102      	bne.n	8005f20 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005f1a:	2309      	movs	r3, #9
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	e001      	b.n	8005f24 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005f20:	2309      	movs	r3, #9
 8005f22:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	68da      	ldr	r2, [r3, #12]
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	029b      	lsls	r3, r3, #10
 8005f38:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005f3c:	431a      	orrs	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005f42:	2300      	movs	r3, #0
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	371c      	adds	r7, #28
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	00d8acbf 	.word	0x00d8acbf
 8005f54:	00e4e1c0 	.word	0x00e4e1c0
 8005f58:	00f42400 	.word	0x00f42400
 8005f5c:	01067380 	.word	0x01067380
 8005f60:	011a499f 	.word	0x011a499f
 8005f64:	01312cff 	.word	0x01312cff
 8005f68:	014ca43f 	.word	0x014ca43f
 8005f6c:	016e3600 	.word	0x016e3600
 8005f70:	01a6ab1f 	.word	0x01a6ab1f
 8005f74:	01e84800 	.word	0x01e84800

08005f78 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f043 0201 	orr.w	r2, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	370c      	adds	r7, #12
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b083      	sub	sp, #12
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f023 0201 	bic.w	r2, r3, #1
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	68db      	ldr	r3, [r3, #12]
 8005fcc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005fd4:	78fb      	ldrb	r3, [r7, #3]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d106      	bne.n	8005fe8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	60da      	str	r2, [r3, #12]
 8005fe6:	e00b      	b.n	8006000 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005fe8:	78fb      	ldrb	r3, [r7, #3]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d106      	bne.n	8005ffc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	60da      	str	r2, [r3, #12]
 8005ffa:	e001      	b.n	8006000 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e003      	b.n	8006008 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006000:	2032      	movs	r0, #50	; 0x32
 8006002:	f7fb fdb9 	bl	8001b78 <HAL_Delay>

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3708      	adds	r7, #8
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006010:	b084      	sub	sp, #16
 8006012:	b580      	push	{r7, lr}
 8006014:	b086      	sub	sp, #24
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
 800601a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800601e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006022:	2300      	movs	r3, #0
 8006024:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800602a:	2300      	movs	r3, #0
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	e009      	b.n	8006044 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	3340      	adds	r3, #64	; 0x40
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	4413      	add	r3, r2
 800603a:	2200      	movs	r2, #0
 800603c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	3301      	adds	r3, #1
 8006042:	613b      	str	r3, [r7, #16]
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	2b0e      	cmp	r3, #14
 8006048:	d9f2      	bls.n	8006030 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800604a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800604c:	2b00      	cmp	r3, #0
 800604e:	d11c      	bne.n	800608a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	68fa      	ldr	r2, [r7, #12]
 800605a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800605e:	f043 0302 	orr.w	r3, r3, #2
 8006062:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006068:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006074:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006080:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	639a      	str	r2, [r3, #56]	; 0x38
 8006088:	e00b      	b.n	80060a2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800608e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80060a8:	461a      	mov	r2, r3
 80060aa:	2300      	movs	r3, #0
 80060ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060b4:	4619      	mov	r1, r3
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060bc:	461a      	mov	r2, r3
 80060be:	680b      	ldr	r3, [r1, #0]
 80060c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80060c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d10c      	bne.n	80060e2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80060c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d104      	bne.n	80060d8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80060ce:	2100      	movs	r1, #0
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 f949 	bl	8006368 <USB_SetDevSpeed>
 80060d6:	e008      	b.n	80060ea <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80060d8:	2101      	movs	r1, #1
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 f944 	bl	8006368 <USB_SetDevSpeed>
 80060e0:	e003      	b.n	80060ea <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80060e2:	2103      	movs	r1, #3
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f93f 	bl	8006368 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80060ea:	2110      	movs	r1, #16
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 f8f3 	bl	80062d8 <USB_FlushTxFifo>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d001      	beq.n	80060fc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80060f8:	2301      	movs	r3, #1
 80060fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f000 f911 	bl	8006324 <USB_FlushRxFifo>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d001      	beq.n	800610c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006108:	2301      	movs	r3, #1
 800610a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006112:	461a      	mov	r2, r3
 8006114:	2300      	movs	r3, #0
 8006116:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800611e:	461a      	mov	r2, r3
 8006120:	2300      	movs	r3, #0
 8006122:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800612a:	461a      	mov	r2, r3
 800612c:	2300      	movs	r3, #0
 800612e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006130:	2300      	movs	r3, #0
 8006132:	613b      	str	r3, [r7, #16]
 8006134:	e043      	b.n	80061be <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	015a      	lsls	r2, r3, #5
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4413      	add	r3, r2
 800613e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006148:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800614c:	d118      	bne.n	8006180 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d10a      	bne.n	800616a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	015a      	lsls	r2, r3, #5
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	4413      	add	r3, r2
 800615c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006160:	461a      	mov	r2, r3
 8006162:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	e013      	b.n	8006192 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	015a      	lsls	r2, r3, #5
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	4413      	add	r3, r2
 8006172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006176:	461a      	mov	r2, r3
 8006178:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800617c:	6013      	str	r3, [r2, #0]
 800617e:	e008      	b.n	8006192 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	015a      	lsls	r2, r3, #5
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	4413      	add	r3, r2
 8006188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800618c:	461a      	mov	r2, r3
 800618e:	2300      	movs	r3, #0
 8006190:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	015a      	lsls	r2, r3, #5
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	4413      	add	r3, r2
 800619a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800619e:	461a      	mov	r2, r3
 80061a0:	2300      	movs	r3, #0
 80061a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061b0:	461a      	mov	r2, r3
 80061b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80061b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	3301      	adds	r3, #1
 80061bc:	613b      	str	r3, [r7, #16]
 80061be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d3b7      	bcc.n	8006136 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061c6:	2300      	movs	r3, #0
 80061c8:	613b      	str	r3, [r7, #16]
 80061ca:	e043      	b.n	8006254 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	015a      	lsls	r2, r3, #5
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	4413      	add	r3, r2
 80061d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80061de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80061e2:	d118      	bne.n	8006216 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10a      	bne.n	8006200 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	015a      	lsls	r2, r3, #5
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f6:	461a      	mov	r2, r3
 80061f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80061fc:	6013      	str	r3, [r2, #0]
 80061fe:	e013      	b.n	8006228 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	4413      	add	r3, r2
 8006208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800620c:	461a      	mov	r2, r3
 800620e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006212:	6013      	str	r3, [r2, #0]
 8006214:	e008      	b.n	8006228 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	015a      	lsls	r2, r3, #5
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	4413      	add	r3, r2
 800621e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006222:	461a      	mov	r2, r3
 8006224:	2300      	movs	r3, #0
 8006226:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	015a      	lsls	r2, r3, #5
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	4413      	add	r3, r2
 8006230:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006234:	461a      	mov	r2, r3
 8006236:	2300      	movs	r3, #0
 8006238:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	015a      	lsls	r2, r3, #5
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	4413      	add	r3, r2
 8006242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006246:	461a      	mov	r2, r3
 8006248:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800624c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	3301      	adds	r3, #1
 8006252:	613b      	str	r3, [r7, #16]
 8006254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006256:	693a      	ldr	r2, [r7, #16]
 8006258:	429a      	cmp	r2, r3
 800625a:	d3b7      	bcc.n	80061cc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800626a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800626e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800627c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800627e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006280:	2b00      	cmp	r3, #0
 8006282:	d105      	bne.n	8006290 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	f043 0210 	orr.w	r2, r3, #16
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	699a      	ldr	r2, [r3, #24]
 8006294:	4b0f      	ldr	r3, [pc, #60]	; (80062d4 <USB_DevInit+0x2c4>)
 8006296:	4313      	orrs	r3, r2
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800629c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d005      	beq.n	80062ae <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	f043 0208 	orr.w	r2, r3, #8
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80062ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d107      	bne.n	80062c4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80062bc:	f043 0304 	orr.w	r3, r3, #4
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80062c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80062c6:	4618      	mov	r0, r3
 80062c8:	3718      	adds	r7, #24
 80062ca:	46bd      	mov	sp, r7
 80062cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80062d0:	b004      	add	sp, #16
 80062d2:	4770      	bx	lr
 80062d4:	803c3800 	.word	0x803c3800

080062d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80062e2:	2300      	movs	r3, #0
 80062e4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	019b      	lsls	r3, r3, #6
 80062ea:	f043 0220 	orr.w	r2, r3, #32
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	3301      	adds	r3, #1
 80062f6:	60fb      	str	r3, [r7, #12]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	4a09      	ldr	r2, [pc, #36]	; (8006320 <USB_FlushTxFifo+0x48>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d901      	bls.n	8006304 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e006      	b.n	8006312 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f003 0320 	and.w	r3, r3, #32
 800630c:	2b20      	cmp	r3, #32
 800630e:	d0f0      	beq.n	80062f2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	00030d40 	.word	0x00030d40

08006324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006324:	b480      	push	{r7}
 8006326:	b085      	sub	sp, #20
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800632c:	2300      	movs	r3, #0
 800632e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2210      	movs	r2, #16
 8006334:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	3301      	adds	r3, #1
 800633a:	60fb      	str	r3, [r7, #12]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4a09      	ldr	r2, [pc, #36]	; (8006364 <USB_FlushRxFifo+0x40>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d901      	bls.n	8006348 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e006      	b.n	8006356 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	f003 0310 	and.w	r3, r3, #16
 8006350:	2b10      	cmp	r3, #16
 8006352:	d0f0      	beq.n	8006336 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	00030d40 	.word	0x00030d40

08006368 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006368:	b480      	push	{r7}
 800636a:	b085      	sub	sp, #20
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	460b      	mov	r3, r1
 8006372:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	78fb      	ldrb	r3, [r7, #3]
 8006382:	68f9      	ldr	r1, [r7, #12]
 8006384:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006388:	4313      	orrs	r3, r2
 800638a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800639a:	b480      	push	{r7}
 800639c:	b087      	sub	sp, #28
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f003 0306 	and.w	r3, r3, #6
 80063b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d102      	bne.n	80063c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80063ba:	2300      	movs	r3, #0
 80063bc:	75fb      	strb	r3, [r7, #23]
 80063be:	e00a      	b.n	80063d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b02      	cmp	r3, #2
 80063c4:	d002      	beq.n	80063cc <USB_GetDevSpeed+0x32>
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2b06      	cmp	r3, #6
 80063ca:	d102      	bne.n	80063d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80063cc:	2302      	movs	r3, #2
 80063ce:	75fb      	strb	r3, [r7, #23]
 80063d0:	e001      	b.n	80063d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80063d2:	230f      	movs	r3, #15
 80063d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80063d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063d8:	4618      	mov	r0, r3
 80063da:	371c      	adds	r7, #28
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	785b      	ldrb	r3, [r3, #1]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d13a      	bne.n	8006476 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006406:	69da      	ldr	r2, [r3, #28]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	f003 030f 	and.w	r3, r3, #15
 8006410:	2101      	movs	r1, #1
 8006412:	fa01 f303 	lsl.w	r3, r1, r3
 8006416:	b29b      	uxth	r3, r3
 8006418:	68f9      	ldr	r1, [r7, #12]
 800641a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800641e:	4313      	orrs	r3, r2
 8006420:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	015a      	lsls	r2, r3, #5
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	4413      	add	r3, r2
 800642a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006434:	2b00      	cmp	r3, #0
 8006436:	d155      	bne.n	80064e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	015a      	lsls	r2, r3, #5
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	4413      	add	r3, r2
 8006440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	78db      	ldrb	r3, [r3, #3]
 8006452:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006454:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	059b      	lsls	r3, r3, #22
 800645a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800645c:	4313      	orrs	r3, r2
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	0151      	lsls	r1, r2, #5
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	440a      	add	r2, r1
 8006466:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800646a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800646e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006472:	6013      	str	r3, [r2, #0]
 8006474:	e036      	b.n	80064e4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800647c:	69da      	ldr	r2, [r3, #28]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	781b      	ldrb	r3, [r3, #0]
 8006482:	f003 030f 	and.w	r3, r3, #15
 8006486:	2101      	movs	r1, #1
 8006488:	fa01 f303 	lsl.w	r3, r1, r3
 800648c:	041b      	lsls	r3, r3, #16
 800648e:	68f9      	ldr	r1, [r7, #12]
 8006490:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006494:	4313      	orrs	r3, r2
 8006496:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	015a      	lsls	r2, r3, #5
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	4413      	add	r3, r2
 80064a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d11a      	bne.n	80064e4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	015a      	lsls	r2, r3, #5
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	4413      	add	r3, r2
 80064b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	78db      	ldrb	r3, [r3, #3]
 80064c8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80064ca:	430b      	orrs	r3, r1
 80064cc:	4313      	orrs	r3, r2
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	0151      	lsls	r1, r2, #5
 80064d2:	68fa      	ldr	r2, [r7, #12]
 80064d4:	440a      	add	r2, r1
 80064d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80064e2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3714      	adds	r7, #20
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
	...

080064f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	785b      	ldrb	r3, [r3, #1]
 800650c:	2b01      	cmp	r3, #1
 800650e:	d161      	bne.n	80065d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006510:	68bb      	ldr	r3, [r7, #8]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	4413      	add	r3, r2
 8006518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006522:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006526:	d11f      	bne.n	8006568 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	015a      	lsls	r2, r3, #5
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4413      	add	r3, r2
 8006530:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	0151      	lsls	r1, r2, #5
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	440a      	add	r2, r1
 800653e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006542:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006546:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	015a      	lsls	r2, r3, #5
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	4413      	add	r3, r2
 8006550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68ba      	ldr	r2, [r7, #8]
 8006558:	0151      	lsls	r1, r2, #5
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	440a      	add	r2, r1
 800655e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006562:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006566:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800656e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	f003 030f 	and.w	r3, r3, #15
 8006578:	2101      	movs	r1, #1
 800657a:	fa01 f303 	lsl.w	r3, r1, r3
 800657e:	b29b      	uxth	r3, r3
 8006580:	43db      	mvns	r3, r3
 8006582:	68f9      	ldr	r1, [r7, #12]
 8006584:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006588:	4013      	ands	r3, r2
 800658a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006592:	69da      	ldr	r2, [r3, #28]
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	f003 030f 	and.w	r3, r3, #15
 800659c:	2101      	movs	r1, #1
 800659e:	fa01 f303 	lsl.w	r3, r1, r3
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	43db      	mvns	r3, r3
 80065a6:	68f9      	ldr	r1, [r7, #12]
 80065a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065ac:	4013      	ands	r3, r2
 80065ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	0159      	lsls	r1, r3, #5
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	440b      	add	r3, r1
 80065c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065ca:	4619      	mov	r1, r3
 80065cc:	4b35      	ldr	r3, [pc, #212]	; (80066a4 <USB_DeactivateEndpoint+0x1b0>)
 80065ce:	4013      	ands	r3, r2
 80065d0:	600b      	str	r3, [r1, #0]
 80065d2:	e060      	b.n	8006696 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	015a      	lsls	r2, r3, #5
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	4413      	add	r3, r2
 80065dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065ea:	d11f      	bne.n	800662c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	015a      	lsls	r2, r3, #5
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	4413      	add	r3, r2
 80065f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	0151      	lsls	r1, r2, #5
 80065fe:	68fa      	ldr	r2, [r7, #12]
 8006600:	440a      	add	r2, r1
 8006602:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006606:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800660a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	015a      	lsls	r2, r3, #5
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	4413      	add	r3, r2
 8006614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	68ba      	ldr	r2, [r7, #8]
 800661c:	0151      	lsls	r1, r2, #5
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	440a      	add	r2, r1
 8006622:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006626:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800662a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006632:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	2101      	movs	r1, #1
 800663e:	fa01 f303 	lsl.w	r3, r1, r3
 8006642:	041b      	lsls	r3, r3, #16
 8006644:	43db      	mvns	r3, r3
 8006646:	68f9      	ldr	r1, [r7, #12]
 8006648:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800664c:	4013      	ands	r3, r2
 800664e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006656:	69da      	ldr	r2, [r3, #28]
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	781b      	ldrb	r3, [r3, #0]
 800665c:	f003 030f 	and.w	r3, r3, #15
 8006660:	2101      	movs	r1, #1
 8006662:	fa01 f303 	lsl.w	r3, r1, r3
 8006666:	041b      	lsls	r3, r3, #16
 8006668:	43db      	mvns	r3, r3
 800666a:	68f9      	ldr	r1, [r7, #12]
 800666c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006670:	4013      	ands	r3, r2
 8006672:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	4413      	add	r3, r2
 800667c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006680:	681a      	ldr	r2, [r3, #0]
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	0159      	lsls	r1, r3, #5
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	440b      	add	r3, r1
 800668a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800668e:	4619      	mov	r1, r3
 8006690:	4b05      	ldr	r3, [pc, #20]	; (80066a8 <USB_DeactivateEndpoint+0x1b4>)
 8006692:	4013      	ands	r3, r2
 8006694:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3714      	adds	r7, #20
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	ec337800 	.word	0xec337800
 80066a8:	eff37800 	.word	0xeff37800

080066ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b08a      	sub	sp, #40	; 0x28
 80066b0:	af02      	add	r7, sp, #8
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	4613      	mov	r3, r2
 80066b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	785b      	ldrb	r3, [r3, #1]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	f040 815c 	bne.w	8006986 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d132      	bne.n	800673c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	015a      	lsls	r2, r3, #5
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	4413      	add	r3, r2
 80066de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	69ba      	ldr	r2, [r7, #24]
 80066e6:	0151      	lsls	r1, r2, #5
 80066e8:	69fa      	ldr	r2, [r7, #28]
 80066ea:	440a      	add	r2, r1
 80066ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80066f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80066f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80066f8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	69ba      	ldr	r2, [r7, #24]
 800670a:	0151      	lsls	r1, r2, #5
 800670c:	69fa      	ldr	r2, [r7, #28]
 800670e:	440a      	add	r2, r1
 8006710:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006714:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006718:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800671a:	69bb      	ldr	r3, [r7, #24]
 800671c:	015a      	lsls	r2, r3, #5
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	4413      	add	r3, r2
 8006722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	69ba      	ldr	r2, [r7, #24]
 800672a:	0151      	lsls	r1, r2, #5
 800672c:	69fa      	ldr	r2, [r7, #28]
 800672e:	440a      	add	r2, r1
 8006730:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006734:	0cdb      	lsrs	r3, r3, #19
 8006736:	04db      	lsls	r3, r3, #19
 8006738:	6113      	str	r3, [r2, #16]
 800673a:	e074      	b.n	8006826 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	015a      	lsls	r2, r3, #5
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	4413      	add	r3, r2
 8006744:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	69ba      	ldr	r2, [r7, #24]
 800674c:	0151      	lsls	r1, r2, #5
 800674e:	69fa      	ldr	r2, [r7, #28]
 8006750:	440a      	add	r2, r1
 8006752:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006756:	0cdb      	lsrs	r3, r3, #19
 8006758:	04db      	lsls	r3, r3, #19
 800675a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	015a      	lsls	r2, r3, #5
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	4413      	add	r3, r2
 8006764:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	0151      	lsls	r1, r2, #5
 800676e:	69fa      	ldr	r2, [r7, #28]
 8006770:	440a      	add	r2, r1
 8006772:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006776:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800677a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800677e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	015a      	lsls	r2, r3, #5
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	4413      	add	r3, r2
 8006788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800678c:	691a      	ldr	r2, [r3, #16]
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	6959      	ldr	r1, [r3, #20]
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	440b      	add	r3, r1
 8006798:	1e59      	subs	r1, r3, #1
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	fbb1 f3f3 	udiv	r3, r1, r3
 80067a2:	04d9      	lsls	r1, r3, #19
 80067a4:	4b9d      	ldr	r3, [pc, #628]	; (8006a1c <USB_EPStartXfer+0x370>)
 80067a6:	400b      	ands	r3, r1
 80067a8:	69b9      	ldr	r1, [r7, #24]
 80067aa:	0148      	lsls	r0, r1, #5
 80067ac:	69f9      	ldr	r1, [r7, #28]
 80067ae:	4401      	add	r1, r0
 80067b0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80067b4:	4313      	orrs	r3, r2
 80067b6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80067b8:	69bb      	ldr	r3, [r7, #24]
 80067ba:	015a      	lsls	r2, r3, #5
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	4413      	add	r3, r2
 80067c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	695b      	ldr	r3, [r3, #20]
 80067ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067ce:	69b9      	ldr	r1, [r7, #24]
 80067d0:	0148      	lsls	r0, r1, #5
 80067d2:	69f9      	ldr	r1, [r7, #28]
 80067d4:	4401      	add	r1, r0
 80067d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80067da:	4313      	orrs	r3, r2
 80067dc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	78db      	ldrb	r3, [r3, #3]
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d11f      	bne.n	8006826 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	69ba      	ldr	r2, [r7, #24]
 80067f6:	0151      	lsls	r1, r2, #5
 80067f8:	69fa      	ldr	r2, [r7, #28]
 80067fa:	440a      	add	r2, r1
 80067fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006800:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006804:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	015a      	lsls	r2, r3, #5
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	4413      	add	r3, r2
 800680e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006812:	691b      	ldr	r3, [r3, #16]
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	0151      	lsls	r1, r2, #5
 8006818:	69fa      	ldr	r2, [r7, #28]
 800681a:	440a      	add	r2, r1
 800681c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006820:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006824:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006826:	79fb      	ldrb	r3, [r7, #7]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d14b      	bne.n	80068c4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d009      	beq.n	8006848 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	015a      	lsls	r2, r3, #5
 8006838:	69fb      	ldr	r3, [r7, #28]
 800683a:	4413      	add	r3, r2
 800683c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006840:	461a      	mov	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	78db      	ldrb	r3, [r3, #3]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d128      	bne.n	80068a2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006850:	69fb      	ldr	r3, [r7, #28]
 8006852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800685c:	2b00      	cmp	r3, #0
 800685e:	d110      	bne.n	8006882 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006860:	69bb      	ldr	r3, [r7, #24]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	69fb      	ldr	r3, [r7, #28]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	69ba      	ldr	r2, [r7, #24]
 8006870:	0151      	lsls	r1, r2, #5
 8006872:	69fa      	ldr	r2, [r7, #28]
 8006874:	440a      	add	r2, r1
 8006876:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800687a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800687e:	6013      	str	r3, [r2, #0]
 8006880:	e00f      	b.n	80068a2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	015a      	lsls	r2, r3, #5
 8006886:	69fb      	ldr	r3, [r7, #28]
 8006888:	4413      	add	r3, r2
 800688a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	0151      	lsls	r1, r2, #5
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	440a      	add	r2, r1
 8006898:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800689c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068a0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068a2:	69bb      	ldr	r3, [r7, #24]
 80068a4:	015a      	lsls	r2, r3, #5
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	4413      	add	r3, r2
 80068aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	0151      	lsls	r1, r2, #5
 80068b4:	69fa      	ldr	r2, [r7, #28]
 80068b6:	440a      	add	r2, r1
 80068b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068bc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80068c0:	6013      	str	r3, [r2, #0]
 80068c2:	e12f      	b.n	8006b24 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80068c4:	69bb      	ldr	r3, [r7, #24]
 80068c6:	015a      	lsls	r2, r3, #5
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	4413      	add	r3, r2
 80068cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	69ba      	ldr	r2, [r7, #24]
 80068d4:	0151      	lsls	r1, r2, #5
 80068d6:	69fa      	ldr	r2, [r7, #28]
 80068d8:	440a      	add	r2, r1
 80068da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80068e2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	78db      	ldrb	r3, [r3, #3]
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d015      	beq.n	8006918 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	695b      	ldr	r3, [r3, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 8117 	beq.w	8006b24 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80068f6:	69fb      	ldr	r3, [r7, #28]
 80068f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	f003 030f 	and.w	r3, r3, #15
 8006906:	2101      	movs	r1, #1
 8006908:	fa01 f303 	lsl.w	r3, r1, r3
 800690c:	69f9      	ldr	r1, [r7, #28]
 800690e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006912:	4313      	orrs	r3, r2
 8006914:	634b      	str	r3, [r1, #52]	; 0x34
 8006916:	e105      	b.n	8006b24 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006924:	2b00      	cmp	r3, #0
 8006926:	d110      	bne.n	800694a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006928:	69bb      	ldr	r3, [r7, #24]
 800692a:	015a      	lsls	r2, r3, #5
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	4413      	add	r3, r2
 8006930:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	69ba      	ldr	r2, [r7, #24]
 8006938:	0151      	lsls	r1, r2, #5
 800693a:	69fa      	ldr	r2, [r7, #28]
 800693c:	440a      	add	r2, r1
 800693e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006942:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006946:	6013      	str	r3, [r2, #0]
 8006948:	e00f      	b.n	800696a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	015a      	lsls	r2, r3, #5
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	4413      	add	r3, r2
 8006952:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	69ba      	ldr	r2, [r7, #24]
 800695a:	0151      	lsls	r1, r2, #5
 800695c:	69fa      	ldr	r2, [r7, #28]
 800695e:	440a      	add	r2, r1
 8006960:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006968:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	68d9      	ldr	r1, [r3, #12]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	781a      	ldrb	r2, [r3, #0]
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	b298      	uxth	r0, r3
 8006978:	79fb      	ldrb	r3, [r7, #7]
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	4603      	mov	r3, r0
 800697e:	68f8      	ldr	r0, [r7, #12]
 8006980:	f000 fa2b 	bl	8006dda <USB_WritePacket>
 8006984:	e0ce      	b.n	8006b24 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	015a      	lsls	r2, r3, #5
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	4413      	add	r3, r2
 800698e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	69ba      	ldr	r2, [r7, #24]
 8006996:	0151      	lsls	r1, r2, #5
 8006998:	69fa      	ldr	r2, [r7, #28]
 800699a:	440a      	add	r2, r1
 800699c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069a0:	0cdb      	lsrs	r3, r3, #19
 80069a2:	04db      	lsls	r3, r3, #19
 80069a4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	015a      	lsls	r2, r3, #5
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	4413      	add	r3, r2
 80069ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069b2:	691b      	ldr	r3, [r3, #16]
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	0151      	lsls	r1, r2, #5
 80069b8:	69fa      	ldr	r2, [r7, #28]
 80069ba:	440a      	add	r2, r1
 80069bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80069c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80069c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80069c8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d126      	bne.n	8006a20 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80069d2:	69bb      	ldr	r3, [r7, #24]
 80069d4:	015a      	lsls	r2, r3, #5
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	4413      	add	r3, r2
 80069da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069de:	691a      	ldr	r2, [r3, #16]
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069e8:	69b9      	ldr	r1, [r7, #24]
 80069ea:	0148      	lsls	r0, r1, #5
 80069ec:	69f9      	ldr	r1, [r7, #28]
 80069ee:	4401      	add	r1, r0
 80069f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80069f4:	4313      	orrs	r3, r2
 80069f6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	015a      	lsls	r2, r3, #5
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	4413      	add	r3, r2
 8006a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	69ba      	ldr	r2, [r7, #24]
 8006a08:	0151      	lsls	r1, r2, #5
 8006a0a:	69fa      	ldr	r2, [r7, #28]
 8006a0c:	440a      	add	r2, r1
 8006a0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006a12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006a16:	6113      	str	r3, [r2, #16]
 8006a18:	e036      	b.n	8006a88 <USB_EPStartXfer+0x3dc>
 8006a1a:	bf00      	nop
 8006a1c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	695a      	ldr	r2, [r3, #20]
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	4413      	add	r3, r2
 8006a2a:	1e5a      	subs	r2, r3, #1
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	689b      	ldr	r3, [r3, #8]
 8006a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a34:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	015a      	lsls	r2, r3, #5
 8006a3a:	69fb      	ldr	r3, [r7, #28]
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a42:	691a      	ldr	r2, [r3, #16]
 8006a44:	8afb      	ldrh	r3, [r7, #22]
 8006a46:	04d9      	lsls	r1, r3, #19
 8006a48:	4b39      	ldr	r3, [pc, #228]	; (8006b30 <USB_EPStartXfer+0x484>)
 8006a4a:	400b      	ands	r3, r1
 8006a4c:	69b9      	ldr	r1, [r7, #24]
 8006a4e:	0148      	lsls	r0, r1, #5
 8006a50:	69f9      	ldr	r1, [r7, #28]
 8006a52:	4401      	add	r1, r0
 8006a54:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	015a      	lsls	r2, r3, #5
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	4413      	add	r3, r2
 8006a64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a68:	691a      	ldr	r2, [r3, #16]
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	8af9      	ldrh	r1, [r7, #22]
 8006a70:	fb01 f303 	mul.w	r3, r1, r3
 8006a74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a78:	69b9      	ldr	r1, [r7, #24]
 8006a7a:	0148      	lsls	r0, r1, #5
 8006a7c:	69f9      	ldr	r1, [r7, #28]
 8006a7e:	4401      	add	r1, r0
 8006a80:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006a84:	4313      	orrs	r3, r2
 8006a86:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006a88:	79fb      	ldrb	r3, [r7, #7]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d10d      	bne.n	8006aaa <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d009      	beq.n	8006aaa <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	68d9      	ldr	r1, [r3, #12]
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aa6:	460a      	mov	r2, r1
 8006aa8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	78db      	ldrb	r3, [r3, #3]
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d128      	bne.n	8006b04 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d110      	bne.n	8006ae4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	015a      	lsls	r2, r3, #5
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	4413      	add	r3, r2
 8006aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	69ba      	ldr	r2, [r7, #24]
 8006ad2:	0151      	lsls	r1, r2, #5
 8006ad4:	69fa      	ldr	r2, [r7, #28]
 8006ad6:	440a      	add	r2, r1
 8006ad8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006adc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006ae0:	6013      	str	r3, [r2, #0]
 8006ae2:	e00f      	b.n	8006b04 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	015a      	lsls	r2, r3, #5
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	4413      	add	r3, r2
 8006aec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	69ba      	ldr	r2, [r7, #24]
 8006af4:	0151      	lsls	r1, r2, #5
 8006af6:	69fa      	ldr	r2, [r7, #28]
 8006af8:	440a      	add	r2, r1
 8006afa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006afe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b02:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	015a      	lsls	r2, r3, #5
 8006b08:	69fb      	ldr	r3, [r7, #28]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	0151      	lsls	r1, r2, #5
 8006b16:	69fa      	ldr	r2, [r7, #28]
 8006b18:	440a      	add	r2, r1
 8006b1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006b1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006b22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3720      	adds	r7, #32
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	1ff80000 	.word	0x1ff80000

08006b34 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	785b      	ldrb	r3, [r3, #1]
 8006b50:	2b01      	cmp	r3, #1
 8006b52:	f040 80cd 	bne.w	8006cf0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d132      	bne.n	8006bc4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	015a      	lsls	r2, r3, #5
 8006b62:	697b      	ldr	r3, [r7, #20]
 8006b64:	4413      	add	r3, r2
 8006b66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b6a:	691b      	ldr	r3, [r3, #16]
 8006b6c:	693a      	ldr	r2, [r7, #16]
 8006b6e:	0151      	lsls	r1, r2, #5
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	440a      	add	r2, r1
 8006b74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b78:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006b7c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006b80:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	015a      	lsls	r2, r3, #5
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	4413      	add	r3, r2
 8006b8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	0151      	lsls	r1, r2, #5
 8006b94:	697a      	ldr	r2, [r7, #20]
 8006b96:	440a      	add	r2, r1
 8006b98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006ba0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	015a      	lsls	r2, r3, #5
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	4413      	add	r3, r2
 8006baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bae:	691b      	ldr	r3, [r3, #16]
 8006bb0:	693a      	ldr	r2, [r7, #16]
 8006bb2:	0151      	lsls	r1, r2, #5
 8006bb4:	697a      	ldr	r2, [r7, #20]
 8006bb6:	440a      	add	r2, r1
 8006bb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bbc:	0cdb      	lsrs	r3, r3, #19
 8006bbe:	04db      	lsls	r3, r3, #19
 8006bc0:	6113      	str	r3, [r2, #16]
 8006bc2:	e04e      	b.n	8006c62 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	015a      	lsls	r2, r3, #5
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	4413      	add	r3, r2
 8006bcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	693a      	ldr	r2, [r7, #16]
 8006bd4:	0151      	lsls	r1, r2, #5
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	440a      	add	r2, r1
 8006bda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bde:	0cdb      	lsrs	r3, r3, #19
 8006be0:	04db      	lsls	r3, r3, #19
 8006be2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	015a      	lsls	r2, r3, #5
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	4413      	add	r3, r2
 8006bec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bf0:	691b      	ldr	r3, [r3, #16]
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	0151      	lsls	r1, r2, #5
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	440a      	add	r2, r1
 8006bfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006bfe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006c02:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006c06:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	695a      	ldr	r2, [r3, #20]
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	d903      	bls.n	8006c1c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	689a      	ldr	r2, [r3, #8]
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	015a      	lsls	r2, r3, #5
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	4413      	add	r3, r2
 8006c24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	693a      	ldr	r2, [r7, #16]
 8006c2c:	0151      	lsls	r1, r2, #5
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	440a      	add	r2, r1
 8006c32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c36:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006c3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	015a      	lsls	r2, r3, #5
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	4413      	add	r3, r2
 8006c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c48:	691a      	ldr	r2, [r3, #16]
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	695b      	ldr	r3, [r3, #20]
 8006c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c52:	6939      	ldr	r1, [r7, #16]
 8006c54:	0148      	lsls	r0, r1, #5
 8006c56:	6979      	ldr	r1, [r7, #20]
 8006c58:	4401      	add	r1, r0
 8006c5a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006c62:	79fb      	ldrb	r3, [r7, #7]
 8006c64:	2b01      	cmp	r3, #1
 8006c66:	d11e      	bne.n	8006ca6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d009      	beq.n	8006c84 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	015a      	lsls	r2, r3, #5
 8006c88:	697b      	ldr	r3, [r7, #20]
 8006c8a:	4413      	add	r3, r2
 8006c8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	0151      	lsls	r1, r2, #5
 8006c96:	697a      	ldr	r2, [r7, #20]
 8006c98:	440a      	add	r2, r1
 8006c9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006c9e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006ca2:	6013      	str	r3, [r2, #0]
 8006ca4:	e092      	b.n	8006dcc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	015a      	lsls	r2, r3, #5
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	4413      	add	r3, r2
 8006cae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	693a      	ldr	r2, [r7, #16]
 8006cb6:	0151      	lsls	r1, r2, #5
 8006cb8:	697a      	ldr	r2, [r7, #20]
 8006cba:	440a      	add	r2, r1
 8006cbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006cc0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006cc4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d07e      	beq.n	8006dcc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006cce:	697b      	ldr	r3, [r7, #20]
 8006cd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	f003 030f 	and.w	r3, r3, #15
 8006cde:	2101      	movs	r1, #1
 8006ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ce4:	6979      	ldr	r1, [r7, #20]
 8006ce6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cea:	4313      	orrs	r3, r2
 8006cec:	634b      	str	r3, [r1, #52]	; 0x34
 8006cee:	e06d      	b.n	8006dcc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cfc:	691b      	ldr	r3, [r3, #16]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	0151      	lsls	r1, r2, #5
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	440a      	add	r2, r1
 8006d06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d0a:	0cdb      	lsrs	r3, r3, #19
 8006d0c:	04db      	lsls	r3, r3, #19
 8006d0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	015a      	lsls	r2, r3, #5
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	4413      	add	r3, r2
 8006d18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	0151      	lsls	r1, r2, #5
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	440a      	add	r2, r1
 8006d26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d2a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006d2e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006d32:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d003      	beq.n	8006d44 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	689a      	ldr	r2, [r3, #8]
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	015a      	lsls	r2, r3, #5
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	693a      	ldr	r2, [r7, #16]
 8006d54:	0151      	lsls	r1, r2, #5
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	440a      	add	r2, r1
 8006d5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d5e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006d62:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	015a      	lsls	r2, r3, #5
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	4413      	add	r3, r2
 8006d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d70:	691a      	ldr	r2, [r3, #16]
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006d7a:	6939      	ldr	r1, [r7, #16]
 8006d7c:	0148      	lsls	r0, r1, #5
 8006d7e:	6979      	ldr	r1, [r7, #20]
 8006d80:	4401      	add	r1, r0
 8006d82:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006d86:	4313      	orrs	r3, r2
 8006d88:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8006d8a:	79fb      	ldrb	r3, [r7, #7]
 8006d8c:	2b01      	cmp	r3, #1
 8006d8e:	d10d      	bne.n	8006dac <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	68db      	ldr	r3, [r3, #12]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d009      	beq.n	8006dac <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	68d9      	ldr	r1, [r3, #12]
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	015a      	lsls	r2, r3, #5
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	4413      	add	r3, r2
 8006da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006da8:	460a      	mov	r2, r1
 8006daa:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	015a      	lsls	r2, r3, #5
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	4413      	add	r3, r2
 8006db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	693a      	ldr	r2, [r7, #16]
 8006dbc:	0151      	lsls	r1, r2, #5
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	440a      	add	r2, r1
 8006dc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006dc6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006dca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	371c      	adds	r7, #28
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006dda:	b480      	push	{r7}
 8006ddc:	b089      	sub	sp, #36	; 0x24
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	4611      	mov	r1, r2
 8006de6:	461a      	mov	r2, r3
 8006de8:	460b      	mov	r3, r1
 8006dea:	71fb      	strb	r3, [r7, #7]
 8006dec:	4613      	mov	r3, r2
 8006dee:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006df8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d11a      	bne.n	8006e36 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e00:	88bb      	ldrh	r3, [r7, #4]
 8006e02:	3303      	adds	r3, #3
 8006e04:	089b      	lsrs	r3, r3, #2
 8006e06:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006e08:	2300      	movs	r3, #0
 8006e0a:	61bb      	str	r3, [r7, #24]
 8006e0c:	e00f      	b.n	8006e2e <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e0e:	79fb      	ldrb	r3, [r7, #7]
 8006e10:	031a      	lsls	r2, r3, #12
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	4413      	add	r3, r2
 8006e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	3304      	adds	r3, #4
 8006e26:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	61bb      	str	r3, [r7, #24]
 8006e2e:	69ba      	ldr	r2, [r7, #24]
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d3eb      	bcc.n	8006e0e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3724      	adds	r7, #36	; 0x24
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b089      	sub	sp, #36	; 0x24
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	60f8      	str	r0, [r7, #12]
 8006e4c:	60b9      	str	r1, [r7, #8]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8006e5a:	88fb      	ldrh	r3, [r7, #6]
 8006e5c:	3303      	adds	r3, #3
 8006e5e:	089b      	lsrs	r3, r3, #2
 8006e60:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006e62:	2300      	movs	r3, #0
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	e00b      	b.n	8006e80 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	3304      	adds	r3, #4
 8006e78:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	69ba      	ldr	r2, [r7, #24]
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d3ef      	bcc.n	8006e68 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8006e88:	69fb      	ldr	r3, [r7, #28]
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3724      	adds	r7, #36	; 0x24
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr

08006e96 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006e96:	b480      	push	{r7}
 8006e98:	b085      	sub	sp, #20
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
 8006e9e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	785b      	ldrb	r3, [r3, #1]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d12c      	bne.n	8006f0c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	db12      	blt.n	8006eea <USB_EPSetStall+0x54>
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00f      	beq.n	8006eea <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	015a      	lsls	r2, r3, #5
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	4413      	add	r3, r2
 8006ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	0151      	lsls	r1, r2, #5
 8006edc:	68fa      	ldr	r2, [r7, #12]
 8006ede:	440a      	add	r2, r1
 8006ee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ee4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006ee8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	015a      	lsls	r2, r3, #5
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68ba      	ldr	r2, [r7, #8]
 8006efa:	0151      	lsls	r1, r2, #5
 8006efc:	68fa      	ldr	r2, [r7, #12]
 8006efe:	440a      	add	r2, r1
 8006f00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	e02b      	b.n	8006f64 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	015a      	lsls	r2, r3, #5
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	4413      	add	r3, r2
 8006f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	db12      	blt.n	8006f44 <USB_EPSetStall+0xae>
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00f      	beq.n	8006f44 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	0151      	lsls	r1, r2, #5
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	440a      	add	r2, r1
 8006f3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f3e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006f42:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	015a      	lsls	r2, r3, #5
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	4413      	add	r3, r2
 8006f4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68ba      	ldr	r2, [r7, #8]
 8006f54:	0151      	lsls	r1, r2, #5
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	440a      	add	r2, r1
 8006f5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006f62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006f64:	2300      	movs	r3, #0
}
 8006f66:	4618      	mov	r0, r3
 8006f68:	3714      	adds	r7, #20
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr

08006f72 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b085      	sub	sp, #20
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
 8006f7a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	785b      	ldrb	r3, [r3, #1]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d128      	bne.n	8006fe0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	015a      	lsls	r2, r3, #5
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	4413      	add	r3, r2
 8006f96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68ba      	ldr	r2, [r7, #8]
 8006f9e:	0151      	lsls	r1, r2, #5
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	440a      	add	r2, r1
 8006fa4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fa8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006fac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	78db      	ldrb	r3, [r3, #3]
 8006fb2:	2b03      	cmp	r3, #3
 8006fb4:	d003      	beq.n	8006fbe <USB_EPClearStall+0x4c>
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	78db      	ldrb	r3, [r3, #3]
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d138      	bne.n	8007030 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	015a      	lsls	r2, r3, #5
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	0151      	lsls	r1, r2, #5
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	440a      	add	r2, r1
 8006fd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fdc:	6013      	str	r3, [r2, #0]
 8006fde:	e027      	b.n	8007030 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	015a      	lsls	r2, r3, #5
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	4413      	add	r3, r2
 8006fe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	68ba      	ldr	r2, [r7, #8]
 8006ff0:	0151      	lsls	r1, r2, #5
 8006ff2:	68fa      	ldr	r2, [r7, #12]
 8006ff4:	440a      	add	r2, r1
 8006ff6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006ffa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006ffe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	78db      	ldrb	r3, [r3, #3]
 8007004:	2b03      	cmp	r3, #3
 8007006:	d003      	beq.n	8007010 <USB_EPClearStall+0x9e>
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	78db      	ldrb	r3, [r3, #3]
 800700c:	2b02      	cmp	r3, #2
 800700e:	d10f      	bne.n	8007030 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	4413      	add	r3, r2
 8007018:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68ba      	ldr	r2, [r7, #8]
 8007020:	0151      	lsls	r1, r2, #5
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	440a      	add	r2, r1
 8007026:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800702a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800702e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007030:	2300      	movs	r3, #0
}
 8007032:	4618      	mov	r0, r3
 8007034:	3714      	adds	r7, #20
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr

0800703e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800703e:	b480      	push	{r7}
 8007040:	b085      	sub	sp, #20
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	460b      	mov	r3, r1
 8007048:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800705c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007060:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	78fb      	ldrb	r3, [r7, #3]
 800706c:	011b      	lsls	r3, r3, #4
 800706e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007072:	68f9      	ldr	r1, [r7, #12]
 8007074:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007078:	4313      	orrs	r3, r2
 800707a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr

0800708a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800708a:	b480      	push	{r7}
 800708c:	b085      	sub	sp, #20
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80070a4:	f023 0303 	bic.w	r3, r3, #3
 80070a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80070b8:	f023 0302 	bic.w	r3, r3, #2
 80070bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80070be:	2300      	movs	r3, #0
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3714      	adds	r7, #20
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b085      	sub	sp, #20
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80070e6:	f023 0303 	bic.w	r3, r3, #3
 80070ea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80070fa:	f043 0302 	orr.w	r3, r3, #2
 80070fe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800710e:	b480      	push	{r7}
 8007110:	b085      	sub	sp, #20
 8007112:	af00      	add	r7, sp, #0
 8007114:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	695b      	ldr	r3, [r3, #20]
 800711a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	68fa      	ldr	r2, [r7, #12]
 8007122:	4013      	ands	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007126:	68fb      	ldr	r3, [r7, #12]
}
 8007128:	4618      	mov	r0, r3
 800712a:	3714      	adds	r7, #20
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr

08007134 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007146:	699b      	ldr	r3, [r3, #24]
 8007148:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007150:	69db      	ldr	r3, [r3, #28]
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	4013      	ands	r3, r2
 8007156:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	0c1b      	lsrs	r3, r3, #16
}
 800715c:	4618      	mov	r0, r3
 800715e:	3714      	adds	r7, #20
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007168:	b480      	push	{r7}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007184:	69db      	ldr	r3, [r3, #28]
 8007186:	68ba      	ldr	r2, [r7, #8]
 8007188:	4013      	ands	r3, r2
 800718a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	b29b      	uxth	r3, r3
}
 8007190:	4618      	mov	r0, r3
 8007192:	3714      	adds	r7, #20
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	460b      	mov	r3, r1
 80071a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80071ac:	78fb      	ldrb	r3, [r7, #3]
 80071ae:	015a      	lsls	r2, r3, #5
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	4413      	add	r3, r2
 80071b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071c2:	695b      	ldr	r3, [r3, #20]
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	4013      	ands	r3, r2
 80071c8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80071ca:	68bb      	ldr	r3, [r7, #8]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3714      	adds	r7, #20
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80071d8:	b480      	push	{r7}
 80071da:	b087      	sub	sp, #28
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
 80071e0:	460b      	mov	r3, r1
 80071e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ee:	691b      	ldr	r3, [r3, #16]
 80071f0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071fa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80071fc:	78fb      	ldrb	r3, [r7, #3]
 80071fe:	f003 030f 	and.w	r3, r3, #15
 8007202:	68fa      	ldr	r2, [r7, #12]
 8007204:	fa22 f303 	lsr.w	r3, r2, r3
 8007208:	01db      	lsls	r3, r3, #7
 800720a:	b2db      	uxtb	r3, r3
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	4313      	orrs	r3, r2
 8007210:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007212:	78fb      	ldrb	r3, [r7, #3]
 8007214:	015a      	lsls	r2, r3, #5
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	4413      	add	r3, r2
 800721a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	693a      	ldr	r2, [r7, #16]
 8007222:	4013      	ands	r3, r2
 8007224:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007226:	68bb      	ldr	r3, [r7, #8]
}
 8007228:	4618      	mov	r0, r3
 800722a:	371c      	adds	r7, #28
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	f003 0301 	and.w	r3, r3, #1
}
 8007244:	4618      	mov	r0, r3
 8007246:	370c      	adds	r7, #12
 8007248:	46bd      	mov	sp, r7
 800724a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724e:	4770      	bx	lr

08007250 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007250:	b480      	push	{r7}
 8007252:	b085      	sub	sp, #20
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	68fa      	ldr	r2, [r7, #12]
 8007266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800726a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800726e:	f023 0307 	bic.w	r3, r3, #7
 8007272:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007286:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
	...

08007298 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	60f8      	str	r0, [r7, #12]
 80072a0:	460b      	mov	r3, r1
 80072a2:	607a      	str	r2, [r7, #4]
 80072a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	333c      	adds	r3, #60	; 0x3c
 80072ae:	3304      	adds	r3, #4
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	4a26      	ldr	r2, [pc, #152]	; (8007350 <USB_EP0_OutStart+0xb8>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d90a      	bls.n	80072d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80072c8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80072cc:	d101      	bne.n	80072d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80072ce:	2300      	movs	r3, #0
 80072d0:	e037      	b.n	8007342 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072d8:	461a      	mov	r2, r3
 80072da:	2300      	movs	r3, #0
 80072dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80072ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072f8:	691b      	ldr	r3, [r3, #16]
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007300:	f043 0318 	orr.w	r3, r3, #24
 8007304:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007314:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007318:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800731a:	7afb      	ldrb	r3, [r7, #11]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d10f      	bne.n	8007340 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007320:	697b      	ldr	r3, [r7, #20]
 8007322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007326:	461a      	mov	r2, r3
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800733a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800733e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	371c      	adds	r7, #28
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	4f54300a 	.word	0x4f54300a

08007354 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800735c:	2300      	movs	r3, #0
 800735e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	3301      	adds	r3, #1
 8007364:	60fb      	str	r3, [r7, #12]
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	4a13      	ldr	r2, [pc, #76]	; (80073b8 <USB_CoreReset+0x64>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d901      	bls.n	8007372 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800736e:	2303      	movs	r3, #3
 8007370:	e01b      	b.n	80073aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	2b00      	cmp	r3, #0
 8007378:	daf2      	bge.n	8007360 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800737a:	2300      	movs	r3, #0
 800737c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	f043 0201 	orr.w	r2, r3, #1
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	3301      	adds	r3, #1
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4a09      	ldr	r2, [pc, #36]	; (80073b8 <USB_CoreReset+0x64>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d901      	bls.n	800739c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007398:	2303      	movs	r3, #3
 800739a:	e006      	b.n	80073aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	f003 0301 	and.w	r3, r3, #1
 80073a4:	2b01      	cmp	r3, #1
 80073a6:	d0f0      	beq.n	800738a <USB_CoreReset+0x36>

  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3714      	adds	r7, #20
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
 80073b6:	bf00      	nop
 80073b8:	00030d40 	.word	0x00030d40

080073bc <USBD_Midi_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_Midi_Init (USBD_HandleTypeDef *pdev,
                               uint8_t cfgidx)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	460b      	mov	r3, r1
 80073c6:	70fb      	strb	r3, [r7, #3]

  pdev->pClassData = USBD_malloc(sizeof (USBD_Midi_HandleTypeDef));
 80073c8:	2044      	movs	r0, #68	; 0x44
 80073ca:	f002 fa59 	bl	8009880 <USBD_static_malloc>
 80073ce:	4602      	mov	r2, r0
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d101      	bne.n	80073e4 <USBD_Midi_Init+0x28>
  {
    return USBD_FAIL;
 80073e0:	2303      	movs	r3, #3
 80073e2:	e016      	b.n	8007412 <USBD_Midi_Init+0x56>
  }
  else
  {
   USBD_Midi_HandleTypeDef *hmidi = (USBD_Midi_HandleTypeDef*) pdev->pClassData;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80073ea:	60fb      	str	r3, [r7, #12]

  /* Open the in EP */
  USBD_LL_OpenEP(pdev,
 80073ec:	2340      	movs	r3, #64	; 0x40
 80073ee:	2202      	movs	r2, #2
 80073f0:	2181      	movs	r1, #129	; 0x81
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f002 f921 	bl	800963a <USBD_LL_OpenEP>
                USBD_EP_TYPE_BULK,
                MIDI_DATA_IN_PACKET_SIZE
                );

  /* Open the out EP */
  USBD_LL_OpenEP(pdev,
 80073f8:	2340      	movs	r3, #64	; 0x40
 80073fa:	2202      	movs	r2, #2
 80073fc:	2101      	movs	r1, #1
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f002 f91b 	bl	800963a <USBD_LL_OpenEP>
          );

  /* Prepare Out endpoint to receive next packet */
  USBD_LL_PrepareReceive(pdev,
                     MIDI_OUT_EP,
                     hmidi->rxBuffer,
 8007404:	68fa      	ldr	r2, [r7, #12]
  USBD_LL_PrepareReceive(pdev,
 8007406:	2340      	movs	r3, #64	; 0x40
 8007408:	2101      	movs	r1, #1
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f002 fa04 	bl	8009818 <USBD_LL_PrepareReceive>
                     MIDI_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 8007410:	2300      	movs	r3, #0
  }
}
 8007412:	4618      	mov	r0, r3
 8007414:	3710      	adds	r7, #16
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <USBD_Midi_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_Midi_DeInit (USBD_HandleTypeDef *pdev,
                                 uint8_t cfgidx)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b082      	sub	sp, #8
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	460b      	mov	r3, r1
 8007424:	70fb      	strb	r3, [r7, #3]
  USBD_LL_CloseEP(pdev,
 8007426:	2181      	movs	r1, #129	; 0x81
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f002 f92c 	bl	8009686 <USBD_LL_CloseEP>
      MIDI_IN_EP);
  USBD_LL_CloseEP(pdev,
 800742e:	2101      	movs	r1, #1
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f002 f928 	bl	8009686 <USBD_LL_CloseEP>
      MIDI_OUT_EP);
  return USBD_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3708      	adds	r7, #8
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}

08007440 <USBD_Midi_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_Midi_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b082      	sub	sp, #8
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007452:	2b00      	cmp	r3, #0
 8007454:	d007      	beq.n	8007466 <USBD_Midi_Setup+0x26>
 8007456:	2b20      	cmp	r3, #32
 8007458:	d10b      	bne.n	8007472 <USBD_Midi_Setup+0x32>
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
    {

    default:
      USBD_CtlError (pdev, req);
 800745a:	6839      	ldr	r1, [r7, #0]
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f001 f937 	bl	80086d0 <USBD_CtlError>
      return USBD_FAIL;
 8007462:	2303      	movs	r3, #3
 8007464:	e006      	b.n	8007474 <USBD_Midi_Setup+0x34>
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
    {

    default:
      USBD_CtlError (pdev, req);
 8007466:	6839      	ldr	r1, [r7, #0]
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f001 f931 	bl	80086d0 <USBD_CtlError>
      return USBD_FAIL;
 800746e:	2303      	movs	r3, #3
 8007470:	e000      	b.n	8007474 <USBD_Midi_Setup+0x34>
    }
  }
  return USBD_OK;
 8007472:	2300      	movs	r3, #0
}
 8007474:	4618      	mov	r0, r3
 8007476:	3708      	adds	r7, #8
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBD_Midi_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_Midi_GetCfgDesc (uint16_t *length)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_Midi_CfgDesc);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2265      	movs	r2, #101	; 0x65
 8007488:	801a      	strh	r2, [r3, #0]
  return USBD_Midi_CfgDesc;
 800748a:	4b03      	ldr	r3, [pc, #12]	; (8007498 <USBD_Midi_GetCfgDesc+0x1c>)
}
 800748c:	4618      	mov	r0, r3
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr
 8007498:	200000d4 	.word	0x200000d4

0800749c <USBD_Midi_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_DataIn (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	460b      	mov	r3, r1
 80074a6:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr

080074b6 <USBD_Midi_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 80074b6:	b480      	push	{r7}
 80074b8:	b083      	sub	sp, #12
 80074ba:	af00      	add	r7, sp, #0
 80074bc:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	370c      	adds	r7, #12
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr

080074cc <USBD_Midi_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_EP0_TxReady (USBD_HandleTypeDef *pdev)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 80074d4:	2300      	movs	r3, #0
}
 80074d6:	4618      	mov	r0, r3
 80074d8:	370c      	adds	r7, #12
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr

080074e2 <USBD_Midi_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_Midi_SOF (USBD_HandleTypeDef *pdev)
{
 80074e2:	b480      	push	{r7}
 80074e4:	b083      	sub	sp, #12
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	6078      	str	r0, [r7, #4]

  return USBD_OK;
 80074ea:	2300      	movs	r3, #0
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <USBD_Midi_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_IsoINIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	460b      	mov	r3, r1
 8007502:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	370c      	adds	r7, #12
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr

08007512 <USBD_Midi_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_IsoOutIncomplete (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
 800751a:	460b      	mov	r3, r1
 800751c:	70fb      	strb	r3, [r7, #3]

  return USBD_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <USBD_Midi_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_Midi_DataOut (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	460b      	mov	r3, r1
 8007536:	70fb      	strb	r3, [r7, #3]
   USBD_Midi_HandleTypeDef *hmidi = (USBD_Midi_HandleTypeDef*) pdev->pClassData;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800753e:	613b      	str	r3, [r7, #16]

  /* Get the received data buffer and update the counter */

//  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
   hmidi->rxLen = USBD_LL_GetRxDataSize (pdev, epnum);
 8007540:	78fb      	ldrb	r3, [r7, #3]
 8007542:	4619      	mov	r1, r3
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f002 f988 	bl	800985a <USBD_LL_GetRxDataSize>
 800754a:	4602      	mov	r2, r0
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	641a      	str	r2, [r3, #64]	; 0x40
      ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(hmidi->rxBuffer, hmidi->rxLen);
      break;
  }
  */

uint8_t *buf = hmidi->rxBuffer;
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	60fb      	str	r3, [r7, #12]

for (uint32_t i=0; i<hmidi->rxLen; i+=4) {
 8007554:	2300      	movs	r3, #0
 8007556:	617b      	str	r3, [r7, #20]
 8007558:	e00c      	b.n	8007574 <USBD_Midi_DataOut+0x48>
  ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(buf+i, 4);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	68f9      	ldr	r1, [r7, #12]
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	440a      	add	r2, r1
 8007568:	2104      	movs	r1, #4
 800756a:	4610      	mov	r0, r2
 800756c:	4798      	blx	r3
for (uint32_t i=0; i<hmidi->rxLen; i+=4) {
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	3304      	adds	r3, #4
 8007572:	617b      	str	r3, [r7, #20]
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007578:	697a      	ldr	r2, [r7, #20]
 800757a:	429a      	cmp	r2, r3
 800757c:	d3ed      	bcc.n	800755a <USBD_Midi_DataOut+0x2e>

//  ((USBD_Midi_ItfTypeDef *)pdev->pUserData)->Receive(hmidi->rxBuffer,hmidi->rxLen);

  USBD_LL_PrepareReceive(pdev,
                       MIDI_OUT_EP,
                       hmidi->rxBuffer,
 800757e:	693a      	ldr	r2, [r7, #16]
  USBD_LL_PrepareReceive(pdev,
 8007580:	2340      	movs	r3, #64	; 0x40
 8007582:	2101      	movs	r1, #1
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	f002 f947 	bl	8009818 <USBD_LL_PrepareReceive>
                       MIDI_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
 800758a:	2300      	movs	r3, #0
}
 800758c:	4618      	mov	r0, r3
 800758e:	3718      	adds	r7, #24
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}

08007594 <USBD_Midi_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_Midi_GetDeviceQualifierDesc (uint16_t *length)
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_Midi_DeviceQualifierDesc);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	220a      	movs	r2, #10
 80075a0:	801a      	strh	r2, [r3, #0]
  return USBD_Midi_DeviceQualifierDesc;
 80075a2:	4b03      	ldr	r3, [pc, #12]	; (80075b0 <USBD_Midi_GetDeviceQualifierDesc+0x1c>)
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr
 80075b0:	2000013c 	.word	0x2000013c

080075b4 <USBD_Midi_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_Midi_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_Midi_ItfTypeDef *fops)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b085      	sub	sp, #20
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
 80075bc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80075be:	2303      	movs	r3, #3
 80075c0:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d005      	beq.n	80075d4 <USBD_Midi_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	683a      	ldr	r2, [r7, #0]
 80075cc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
    ret = USBD_OK;
 80075d0:	2300      	movs	r3, #0
 80075d2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80075d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d6:	4618      	mov	r0, r3
 80075d8:	3714      	adds	r7, #20
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr

080075e2 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b086      	sub	sp, #24
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	60f8      	str	r0, [r7, #12]
 80075ea:	60b9      	str	r1, [r7, #8]
 80075ec:	4613      	mov	r3, r2
 80075ee:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d101      	bne.n	80075fa <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e01f      	b.n	800763a <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2200      	movs	r2, #0
 8007606:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d003      	beq.n	8007620 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	68ba      	ldr	r2, [r7, #8]
 800761c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	79fa      	ldrb	r2, [r7, #7]
 800762c:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f001 ff9c 	bl	800956c <USBD_LL_Init>
 8007634:	4603      	mov	r3, r0
 8007636:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007638:	7dfb      	ldrb	r3, [r7, #23]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3718      	adds	r7, #24
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}

08007642 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007642:	b580      	push	{r7, lr}
 8007644:	b084      	sub	sp, #16
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
 800764a:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800764c:	2300      	movs	r3, #0
 800764e:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d101      	bne.n	800765a <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007656:	2303      	movs	r3, #3
 8007658:	e016      	b.n	8007688 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	683a      	ldr	r2, [r7, #0]
 800765e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00b      	beq.n	8007686 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007676:	f107 020e 	add.w	r2, r7, #14
 800767a:	4610      	mov	r0, r2
 800767c:	4798      	blx	r3
 800767e:	4602      	mov	r2, r0
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b082      	sub	sp, #8
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f001 ffb3 	bl	8009604 <USBD_LL_Start>
 800769e:	4603      	mov	r3, r0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	370c      	adds	r7, #12
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr

080076be <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
 80076c6:	460b      	mov	r3, r1
 80076c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80076ca:	2303      	movs	r3, #3
 80076cc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d009      	beq.n	80076ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	78fa      	ldrb	r2, [r7, #3]
 80076e2:	4611      	mov	r1, r2
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	4798      	blx	r3
 80076e8:	4603      	mov	r3, r0
 80076ea:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80076ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076f6:	b580      	push	{r7, lr}
 80076f8:	b082      	sub	sp, #8
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
 80076fe:	460b      	mov	r3, r1
 8007700:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007708:	2b00      	cmp	r3, #0
 800770a:	d007      	beq.n	800771c <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	78fa      	ldrb	r2, [r7, #3]
 8007716:	4611      	mov	r1, r2
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	4798      	blx	r3
  }

  return USBD_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b084      	sub	sp, #16
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
 800772e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007736:	6839      	ldr	r1, [r7, #0]
 8007738:	4618      	mov	r0, r3
 800773a:	f000 ff8f 	bl	800865c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800774c:	461a      	mov	r2, r3
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800775a:	f003 031f 	and.w	r3, r3, #31
 800775e:	2b02      	cmp	r3, #2
 8007760:	d01a      	beq.n	8007798 <USBD_LL_SetupStage+0x72>
 8007762:	2b02      	cmp	r3, #2
 8007764:	d822      	bhi.n	80077ac <USBD_LL_SetupStage+0x86>
 8007766:	2b00      	cmp	r3, #0
 8007768:	d002      	beq.n	8007770 <USBD_LL_SetupStage+0x4a>
 800776a:	2b01      	cmp	r3, #1
 800776c:	d00a      	beq.n	8007784 <USBD_LL_SetupStage+0x5e>
 800776e:	e01d      	b.n	80077ac <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007776:	4619      	mov	r1, r3
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fa61 	bl	8007c40 <USBD_StdDevReq>
 800777e:	4603      	mov	r3, r0
 8007780:	73fb      	strb	r3, [r7, #15]
      break;
 8007782:	e020      	b.n	80077c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800778a:	4619      	mov	r1, r3
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 fac5 	bl	8007d1c <USBD_StdItfReq>
 8007792:	4603      	mov	r3, r0
 8007794:	73fb      	strb	r3, [r7, #15]
      break;
 8007796:	e016      	b.n	80077c6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800779e:	4619      	mov	r1, r3
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 fb04 	bl	8007dae <USBD_StdEPReq>
 80077a6:	4603      	mov	r3, r0
 80077a8:	73fb      	strb	r3, [r7, #15]
      break;
 80077aa:	e00c      	b.n	80077c6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80077b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	4619      	mov	r1, r3
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f001 ff82 	bl	80096c4 <USBD_LL_StallEP>
 80077c0:	4603      	mov	r3, r0
 80077c2:	73fb      	strb	r3, [r7, #15]
      break;
 80077c4:	bf00      	nop
  }

  return ret;
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	460b      	mov	r3, r1
 80077da:	607a      	str	r2, [r7, #4]
 80077dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80077de:	7afb      	ldrb	r3, [r7, #11]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d138      	bne.n	8007856 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80077ea:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80077f2:	2b03      	cmp	r3, #3
 80077f4:	d14a      	bne.n	800788c <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	689a      	ldr	r2, [r3, #8]
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d913      	bls.n	800782a <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	689a      	ldr	r2, [r3, #8]
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	1ad2      	subs	r2, r2, r3
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	68da      	ldr	r2, [r3, #12]
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	4293      	cmp	r3, r2
 800781a:	bf28      	it	cs
 800781c:	4613      	movcs	r3, r2
 800781e:	461a      	mov	r2, r3
 8007820:	6879      	ldr	r1, [r7, #4]
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f000 fff1 	bl	800880a <USBD_CtlContinueRx>
 8007828:	e030      	b.n	800788c <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b03      	cmp	r3, #3
 8007834:	d10b      	bne.n	800784e <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800783c:	691b      	ldr	r3, [r3, #16]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d005      	beq.n	800784e <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007848:	691b      	ldr	r3, [r3, #16]
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 ffec 	bl	800882c <USBD_CtlSendStatus>
 8007854:	e01a      	b.n	800788c <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800785c:	b2db      	uxtb	r3, r3
 800785e:	2b03      	cmp	r3, #3
 8007860:	d114      	bne.n	800788c <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00e      	beq.n	800788c <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	7afa      	ldrb	r2, [r7, #11]
 8007878:	4611      	mov	r1, r2
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	4798      	blx	r3
 800787e:	4603      	mov	r3, r0
 8007880:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8007882:	7dfb      	ldrb	r3, [r7, #23]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d001      	beq.n	800788c <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8007888:	7dfb      	ldrb	r3, [r7, #23]
 800788a:	e000      	b.n	800788e <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800788c:	2300      	movs	r3, #0
}
 800788e:	4618      	mov	r0, r3
 8007890:	3718      	adds	r7, #24
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}

08007896 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b086      	sub	sp, #24
 800789a:	af00      	add	r7, sp, #0
 800789c:	60f8      	str	r0, [r7, #12]
 800789e:	460b      	mov	r3, r1
 80078a0:	607a      	str	r2, [r7, #4]
 80078a2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80078a4:	7afb      	ldrb	r3, [r7, #11]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d16b      	bne.n	8007982 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	3314      	adds	r3, #20
 80078ae:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d156      	bne.n	8007968 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	689a      	ldr	r2, [r3, #8]
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d914      	bls.n	80078f0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	689a      	ldr	r2, [r3, #8]
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	68db      	ldr	r3, [r3, #12]
 80078ce:	1ad2      	subs	r2, r2, r3
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	461a      	mov	r2, r3
 80078da:	6879      	ldr	r1, [r7, #4]
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f000 ff83 	bl	80087e8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80078e2:	2300      	movs	r3, #0
 80078e4:	2200      	movs	r2, #0
 80078e6:	2100      	movs	r1, #0
 80078e8:	68f8      	ldr	r0, [r7, #12]
 80078ea:	f001 ff95 	bl	8009818 <USBD_LL_PrepareReceive>
 80078ee:	e03b      	b.n	8007968 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	68da      	ldr	r2, [r3, #12]
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d11c      	bne.n	8007936 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007904:	429a      	cmp	r2, r3
 8007906:	d316      	bcc.n	8007936 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007912:	429a      	cmp	r2, r3
 8007914:	d20f      	bcs.n	8007936 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007916:	2200      	movs	r2, #0
 8007918:	2100      	movs	r1, #0
 800791a:	68f8      	ldr	r0, [r7, #12]
 800791c:	f000 ff64 	bl	80087e8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007928:	2300      	movs	r3, #0
 800792a:	2200      	movs	r2, #0
 800792c:	2100      	movs	r1, #0
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f001 ff72 	bl	8009818 <USBD_LL_PrepareReceive>
 8007934:	e018      	b.n	8007968 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b03      	cmp	r3, #3
 8007940:	d10b      	bne.n	800795a <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d005      	beq.n	800795a <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	68f8      	ldr	r0, [r7, #12]
 8007958:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800795a:	2180      	movs	r1, #128	; 0x80
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f001 feb1 	bl	80096c4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007962:	68f8      	ldr	r0, [r7, #12]
 8007964:	f000 ff75 	bl	8008852 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800796e:	2b01      	cmp	r3, #1
 8007970:	d122      	bne.n	80079b8 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8007972:	68f8      	ldr	r0, [r7, #12]
 8007974:	f7ff fe98 	bl	80076a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007980:	e01a      	b.n	80079b8 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b03      	cmp	r3, #3
 800798c:	d114      	bne.n	80079b8 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00e      	beq.n	80079b8 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	7afa      	ldrb	r2, [r7, #11]
 80079a4:	4611      	mov	r1, r2
 80079a6:	68f8      	ldr	r0, [r7, #12]
 80079a8:	4798      	blx	r3
 80079aa:	4603      	mov	r3, r0
 80079ac:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80079ae:	7dfb      	ldrb	r3, [r7, #23]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80079b4:	7dfb      	ldrb	r3, [r7, #23]
 80079b6:	e000      	b.n	80079ba <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3718      	adds	r7, #24
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b082      	sub	sp, #8
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2201      	movs	r2, #1
 80079ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2200      	movs	r2, #0
 80079de:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d101      	bne.n	80079f6 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e02f      	b.n	8007a56 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00f      	beq.n	8007a20 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d009      	beq.n	8007a20 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	6852      	ldr	r2, [r2, #4]
 8007a18:	b2d2      	uxtb	r2, r2
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a20:	2340      	movs	r3, #64	; 0x40
 8007a22:	2200      	movs	r2, #0
 8007a24:	2100      	movs	r1, #0
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f001 fe07 	bl	800963a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2240      	movs	r2, #64	; 0x40
 8007a38:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007a3c:	2340      	movs	r3, #64	; 0x40
 8007a3e:	2200      	movs	r2, #0
 8007a40:	2180      	movs	r1, #128	; 0x80
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f001 fdf9 	bl	800963a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2240      	movs	r2, #64	; 0x40
 8007a52:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3708      	adds	r7, #8
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007a5e:	b480      	push	{r7}
 8007a60:	b083      	sub	sp, #12
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	460b      	mov	r3, r1
 8007a68:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	78fa      	ldrb	r2, [r7, #3]
 8007a6e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr

08007a7e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007a7e:	b480      	push	{r7}
 8007a80:	b083      	sub	sp, #12
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2204      	movs	r2, #4
 8007a98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007aaa:	b480      	push	{r7}
 8007aac:	b083      	sub	sp, #12
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	2b04      	cmp	r3, #4
 8007abc:	d106      	bne.n	8007acc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b082      	sub	sp, #8
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d101      	bne.n	8007af0 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007aec:	2303      	movs	r3, #3
 8007aee:	e012      	b.n	8007b16 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b03      	cmp	r3, #3
 8007afa:	d10b      	bne.n	8007b14 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d005      	beq.n	8007b14 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b0e:	69db      	ldr	r3, [r3, #28]
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3708      	adds	r7, #8
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	bd80      	pop	{r7, pc}

08007b1e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007b1e:	b580      	push	{r7, lr}
 8007b20:	b082      	sub	sp, #8
 8007b22:	af00      	add	r7, sp, #0
 8007b24:	6078      	str	r0, [r7, #4]
 8007b26:	460b      	mov	r3, r1
 8007b28:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8007b34:	2303      	movs	r3, #3
 8007b36:	e014      	b.n	8007b62 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	2b03      	cmp	r3, #3
 8007b42:	d10d      	bne.n	8007b60 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b4a:	6a1b      	ldr	r3, [r3, #32]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d007      	beq.n	8007b60 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b56:	6a1b      	ldr	r3, [r3, #32]
 8007b58:	78fa      	ldrb	r2, [r7, #3]
 8007b5a:	4611      	mov	r1, r2
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3708      	adds	r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}

08007b6a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b082      	sub	sp, #8
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
 8007b72:	460b      	mov	r3, r1
 8007b74:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d101      	bne.n	8007b84 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8007b80:	2303      	movs	r3, #3
 8007b82:	e014      	b.n	8007bae <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	2b03      	cmp	r3, #3
 8007b8e:	d10d      	bne.n	8007bac <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d007      	beq.n	8007bac <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba4:	78fa      	ldrb	r2, [r7, #3]
 8007ba6:	4611      	mov	r1, r2
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007bac:	2300      	movs	r3, #0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3708      	adds	r7, #8
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007bb6:	b480      	push	{r7}
 8007bb8:	b083      	sub	sp, #12
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d009      	beq.n	8007bfa <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	6852      	ldr	r2, [r2, #4]
 8007bf2:	b2d2      	uxtb	r2, r2
 8007bf4:	4611      	mov	r1, r2
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	4798      	blx	r3
  }

  return USBD_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3708      	adds	r7, #8
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007c1c:	697b      	ldr	r3, [r7, #20]
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007c22:	8a3b      	ldrh	r3, [r7, #16]
 8007c24:	021b      	lsls	r3, r3, #8
 8007c26:	b21a      	sxth	r2, r3
 8007c28:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	b21b      	sxth	r3, r3
 8007c30:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007c32:	89fb      	ldrh	r3, [r7, #14]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	371c      	adds	r7, #28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b084      	sub	sp, #16
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	781b      	ldrb	r3, [r3, #0]
 8007c52:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007c56:	2b40      	cmp	r3, #64	; 0x40
 8007c58:	d005      	beq.n	8007c66 <USBD_StdDevReq+0x26>
 8007c5a:	2b40      	cmp	r3, #64	; 0x40
 8007c5c:	d853      	bhi.n	8007d06 <USBD_StdDevReq+0xc6>
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d00b      	beq.n	8007c7a <USBD_StdDevReq+0x3a>
 8007c62:	2b20      	cmp	r3, #32
 8007c64:	d14f      	bne.n	8007d06 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	6839      	ldr	r1, [r7, #0]
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	4798      	blx	r3
 8007c74:	4603      	mov	r3, r0
 8007c76:	73fb      	strb	r3, [r7, #15]
      break;
 8007c78:	e04a      	b.n	8007d10 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	785b      	ldrb	r3, [r3, #1]
 8007c7e:	2b09      	cmp	r3, #9
 8007c80:	d83b      	bhi.n	8007cfa <USBD_StdDevReq+0xba>
 8007c82:	a201      	add	r2, pc, #4	; (adr r2, 8007c88 <USBD_StdDevReq+0x48>)
 8007c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c88:	08007cdd 	.word	0x08007cdd
 8007c8c:	08007cf1 	.word	0x08007cf1
 8007c90:	08007cfb 	.word	0x08007cfb
 8007c94:	08007ce7 	.word	0x08007ce7
 8007c98:	08007cfb 	.word	0x08007cfb
 8007c9c:	08007cbb 	.word	0x08007cbb
 8007ca0:	08007cb1 	.word	0x08007cb1
 8007ca4:	08007cfb 	.word	0x08007cfb
 8007ca8:	08007cd3 	.word	0x08007cd3
 8007cac:	08007cc5 	.word	0x08007cc5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007cb0:	6839      	ldr	r1, [r7, #0]
 8007cb2:	6878      	ldr	r0, [r7, #4]
 8007cb4:	f000 f9de 	bl	8008074 <USBD_GetDescriptor>
          break;
 8007cb8:	e024      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007cba:	6839      	ldr	r1, [r7, #0]
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f000 fb43 	bl	8008348 <USBD_SetAddress>
          break;
 8007cc2:	e01f      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007cc4:	6839      	ldr	r1, [r7, #0]
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fb82 	bl	80083d0 <USBD_SetConfig>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	73fb      	strb	r3, [r7, #15]
          break;
 8007cd0:	e018      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007cd2:	6839      	ldr	r1, [r7, #0]
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 fc21 	bl	800851c <USBD_GetConfig>
          break;
 8007cda:	e013      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007cdc:	6839      	ldr	r1, [r7, #0]
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fc52 	bl	8008588 <USBD_GetStatus>
          break;
 8007ce4:	e00e      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007ce6:	6839      	ldr	r1, [r7, #0]
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fc81 	bl	80085f0 <USBD_SetFeature>
          break;
 8007cee:	e009      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007cf0:	6839      	ldr	r1, [r7, #0]
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fc90 	bl	8008618 <USBD_ClrFeature>
          break;
 8007cf8:	e004      	b.n	8007d04 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8007cfa:	6839      	ldr	r1, [r7, #0]
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fce7 	bl	80086d0 <USBD_CtlError>
          break;
 8007d02:	bf00      	nop
      }
      break;
 8007d04:	e004      	b.n	8007d10 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007d06:	6839      	ldr	r1, [r7, #0]
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f000 fce1 	bl	80086d0 <USBD_CtlError>
      break;
 8007d0e:	bf00      	nop
  }

  return ret;
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3710      	adds	r7, #16
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bd80      	pop	{r7, pc}
 8007d1a:	bf00      	nop

08007d1c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b084      	sub	sp, #16
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	6078      	str	r0, [r7, #4]
 8007d24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d26:	2300      	movs	r3, #0
 8007d28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007d32:	2b40      	cmp	r3, #64	; 0x40
 8007d34:	d005      	beq.n	8007d42 <USBD_StdItfReq+0x26>
 8007d36:	2b40      	cmp	r3, #64	; 0x40
 8007d38:	d82f      	bhi.n	8007d9a <USBD_StdItfReq+0x7e>
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d001      	beq.n	8007d42 <USBD_StdItfReq+0x26>
 8007d3e:	2b20      	cmp	r3, #32
 8007d40:	d12b      	bne.n	8007d9a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	2b02      	cmp	r3, #2
 8007d4e:	d81d      	bhi.n	8007d8c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	889b      	ldrh	r3, [r3, #4]
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d813      	bhi.n	8007d82 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	6839      	ldr	r1, [r7, #0]
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	4798      	blx	r3
 8007d68:	4603      	mov	r3, r0
 8007d6a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	88db      	ldrh	r3, [r3, #6]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d110      	bne.n	8007d96 <USBD_StdItfReq+0x7a>
 8007d74:	7bfb      	ldrb	r3, [r7, #15]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10d      	bne.n	8007d96 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 fd56 	bl	800882c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007d80:	e009      	b.n	8007d96 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8007d82:	6839      	ldr	r1, [r7, #0]
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fca3 	bl	80086d0 <USBD_CtlError>
          break;
 8007d8a:	e004      	b.n	8007d96 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8007d8c:	6839      	ldr	r1, [r7, #0]
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fc9e 	bl	80086d0 <USBD_CtlError>
          break;
 8007d94:	e000      	b.n	8007d98 <USBD_StdItfReq+0x7c>
          break;
 8007d96:	bf00      	nop
      }
      break;
 8007d98:	e004      	b.n	8007da4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8007d9a:	6839      	ldr	r1, [r7, #0]
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 fc97 	bl	80086d0 <USBD_CtlError>
      break;
 8007da2:	bf00      	nop
  }

  return ret;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b084      	sub	sp, #16
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
 8007db6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007db8:	2300      	movs	r3, #0
 8007dba:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	889b      	ldrh	r3, [r3, #4]
 8007dc0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007dca:	2b40      	cmp	r3, #64	; 0x40
 8007dcc:	d007      	beq.n	8007dde <USBD_StdEPReq+0x30>
 8007dce:	2b40      	cmp	r3, #64	; 0x40
 8007dd0:	f200 8145 	bhi.w	800805e <USBD_StdEPReq+0x2b0>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d00c      	beq.n	8007df2 <USBD_StdEPReq+0x44>
 8007dd8:	2b20      	cmp	r3, #32
 8007dda:	f040 8140 	bne.w	800805e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	4798      	blx	r3
 8007dec:	4603      	mov	r3, r0
 8007dee:	73fb      	strb	r3, [r7, #15]
      break;
 8007df0:	e13a      	b.n	8008068 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	785b      	ldrb	r3, [r3, #1]
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d007      	beq.n	8007e0a <USBD_StdEPReq+0x5c>
 8007dfa:	2b03      	cmp	r3, #3
 8007dfc:	f300 8129 	bgt.w	8008052 <USBD_StdEPReq+0x2a4>
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d07f      	beq.n	8007f04 <USBD_StdEPReq+0x156>
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d03c      	beq.n	8007e82 <USBD_StdEPReq+0xd4>
 8007e08:	e123      	b.n	8008052 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	2b02      	cmp	r3, #2
 8007e14:	d002      	beq.n	8007e1c <USBD_StdEPReq+0x6e>
 8007e16:	2b03      	cmp	r3, #3
 8007e18:	d016      	beq.n	8007e48 <USBD_StdEPReq+0x9a>
 8007e1a:	e02c      	b.n	8007e76 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e1c:	7bbb      	ldrb	r3, [r7, #14]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d00d      	beq.n	8007e3e <USBD_StdEPReq+0x90>
 8007e22:	7bbb      	ldrb	r3, [r7, #14]
 8007e24:	2b80      	cmp	r3, #128	; 0x80
 8007e26:	d00a      	beq.n	8007e3e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e28:	7bbb      	ldrb	r3, [r7, #14]
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f001 fc49 	bl	80096c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007e32:	2180      	movs	r1, #128	; 0x80
 8007e34:	6878      	ldr	r0, [r7, #4]
 8007e36:	f001 fc45 	bl	80096c4 <USBD_LL_StallEP>
 8007e3a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007e3c:	e020      	b.n	8007e80 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8007e3e:	6839      	ldr	r1, [r7, #0]
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 fc45 	bl	80086d0 <USBD_CtlError>
              break;
 8007e46:	e01b      	b.n	8007e80 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	885b      	ldrh	r3, [r3, #2]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10e      	bne.n	8007e6e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007e50:	7bbb      	ldrb	r3, [r7, #14]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00b      	beq.n	8007e6e <USBD_StdEPReq+0xc0>
 8007e56:	7bbb      	ldrb	r3, [r7, #14]
 8007e58:	2b80      	cmp	r3, #128	; 0x80
 8007e5a:	d008      	beq.n	8007e6e <USBD_StdEPReq+0xc0>
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	88db      	ldrh	r3, [r3, #6]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d104      	bne.n	8007e6e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007e64:	7bbb      	ldrb	r3, [r7, #14]
 8007e66:	4619      	mov	r1, r3
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f001 fc2b 	bl	80096c4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 fcdc 	bl	800882c <USBD_CtlSendStatus>

              break;
 8007e74:	e004      	b.n	8007e80 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 fc29 	bl	80086d0 <USBD_CtlError>
              break;
 8007e7e:	bf00      	nop
          }
          break;
 8007e80:	e0ec      	b.n	800805c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d002      	beq.n	8007e94 <USBD_StdEPReq+0xe6>
 8007e8e:	2b03      	cmp	r3, #3
 8007e90:	d016      	beq.n	8007ec0 <USBD_StdEPReq+0x112>
 8007e92:	e030      	b.n	8007ef6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e94:	7bbb      	ldrb	r3, [r7, #14]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00d      	beq.n	8007eb6 <USBD_StdEPReq+0x108>
 8007e9a:	7bbb      	ldrb	r3, [r7, #14]
 8007e9c:	2b80      	cmp	r3, #128	; 0x80
 8007e9e:	d00a      	beq.n	8007eb6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ea0:	7bbb      	ldrb	r3, [r7, #14]
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f001 fc0d 	bl	80096c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eaa:	2180      	movs	r1, #128	; 0x80
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f001 fc09 	bl	80096c4 <USBD_LL_StallEP>
 8007eb2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007eb4:	e025      	b.n	8007f02 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8007eb6:	6839      	ldr	r1, [r7, #0]
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 fc09 	bl	80086d0 <USBD_CtlError>
              break;
 8007ebe:	e020      	b.n	8007f02 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	885b      	ldrh	r3, [r3, #2]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d11b      	bne.n	8007f00 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007ec8:	7bbb      	ldrb	r3, [r7, #14]
 8007eca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d004      	beq.n	8007edc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007ed2:	7bbb      	ldrb	r3, [r7, #14]
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	f001 fc13 	bl	8009702 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 fca5 	bl	800882c <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	6839      	ldr	r1, [r7, #0]
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	4798      	blx	r3
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8007ef4:	e004      	b.n	8007f00 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8007ef6:	6839      	ldr	r1, [r7, #0]
 8007ef8:	6878      	ldr	r0, [r7, #4]
 8007efa:	f000 fbe9 	bl	80086d0 <USBD_CtlError>
              break;
 8007efe:	e000      	b.n	8007f02 <USBD_StdEPReq+0x154>
              break;
 8007f00:	bf00      	nop
          }
          break;
 8007f02:	e0ab      	b.n	800805c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	2b02      	cmp	r3, #2
 8007f0e:	d002      	beq.n	8007f16 <USBD_StdEPReq+0x168>
 8007f10:	2b03      	cmp	r3, #3
 8007f12:	d032      	beq.n	8007f7a <USBD_StdEPReq+0x1cc>
 8007f14:	e097      	b.n	8008046 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f16:	7bbb      	ldrb	r3, [r7, #14]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d007      	beq.n	8007f2c <USBD_StdEPReq+0x17e>
 8007f1c:	7bbb      	ldrb	r3, [r7, #14]
 8007f1e:	2b80      	cmp	r3, #128	; 0x80
 8007f20:	d004      	beq.n	8007f2c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8007f22:	6839      	ldr	r1, [r7, #0]
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 fbd3 	bl	80086d0 <USBD_CtlError>
                break;
 8007f2a:	e091      	b.n	8008050 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	da0b      	bge.n	8007f4c <USBD_StdEPReq+0x19e>
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
 8007f36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	3310      	adds	r3, #16
 8007f44:	687a      	ldr	r2, [r7, #4]
 8007f46:	4413      	add	r3, r2
 8007f48:	3304      	adds	r3, #4
 8007f4a:	e00b      	b.n	8007f64 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f4c:	7bbb      	ldrb	r3, [r7, #14]
 8007f4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f52:	4613      	mov	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4413      	add	r3, r2
 8007f58:	009b      	lsls	r3, r3, #2
 8007f5a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	4413      	add	r3, r2
 8007f62:	3304      	adds	r3, #4
 8007f64:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	2202      	movs	r2, #2
 8007f70:	4619      	mov	r1, r3
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 fc1d 	bl	80087b2 <USBD_CtlSendData>
              break;
 8007f78:	e06a      	b.n	8008050 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007f7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	da11      	bge.n	8007fa6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007f82:	7bbb      	ldrb	r3, [r7, #14]
 8007f84:	f003 020f 	and.w	r2, r3, #15
 8007f88:	6879      	ldr	r1, [r7, #4]
 8007f8a:	4613      	mov	r3, r2
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	4413      	add	r3, r2
 8007f90:	009b      	lsls	r3, r3, #2
 8007f92:	440b      	add	r3, r1
 8007f94:	3324      	adds	r3, #36	; 0x24
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d117      	bne.n	8007fcc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007f9c:	6839      	ldr	r1, [r7, #0]
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 fb96 	bl	80086d0 <USBD_CtlError>
                  break;
 8007fa4:	e054      	b.n	8008050 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007fa6:	7bbb      	ldrb	r3, [r7, #14]
 8007fa8:	f003 020f 	and.w	r2, r3, #15
 8007fac:	6879      	ldr	r1, [r7, #4]
 8007fae:	4613      	mov	r3, r2
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	440b      	add	r3, r1
 8007fb8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007fbc:	881b      	ldrh	r3, [r3, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d104      	bne.n	8007fcc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007fc2:	6839      	ldr	r1, [r7, #0]
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 fb83 	bl	80086d0 <USBD_CtlError>
                  break;
 8007fca:	e041      	b.n	8008050 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	da0b      	bge.n	8007fec <USBD_StdEPReq+0x23e>
 8007fd4:	7bbb      	ldrb	r3, [r7, #14]
 8007fd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	3310      	adds	r3, #16
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	3304      	adds	r3, #4
 8007fea:	e00b      	b.n	8008004 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007fec:	7bbb      	ldrb	r3, [r7, #14]
 8007fee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	4413      	add	r3, r2
 8008002:	3304      	adds	r3, #4
 8008004:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008006:	7bbb      	ldrb	r3, [r7, #14]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d002      	beq.n	8008012 <USBD_StdEPReq+0x264>
 800800c:	7bbb      	ldrb	r3, [r7, #14]
 800800e:	2b80      	cmp	r3, #128	; 0x80
 8008010:	d103      	bne.n	800801a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	2200      	movs	r2, #0
 8008016:	601a      	str	r2, [r3, #0]
 8008018:	e00e      	b.n	8008038 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800801a:	7bbb      	ldrb	r3, [r7, #14]
 800801c:	4619      	mov	r1, r3
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f001 fb8e 	bl	8009740 <USBD_LL_IsStallEP>
 8008024:	4603      	mov	r3, r0
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	2201      	movs	r2, #1
 800802e:	601a      	str	r2, [r3, #0]
 8008030:	e002      	b.n	8008038 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	2200      	movs	r2, #0
 8008036:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	2202      	movs	r2, #2
 800803c:	4619      	mov	r1, r3
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 fbb7 	bl	80087b2 <USBD_CtlSendData>
              break;
 8008044:	e004      	b.n	8008050 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8008046:	6839      	ldr	r1, [r7, #0]
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 fb41 	bl	80086d0 <USBD_CtlError>
              break;
 800804e:	bf00      	nop
          }
          break;
 8008050:	e004      	b.n	800805c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008052:	6839      	ldr	r1, [r7, #0]
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fb3b 	bl	80086d0 <USBD_CtlError>
          break;
 800805a:	bf00      	nop
      }
      break;
 800805c:	e004      	b.n	8008068 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f000 fb35 	bl	80086d0 <USBD_CtlError>
      break;
 8008066:	bf00      	nop
  }

  return ret;
 8008068:	7bfb      	ldrb	r3, [r7, #15]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
 800807c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800807e:	2300      	movs	r3, #0
 8008080:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008082:	2300      	movs	r3, #0
 8008084:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	885b      	ldrh	r3, [r3, #2]
 800808e:	0a1b      	lsrs	r3, r3, #8
 8008090:	b29b      	uxth	r3, r3
 8008092:	3b01      	subs	r3, #1
 8008094:	2b06      	cmp	r3, #6
 8008096:	f200 8128 	bhi.w	80082ea <USBD_GetDescriptor+0x276>
 800809a:	a201      	add	r2, pc, #4	; (adr r2, 80080a0 <USBD_GetDescriptor+0x2c>)
 800809c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080a0:	080080bd 	.word	0x080080bd
 80080a4:	080080d5 	.word	0x080080d5
 80080a8:	08008115 	.word	0x08008115
 80080ac:	080082eb 	.word	0x080082eb
 80080b0:	080082eb 	.word	0x080082eb
 80080b4:	0800828b 	.word	0x0800828b
 80080b8:	080082b7 	.word	0x080082b7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	7c12      	ldrb	r2, [r2, #16]
 80080c8:	f107 0108 	add.w	r1, r7, #8
 80080cc:	4610      	mov	r0, r2
 80080ce:	4798      	blx	r3
 80080d0:	60f8      	str	r0, [r7, #12]
      break;
 80080d2:	e112      	b.n	80082fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	7c1b      	ldrb	r3, [r3, #16]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10d      	bne.n	80080f8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e4:	f107 0208 	add.w	r2, r7, #8
 80080e8:	4610      	mov	r0, r2
 80080ea:	4798      	blx	r3
 80080ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3301      	adds	r3, #1
 80080f2:	2202      	movs	r2, #2
 80080f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80080f6:	e100      	b.n	80082fa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80080fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008100:	f107 0208 	add.w	r2, r7, #8
 8008104:	4610      	mov	r0, r2
 8008106:	4798      	blx	r3
 8008108:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	3301      	adds	r3, #1
 800810e:	2202      	movs	r2, #2
 8008110:	701a      	strb	r2, [r3, #0]
      break;
 8008112:	e0f2      	b.n	80082fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	885b      	ldrh	r3, [r3, #2]
 8008118:	b2db      	uxtb	r3, r3
 800811a:	2b05      	cmp	r3, #5
 800811c:	f200 80ac 	bhi.w	8008278 <USBD_GetDescriptor+0x204>
 8008120:	a201      	add	r2, pc, #4	; (adr r2, 8008128 <USBD_GetDescriptor+0xb4>)
 8008122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008126:	bf00      	nop
 8008128:	08008141 	.word	0x08008141
 800812c:	08008175 	.word	0x08008175
 8008130:	080081a9 	.word	0x080081a9
 8008134:	080081dd 	.word	0x080081dd
 8008138:	08008211 	.word	0x08008211
 800813c:	08008245 	.word	0x08008245
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d00b      	beq.n	8008164 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	7c12      	ldrb	r2, [r2, #16]
 8008158:	f107 0108 	add.w	r1, r7, #8
 800815c:	4610      	mov	r0, r2
 800815e:	4798      	blx	r3
 8008160:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008162:	e091      	b.n	8008288 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008164:	6839      	ldr	r1, [r7, #0]
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f000 fab2 	bl	80086d0 <USBD_CtlError>
            err++;
 800816c:	7afb      	ldrb	r3, [r7, #11]
 800816e:	3301      	adds	r3, #1
 8008170:	72fb      	strb	r3, [r7, #11]
          break;
 8008172:	e089      	b.n	8008288 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	7c12      	ldrb	r2, [r2, #16]
 800818c:	f107 0108 	add.w	r1, r7, #8
 8008190:	4610      	mov	r0, r2
 8008192:	4798      	blx	r3
 8008194:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008196:	e077      	b.n	8008288 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008198:	6839      	ldr	r1, [r7, #0]
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 fa98 	bl	80086d0 <USBD_CtlError>
            err++;
 80081a0:	7afb      	ldrb	r3, [r7, #11]
 80081a2:	3301      	adds	r3, #1
 80081a4:	72fb      	strb	r3, [r7, #11]
          break;
 80081a6:	e06f      	b.n	8008288 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d00b      	beq.n	80081cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ba:	68db      	ldr	r3, [r3, #12]
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	7c12      	ldrb	r2, [r2, #16]
 80081c0:	f107 0108 	add.w	r1, r7, #8
 80081c4:	4610      	mov	r0, r2
 80081c6:	4798      	blx	r3
 80081c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081ca:	e05d      	b.n	8008288 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081cc:	6839      	ldr	r1, [r7, #0]
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fa7e 	bl	80086d0 <USBD_CtlError>
            err++;
 80081d4:	7afb      	ldrb	r3, [r7, #11]
 80081d6:	3301      	adds	r3, #1
 80081d8:	72fb      	strb	r3, [r7, #11]
          break;
 80081da:	e055      	b.n	8008288 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081e2:	691b      	ldr	r3, [r3, #16]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d00b      	beq.n	8008200 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	7c12      	ldrb	r2, [r2, #16]
 80081f4:	f107 0108 	add.w	r1, r7, #8
 80081f8:	4610      	mov	r0, r2
 80081fa:	4798      	blx	r3
 80081fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081fe:	e043      	b.n	8008288 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008200:	6839      	ldr	r1, [r7, #0]
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fa64 	bl	80086d0 <USBD_CtlError>
            err++;
 8008208:	7afb      	ldrb	r3, [r7, #11]
 800820a:	3301      	adds	r3, #1
 800820c:	72fb      	strb	r3, [r7, #11]
          break;
 800820e:	e03b      	b.n	8008288 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00b      	beq.n	8008234 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008222:	695b      	ldr	r3, [r3, #20]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	7c12      	ldrb	r2, [r2, #16]
 8008228:	f107 0108 	add.w	r1, r7, #8
 800822c:	4610      	mov	r0, r2
 800822e:	4798      	blx	r3
 8008230:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008232:	e029      	b.n	8008288 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008234:	6839      	ldr	r1, [r7, #0]
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fa4a 	bl	80086d0 <USBD_CtlError>
            err++;
 800823c:	7afb      	ldrb	r3, [r7, #11]
 800823e:	3301      	adds	r3, #1
 8008240:	72fb      	strb	r3, [r7, #11]
          break;
 8008242:	e021      	b.n	8008288 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800824a:	699b      	ldr	r3, [r3, #24]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00b      	beq.n	8008268 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008256:	699b      	ldr	r3, [r3, #24]
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	7c12      	ldrb	r2, [r2, #16]
 800825c:	f107 0108 	add.w	r1, r7, #8
 8008260:	4610      	mov	r0, r2
 8008262:	4798      	blx	r3
 8008264:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008266:	e00f      	b.n	8008288 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008268:	6839      	ldr	r1, [r7, #0]
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 fa30 	bl	80086d0 <USBD_CtlError>
            err++;
 8008270:	7afb      	ldrb	r3, [r7, #11]
 8008272:	3301      	adds	r3, #1
 8008274:	72fb      	strb	r3, [r7, #11]
          break;
 8008276:	e007      	b.n	8008288 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008278:	6839      	ldr	r1, [r7, #0]
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 fa28 	bl	80086d0 <USBD_CtlError>
          err++;
 8008280:	7afb      	ldrb	r3, [r7, #11]
 8008282:	3301      	adds	r3, #1
 8008284:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8008286:	bf00      	nop
      }
      break;
 8008288:	e037      	b.n	80082fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	7c1b      	ldrb	r3, [r3, #16]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d109      	bne.n	80082a6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800829a:	f107 0208 	add.w	r2, r7, #8
 800829e:	4610      	mov	r0, r2
 80082a0:	4798      	blx	r3
 80082a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80082a4:	e029      	b.n	80082fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80082a6:	6839      	ldr	r1, [r7, #0]
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fa11 	bl	80086d0 <USBD_CtlError>
        err++;
 80082ae:	7afb      	ldrb	r3, [r7, #11]
 80082b0:	3301      	adds	r3, #1
 80082b2:	72fb      	strb	r3, [r7, #11]
      break;
 80082b4:	e021      	b.n	80082fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	7c1b      	ldrb	r3, [r3, #16]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d10d      	bne.n	80082da <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082c6:	f107 0208 	add.w	r2, r7, #8
 80082ca:	4610      	mov	r0, r2
 80082cc:	4798      	blx	r3
 80082ce:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	3301      	adds	r3, #1
 80082d4:	2207      	movs	r2, #7
 80082d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80082d8:	e00f      	b.n	80082fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80082da:	6839      	ldr	r1, [r7, #0]
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 f9f7 	bl	80086d0 <USBD_CtlError>
        err++;
 80082e2:	7afb      	ldrb	r3, [r7, #11]
 80082e4:	3301      	adds	r3, #1
 80082e6:	72fb      	strb	r3, [r7, #11]
      break;
 80082e8:	e007      	b.n	80082fa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80082ea:	6839      	ldr	r1, [r7, #0]
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 f9ef 	bl	80086d0 <USBD_CtlError>
      err++;
 80082f2:	7afb      	ldrb	r3, [r7, #11]
 80082f4:	3301      	adds	r3, #1
 80082f6:	72fb      	strb	r3, [r7, #11]
      break;
 80082f8:	bf00      	nop
  }

  if (err != 0U)
 80082fa:	7afb      	ldrb	r3, [r7, #11]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d11e      	bne.n	800833e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	88db      	ldrh	r3, [r3, #6]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d016      	beq.n	8008336 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008308:	893b      	ldrh	r3, [r7, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00e      	beq.n	800832c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	88da      	ldrh	r2, [r3, #6]
 8008312:	893b      	ldrh	r3, [r7, #8]
 8008314:	4293      	cmp	r3, r2
 8008316:	bf28      	it	cs
 8008318:	4613      	movcs	r3, r2
 800831a:	b29b      	uxth	r3, r3
 800831c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800831e:	893b      	ldrh	r3, [r7, #8]
 8008320:	461a      	mov	r2, r3
 8008322:	68f9      	ldr	r1, [r7, #12]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 fa44 	bl	80087b2 <USBD_CtlSendData>
 800832a:	e009      	b.n	8008340 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800832c:	6839      	ldr	r1, [r7, #0]
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 f9ce 	bl	80086d0 <USBD_CtlError>
 8008334:	e004      	b.n	8008340 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 fa78 	bl	800882c <USBD_CtlSendStatus>
 800833c:	e000      	b.n	8008340 <USBD_GetDescriptor+0x2cc>
    return;
 800833e:	bf00      	nop
  }
}
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}
 8008346:	bf00      	nop

08008348 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	889b      	ldrh	r3, [r3, #4]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d131      	bne.n	80083be <USBD_SetAddress+0x76>
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	88db      	ldrh	r3, [r3, #6]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d12d      	bne.n	80083be <USBD_SetAddress+0x76>
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	885b      	ldrh	r3, [r3, #2]
 8008366:	2b7f      	cmp	r3, #127	; 0x7f
 8008368:	d829      	bhi.n	80083be <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	885b      	ldrh	r3, [r3, #2]
 800836e:	b2db      	uxtb	r3, r3
 8008370:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008374:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800837c:	b2db      	uxtb	r3, r3
 800837e:	2b03      	cmp	r3, #3
 8008380:	d104      	bne.n	800838c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008382:	6839      	ldr	r1, [r7, #0]
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 f9a3 	bl	80086d0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800838a:	e01d      	b.n	80083c8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	7bfa      	ldrb	r2, [r7, #15]
 8008390:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008394:	7bfb      	ldrb	r3, [r7, #15]
 8008396:	4619      	mov	r1, r3
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f001 f9fd 	bl	8009798 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fa44 	bl	800882c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80083a4:	7bfb      	ldrb	r3, [r7, #15]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d004      	beq.n	80083b4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2202      	movs	r2, #2
 80083ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083b2:	e009      	b.n	80083c8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083bc:	e004      	b.n	80083c8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80083be:	6839      	ldr	r1, [r7, #0]
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 f985 	bl	80086d0 <USBD_CtlError>
  }
}
 80083c6:	bf00      	nop
 80083c8:	bf00      	nop
 80083ca:	3710      	adds	r7, #16
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80083da:	2300      	movs	r3, #0
 80083dc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	885b      	ldrh	r3, [r3, #2]
 80083e2:	b2da      	uxtb	r2, r3
 80083e4:	4b4c      	ldr	r3, [pc, #304]	; (8008518 <USBD_SetConfig+0x148>)
 80083e6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80083e8:	4b4b      	ldr	r3, [pc, #300]	; (8008518 <USBD_SetConfig+0x148>)
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d905      	bls.n	80083fc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80083f0:	6839      	ldr	r1, [r7, #0]
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f96c 	bl	80086d0 <USBD_CtlError>
    return USBD_FAIL;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e088      	b.n	800850e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008402:	b2db      	uxtb	r3, r3
 8008404:	2b02      	cmp	r3, #2
 8008406:	d002      	beq.n	800840e <USBD_SetConfig+0x3e>
 8008408:	2b03      	cmp	r3, #3
 800840a:	d025      	beq.n	8008458 <USBD_SetConfig+0x88>
 800840c:	e071      	b.n	80084f2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800840e:	4b42      	ldr	r3, [pc, #264]	; (8008518 <USBD_SetConfig+0x148>)
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d01c      	beq.n	8008450 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8008416:	4b40      	ldr	r3, [pc, #256]	; (8008518 <USBD_SetConfig+0x148>)
 8008418:	781b      	ldrb	r3, [r3, #0]
 800841a:	461a      	mov	r2, r3
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008420:	4b3d      	ldr	r3, [pc, #244]	; (8008518 <USBD_SetConfig+0x148>)
 8008422:	781b      	ldrb	r3, [r3, #0]
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7ff f949 	bl	80076be <USBD_SetClassConfig>
 800842c:	4603      	mov	r3, r0
 800842e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008430:	7bfb      	ldrb	r3, [r7, #15]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d004      	beq.n	8008440 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8008436:	6839      	ldr	r1, [r7, #0]
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f949 	bl	80086d0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800843e:	e065      	b.n	800850c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 f9f3 	bl	800882c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2203      	movs	r2, #3
 800844a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800844e:	e05d      	b.n	800850c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f000 f9eb 	bl	800882c <USBD_CtlSendStatus>
      break;
 8008456:	e059      	b.n	800850c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008458:	4b2f      	ldr	r3, [pc, #188]	; (8008518 <USBD_SetConfig+0x148>)
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d112      	bne.n	8008486 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2202      	movs	r2, #2
 8008464:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8008468:	4b2b      	ldr	r3, [pc, #172]	; (8008518 <USBD_SetConfig+0x148>)
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	461a      	mov	r2, r3
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008472:	4b29      	ldr	r3, [pc, #164]	; (8008518 <USBD_SetConfig+0x148>)
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7ff f93c 	bl	80076f6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f000 f9d4 	bl	800882c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008484:	e042      	b.n	800850c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8008486:	4b24      	ldr	r3, [pc, #144]	; (8008518 <USBD_SetConfig+0x148>)
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	461a      	mov	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	429a      	cmp	r2, r3
 8008492:	d02a      	beq.n	80084ea <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	b2db      	uxtb	r3, r3
 800849a:	4619      	mov	r1, r3
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f7ff f92a 	bl	80076f6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80084a2:	4b1d      	ldr	r3, [pc, #116]	; (8008518 <USBD_SetConfig+0x148>)
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	461a      	mov	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80084ac:	4b1a      	ldr	r3, [pc, #104]	; (8008518 <USBD_SetConfig+0x148>)
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff f903 	bl	80076be <USBD_SetClassConfig>
 80084b8:	4603      	mov	r3, r0
 80084ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d00f      	beq.n	80084e2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80084c2:	6839      	ldr	r1, [r7, #0]
 80084c4:	6878      	ldr	r0, [r7, #4]
 80084c6:	f000 f903 	bl	80086d0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	4619      	mov	r1, r3
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f7ff f90f 	bl	80076f6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2202      	movs	r2, #2
 80084dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80084e0:	e014      	b.n	800850c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f000 f9a2 	bl	800882c <USBD_CtlSendStatus>
      break;
 80084e8:	e010      	b.n	800850c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 f99e 	bl	800882c <USBD_CtlSendStatus>
      break;
 80084f0:	e00c      	b.n	800850c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f8eb 	bl	80086d0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80084fa:	4b07      	ldr	r3, [pc, #28]	; (8008518 <USBD_SetConfig+0x148>)
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	4619      	mov	r1, r3
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f7ff f8f8 	bl	80076f6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008506:	2303      	movs	r3, #3
 8008508:	73fb      	strb	r3, [r7, #15]
      break;
 800850a:	bf00      	nop
  }

  return ret;
 800850c:	7bfb      	ldrb	r3, [r7, #15]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	20000338 	.word	0x20000338

0800851c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b082      	sub	sp, #8
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	88db      	ldrh	r3, [r3, #6]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d004      	beq.n	8008538 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800852e:	6839      	ldr	r1, [r7, #0]
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 f8cd 	bl	80086d0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008536:	e023      	b.n	8008580 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800853e:	b2db      	uxtb	r3, r3
 8008540:	2b02      	cmp	r3, #2
 8008542:	dc02      	bgt.n	800854a <USBD_GetConfig+0x2e>
 8008544:	2b00      	cmp	r3, #0
 8008546:	dc03      	bgt.n	8008550 <USBD_GetConfig+0x34>
 8008548:	e015      	b.n	8008576 <USBD_GetConfig+0x5a>
 800854a:	2b03      	cmp	r3, #3
 800854c:	d00b      	beq.n	8008566 <USBD_GetConfig+0x4a>
 800854e:	e012      	b.n	8008576 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	3308      	adds	r3, #8
 800855a:	2201      	movs	r2, #1
 800855c:	4619      	mov	r1, r3
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 f927 	bl	80087b2 <USBD_CtlSendData>
        break;
 8008564:	e00c      	b.n	8008580 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	3304      	adds	r3, #4
 800856a:	2201      	movs	r2, #1
 800856c:	4619      	mov	r1, r3
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 f91f 	bl	80087b2 <USBD_CtlSendData>
        break;
 8008574:	e004      	b.n	8008580 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008576:	6839      	ldr	r1, [r7, #0]
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f8a9 	bl	80086d0 <USBD_CtlError>
        break;
 800857e:	bf00      	nop
}
 8008580:	bf00      	nop
 8008582:	3708      	adds	r7, #8
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b082      	sub	sp, #8
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008598:	b2db      	uxtb	r3, r3
 800859a:	3b01      	subs	r3, #1
 800859c:	2b02      	cmp	r3, #2
 800859e:	d81e      	bhi.n	80085de <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	88db      	ldrh	r3, [r3, #6]
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d004      	beq.n	80085b2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80085a8:	6839      	ldr	r1, [r7, #0]
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 f890 	bl	80086d0 <USBD_CtlError>
        break;
 80085b0:	e01a      	b.n	80085e8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2201      	movs	r2, #1
 80085b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d005      	beq.n	80085ce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	f043 0202 	orr.w	r2, r3, #2
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	330c      	adds	r3, #12
 80085d2:	2202      	movs	r2, #2
 80085d4:	4619      	mov	r1, r3
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 f8eb 	bl	80087b2 <USBD_CtlSendData>
      break;
 80085dc:	e004      	b.n	80085e8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80085de:	6839      	ldr	r1, [r7, #0]
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 f875 	bl	80086d0 <USBD_CtlError>
      break;
 80085e6:	bf00      	nop
  }
}
 80085e8:	bf00      	nop
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
 80085f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	885b      	ldrh	r3, [r3, #2]
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d106      	bne.n	8008610 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 f90e 	bl	800882c <USBD_CtlSendStatus>
  }
}
 8008610:	bf00      	nop
 8008612:	3708      	adds	r7, #8
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b082      	sub	sp, #8
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
 8008620:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008628:	b2db      	uxtb	r3, r3
 800862a:	3b01      	subs	r3, #1
 800862c:	2b02      	cmp	r3, #2
 800862e:	d80b      	bhi.n	8008648 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	885b      	ldrh	r3, [r3, #2]
 8008634:	2b01      	cmp	r3, #1
 8008636:	d10c      	bne.n	8008652 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2200      	movs	r2, #0
 800863c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 f8f3 	bl	800882c <USBD_CtlSendStatus>
      }
      break;
 8008646:	e004      	b.n	8008652 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008648:	6839      	ldr	r1, [r7, #0]
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 f840 	bl	80086d0 <USBD_CtlError>
      break;
 8008650:	e000      	b.n	8008654 <USBD_ClrFeature+0x3c>
      break;
 8008652:	bf00      	nop
  }
}
 8008654:	bf00      	nop
 8008656:	3708      	adds	r7, #8
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	781a      	ldrb	r2, [r3, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	3301      	adds	r3, #1
 8008676:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	781a      	ldrb	r2, [r3, #0]
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	3301      	adds	r3, #1
 8008684:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	f7ff fabc 	bl	8007c04 <SWAPBYTE>
 800868c:	4603      	mov	r3, r0
 800868e:	461a      	mov	r2, r3
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	3301      	adds	r3, #1
 8008698:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	3301      	adds	r3, #1
 800869e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80086a0:	68f8      	ldr	r0, [r7, #12]
 80086a2:	f7ff faaf 	bl	8007c04 <SWAPBYTE>
 80086a6:	4603      	mov	r3, r0
 80086a8:	461a      	mov	r2, r3
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	3301      	adds	r3, #1
 80086b2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	3301      	adds	r3, #1
 80086b8:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80086ba:	68f8      	ldr	r0, [r7, #12]
 80086bc:	f7ff faa2 	bl	8007c04 <SWAPBYTE>
 80086c0:	4603      	mov	r3, r0
 80086c2:	461a      	mov	r2, r3
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	80da      	strh	r2, [r3, #6]
}
 80086c8:	bf00      	nop
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80086da:	2180      	movs	r1, #128	; 0x80
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 fff1 	bl	80096c4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80086e2:	2100      	movs	r1, #0
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 ffed 	bl	80096c4 <USBD_LL_StallEP>
}
 80086ea:	bf00      	nop
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b086      	sub	sp, #24
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	60f8      	str	r0, [r7, #12]
 80086fa:	60b9      	str	r1, [r7, #8]
 80086fc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80086fe:	2300      	movs	r3, #0
 8008700:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d036      	beq.n	8008776 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800870c:	6938      	ldr	r0, [r7, #16]
 800870e:	f000 f836 	bl	800877e <USBD_GetLen>
 8008712:	4603      	mov	r3, r0
 8008714:	3301      	adds	r3, #1
 8008716:	b29b      	uxth	r3, r3
 8008718:	005b      	lsls	r3, r3, #1
 800871a:	b29a      	uxth	r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008720:	7dfb      	ldrb	r3, [r7, #23]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	4413      	add	r3, r2
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	7812      	ldrb	r2, [r2, #0]
 800872a:	701a      	strb	r2, [r3, #0]
  idx++;
 800872c:	7dfb      	ldrb	r3, [r7, #23]
 800872e:	3301      	adds	r3, #1
 8008730:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008732:	7dfb      	ldrb	r3, [r7, #23]
 8008734:	68ba      	ldr	r2, [r7, #8]
 8008736:	4413      	add	r3, r2
 8008738:	2203      	movs	r2, #3
 800873a:	701a      	strb	r2, [r3, #0]
  idx++;
 800873c:	7dfb      	ldrb	r3, [r7, #23]
 800873e:	3301      	adds	r3, #1
 8008740:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008742:	e013      	b.n	800876c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008744:	7dfb      	ldrb	r3, [r7, #23]
 8008746:	68ba      	ldr	r2, [r7, #8]
 8008748:	4413      	add	r3, r2
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	7812      	ldrb	r2, [r2, #0]
 800874e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	3301      	adds	r3, #1
 8008754:	613b      	str	r3, [r7, #16]
    idx++;
 8008756:	7dfb      	ldrb	r3, [r7, #23]
 8008758:	3301      	adds	r3, #1
 800875a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800875c:	7dfb      	ldrb	r3, [r7, #23]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	4413      	add	r3, r2
 8008762:	2200      	movs	r2, #0
 8008764:	701a      	strb	r2, [r3, #0]
    idx++;
 8008766:	7dfb      	ldrb	r3, [r7, #23]
 8008768:	3301      	adds	r3, #1
 800876a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1e7      	bne.n	8008744 <USBD_GetString+0x52>
 8008774:	e000      	b.n	8008778 <USBD_GetString+0x86>
    return;
 8008776:	bf00      	nop
  }
}
 8008778:	3718      	adds	r7, #24
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800877e:	b480      	push	{r7}
 8008780:	b085      	sub	sp, #20
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008786:	2300      	movs	r3, #0
 8008788:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800878e:	e005      	b.n	800879c <USBD_GetLen+0x1e>
  {
    len++;
 8008790:	7bfb      	ldrb	r3, [r7, #15]
 8008792:	3301      	adds	r3, #1
 8008794:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	3301      	adds	r3, #1
 800879a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1f5      	bne.n	8008790 <USBD_GetLen+0x12>
  }

  return len;
 80087a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a6:	4618      	mov	r0, r3
 80087a8:	3714      	adds	r7, #20
 80087aa:	46bd      	mov	sp, r7
 80087ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b0:	4770      	bx	lr

080087b2 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	60f8      	str	r0, [r7, #12]
 80087ba:	60b9      	str	r1, [r7, #8]
 80087bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2202      	movs	r2, #2
 80087c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	68ba      	ldr	r2, [r7, #8]
 80087d6:	2100      	movs	r1, #0
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f000 fffc 	bl	80097d6 <USBD_LL_Transmit>

  return USBD_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3710      	adds	r7, #16
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	2100      	movs	r1, #0
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f000 ffeb 	bl	80097d6 <USBD_LL_Transmit>

  return USBD_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b084      	sub	sp, #16
 800880e:	af00      	add	r7, sp, #0
 8008810:	60f8      	str	r0, [r7, #12]
 8008812:	60b9      	str	r1, [r7, #8]
 8008814:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68ba      	ldr	r2, [r7, #8]
 800881a:	2100      	movs	r1, #0
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 fffb 	bl	8009818 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3710      	adds	r7, #16
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b082      	sub	sp, #8
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2204      	movs	r2, #4
 8008838:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800883c:	2300      	movs	r3, #0
 800883e:	2200      	movs	r2, #0
 8008840:	2100      	movs	r1, #0
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 ffc7 	bl	80097d6 <USBD_LL_Transmit>

  return USBD_OK;
 8008848:	2300      	movs	r3, #0
}
 800884a:	4618      	mov	r0, r3
 800884c:	3708      	adds	r7, #8
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008852:	b580      	push	{r7, lr}
 8008854:	b082      	sub	sp, #8
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2205      	movs	r2, #5
 800885e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008862:	2300      	movs	r3, #0
 8008864:	2200      	movs	r2, #0
 8008866:	2100      	movs	r1, #0
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 ffd5 	bl	8009818 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	4618      	mov	r0, r3
 8008872:	3708      	adds	r7, #8
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b086      	sub	sp, #24
 800887c:	af04      	add	r7, sp, #16
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	460b      	mov	r3, r1
 8008882:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8008884:	230a      	movs	r3, #10
 8008886:	9302      	str	r3, [sp, #8]
 8008888:	2301      	movs	r3, #1
 800888a:	9301      	str	r3, [sp, #4]
 800888c:	1cfb      	adds	r3, r7, #3
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	2301      	movs	r3, #1
 8008892:	2200      	movs	r2, #0
 8008894:	2178      	movs	r1, #120	; 0x78
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f7fa ff46 	bl	8003728 <HAL_I2C_Mem_Write>
 800889c:	4603      	mov	r3, r0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
	...

080088a8 <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 80088b0:	2064      	movs	r0, #100	; 0x64
 80088b2:	f7f9 f961 	bl	8001b78 <HAL_Delay>
    int status = 0;
 80088b6:	2300      	movs	r3, #0
 80088b8:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 80088ba:	21ae      	movs	r1, #174	; 0xae
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f7ff ffdb 	bl	8008878 <ssd1306_WriteCommand>
 80088c2:	4603      	mov	r3, r0
 80088c4:	461a      	mov	r2, r3
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	4413      	add	r3, r2
 80088ca:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 80088cc:	2120      	movs	r1, #32
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f7ff ffd2 	bl	8008878 <ssd1306_WriteCommand>
 80088d4:	4603      	mov	r3, r0
 80088d6:	461a      	mov	r2, r3
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	4413      	add	r3, r2
 80088dc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80088de:	2110      	movs	r1, #16
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff ffc9 	bl	8008878 <ssd1306_WriteCommand>
 80088e6:	4603      	mov	r3, r0
 80088e8:	461a      	mov	r2, r3
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	4413      	add	r3, r2
 80088ee:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 80088f0:	21b0      	movs	r1, #176	; 0xb0
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7ff ffc0 	bl	8008878 <ssd1306_WriteCommand>
 80088f8:	4603      	mov	r3, r0
 80088fa:	461a      	mov	r2, r3
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	4413      	add	r3, r2
 8008900:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8008902:	21c8      	movs	r1, #200	; 0xc8
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f7ff ffb7 	bl	8008878 <ssd1306_WriteCommand>
 800890a:	4603      	mov	r3, r0
 800890c:	461a      	mov	r2, r3
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	4413      	add	r3, r2
 8008912:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8008914:	2100      	movs	r1, #0
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f7ff ffae 	bl	8008878 <ssd1306_WriteCommand>
 800891c:	4603      	mov	r3, r0
 800891e:	461a      	mov	r2, r3
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	4413      	add	r3, r2
 8008924:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8008926:	2110      	movs	r1, #16
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f7ff ffa5 	bl	8008878 <ssd1306_WriteCommand>
 800892e:	4603      	mov	r3, r0
 8008930:	461a      	mov	r2, r3
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	4413      	add	r3, r2
 8008936:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8008938:	2140      	movs	r1, #64	; 0x40
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7ff ff9c 	bl	8008878 <ssd1306_WriteCommand>
 8008940:	4603      	mov	r3, r0
 8008942:	461a      	mov	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	4413      	add	r3, r2
 8008948:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 800894a:	2181      	movs	r1, #129	; 0x81
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f7ff ff93 	bl	8008878 <ssd1306_WriteCommand>
 8008952:	4603      	mov	r3, r0
 8008954:	461a      	mov	r2, r3
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	4413      	add	r3, r2
 800895a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);
 800895c:	2140      	movs	r1, #64	; 0x40
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f7ff ff8a 	bl	8008878 <ssd1306_WriteCommand>
 8008964:	4603      	mov	r3, r0
 8008966:	461a      	mov	r2, r3
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	4413      	add	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 800896e:	21a1      	movs	r1, #161	; 0xa1
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f7ff ff81 	bl	8008878 <ssd1306_WriteCommand>
 8008976:	4603      	mov	r3, r0
 8008978:	461a      	mov	r2, r3
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	4413      	add	r3, r2
 800897e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8008980:	21a6      	movs	r1, #166	; 0xa6
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f7ff ff78 	bl	8008878 <ssd1306_WriteCommand>
 8008988:	4603      	mov	r3, r0
 800898a:	461a      	mov	r2, r3
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	4413      	add	r3, r2
 8008990:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 8008992:	21a8      	movs	r1, #168	; 0xa8
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f7ff ff6f 	bl	8008878 <ssd1306_WriteCommand>
 800899a:	4603      	mov	r3, r0
 800899c:	461a      	mov	r2, r3
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	4413      	add	r3, r2
 80089a2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 80089a4:	213f      	movs	r1, #63	; 0x3f
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7ff ff66 	bl	8008878 <ssd1306_WriteCommand>
 80089ac:	4603      	mov	r3, r0
 80089ae:	461a      	mov	r2, r3
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	4413      	add	r3, r2
 80089b4:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80089b6:	21a4      	movs	r1, #164	; 0xa4
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f7ff ff5d 	bl	8008878 <ssd1306_WriteCommand>
 80089be:	4603      	mov	r3, r0
 80089c0:	461a      	mov	r2, r3
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	4413      	add	r3, r2
 80089c6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 80089c8:	21d3      	movs	r1, #211	; 0xd3
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f7ff ff54 	bl	8008878 <ssd1306_WriteCommand>
 80089d0:	4603      	mov	r3, r0
 80089d2:	461a      	mov	r2, r3
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4413      	add	r3, r2
 80089d8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 80089da:	2100      	movs	r1, #0
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f7ff ff4b 	bl	8008878 <ssd1306_WriteCommand>
 80089e2:	4603      	mov	r3, r0
 80089e4:	461a      	mov	r2, r3
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	4413      	add	r3, r2
 80089ea:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 80089ec:	21d5      	movs	r1, #213	; 0xd5
 80089ee:	6878      	ldr	r0, [r7, #4]
 80089f0:	f7ff ff42 	bl	8008878 <ssd1306_WriteCommand>
 80089f4:	4603      	mov	r3, r0
 80089f6:	461a      	mov	r2, r3
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	4413      	add	r3, r2
 80089fc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 80089fe:	21f0      	movs	r1, #240	; 0xf0
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f7ff ff39 	bl	8008878 <ssd1306_WriteCommand>
 8008a06:	4603      	mov	r3, r0
 8008a08:	461a      	mov	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	4413      	add	r3, r2
 8008a0e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8008a10:	21d9      	movs	r1, #217	; 0xd9
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f7ff ff30 	bl	8008878 <ssd1306_WriteCommand>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	4413      	add	r3, r2
 8008a20:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8008a22:	2122      	movs	r1, #34	; 0x22
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7ff ff27 	bl	8008878 <ssd1306_WriteCommand>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	461a      	mov	r2, r3
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	4413      	add	r3, r2
 8008a32:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8008a34:	21da      	movs	r1, #218	; 0xda
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f7ff ff1e 	bl	8008878 <ssd1306_WriteCommand>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	461a      	mov	r2, r3
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	4413      	add	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]
#ifdef SSD1306_COM_LR_REMAP
    status += ssd1306_WriteCommand(hi2c, 0x32);   // Enable COM left/right remap
#else
    status += ssd1306_WriteCommand(hi2c, 0x12);   // Do not use COM left/right remap
 8008a46:	2112      	movs	r1, #18
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f7ff ff15 	bl	8008878 <ssd1306_WriteCommand>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	461a      	mov	r2, r3
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	4413      	add	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
#endif // SSD1306_COM_LR_REMAP

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 8008a58:	21db      	movs	r1, #219	; 0xdb
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f7ff ff0c 	bl	8008878 <ssd1306_WriteCommand>
 8008a60:	4603      	mov	r3, r0
 8008a62:	461a      	mov	r2, r3
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4413      	add	r3, r2
 8008a68:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 8008a6a:	2120      	movs	r1, #32
 8008a6c:	6878      	ldr	r0, [r7, #4]
 8008a6e:	f7ff ff03 	bl	8008878 <ssd1306_WriteCommand>
 8008a72:	4603      	mov	r3, r0
 8008a74:	461a      	mov	r2, r3
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	4413      	add	r3, r2
 8008a7a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8008a7c:	218d      	movs	r1, #141	; 0x8d
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f7ff fefa 	bl	8008878 <ssd1306_WriteCommand>
 8008a84:	4603      	mov	r3, r0
 8008a86:	461a      	mov	r2, r3
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8008a8e:	2114      	movs	r1, #20
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f7ff fef1 	bl	8008878 <ssd1306_WriteCommand>
 8008a96:	4603      	mov	r3, r0
 8008a98:	461a      	mov	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8008aa0:	21af      	movs	r1, #175	; 0xaf
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f7ff fee8 	bl	8008878 <ssd1306_WriteCommand>
 8008aa8:	4603      	mov	r3, r0
 8008aaa:	461a      	mov	r2, r3
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	4413      	add	r3, r2
 8008ab0:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d001      	beq.n	8008abc <ssd1306_Init+0x214>
        return 1;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e00f      	b.n	8008adc <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8008abc:	2000      	movs	r0, #0
 8008abe:	f000 f813 	bl	8008ae8 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 f834 	bl	8008b30 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8008ac8:	4b06      	ldr	r3, [pc, #24]	; (8008ae4 <ssd1306_Init+0x23c>)
 8008aca:	2200      	movs	r2, #0
 8008acc:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8008ace:	4b05      	ldr	r3, [pc, #20]	; (8008ae4 <ssd1306_Init+0x23c>)
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8008ad4:	4b03      	ldr	r3, [pc, #12]	; (8008ae4 <ssd1306_Init+0x23c>)
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	715a      	strb	r2, [r3, #5]

    return 0;
 8008ada:	2300      	movs	r3, #0
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	2000073c 	.word	0x2000073c

08008ae8 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b085      	sub	sp, #20
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	4603      	mov	r3, r0
 8008af0:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8008af2:	2300      	movs	r3, #0
 8008af4:	60fb      	str	r3, [r7, #12]
 8008af6:	e00d      	b.n	8008b14 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8008af8:	79fb      	ldrb	r3, [r7, #7]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <ssd1306_Fill+0x1a>
 8008afe:	2100      	movs	r1, #0
 8008b00:	e000      	b.n	8008b04 <ssd1306_Fill+0x1c>
 8008b02:	21ff      	movs	r1, #255	; 0xff
 8008b04:	4a09      	ldr	r2, [pc, #36]	; (8008b2c <ssd1306_Fill+0x44>)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	4413      	add	r3, r2
 8008b0a:	460a      	mov	r2, r1
 8008b0c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	3301      	adds	r3, #1
 8008b12:	60fb      	str	r3, [r7, #12]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b1a:	d3ed      	bcc.n	8008af8 <ssd1306_Fill+0x10>
    }
}
 8008b1c:	bf00      	nop
 8008b1e:	bf00      	nop
 8008b20:	3714      	adds	r7, #20
 8008b22:	46bd      	mov	sp, r7
 8008b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b28:	4770      	bx	lr
 8008b2a:	bf00      	nop
 8008b2c:	2000033c 	.word	0x2000033c

08008b30 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b088      	sub	sp, #32
 8008b34:	af04      	add	r7, sp, #16
 8008b36:	6078      	str	r0, [r7, #4]
    for (uint8_t i = 0; i < 8; i++) {
 8008b38:	2300      	movs	r3, #0
 8008b3a:	73fb      	strb	r3, [r7, #15]
 8008b3c:	e020      	b.n	8008b80 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8008b3e:	7bfb      	ldrb	r3, [r7, #15]
 8008b40:	3b50      	subs	r3, #80	; 0x50
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7ff fe96 	bl	8008878 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8008b4c:	2100      	movs	r1, #0
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f7ff fe92 	bl	8008878 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8008b54:	2110      	movs	r1, #16
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7ff fe8e 	bl	8008878 <ssd1306_WriteCommand>
        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8008b5c:	7bfb      	ldrb	r3, [r7, #15]
 8008b5e:	01db      	lsls	r3, r3, #7
 8008b60:	4a0b      	ldr	r2, [pc, #44]	; (8008b90 <ssd1306_UpdateScreen+0x60>)
 8008b62:	4413      	add	r3, r2
 8008b64:	2264      	movs	r2, #100	; 0x64
 8008b66:	9202      	str	r2, [sp, #8]
 8008b68:	2280      	movs	r2, #128	; 0x80
 8008b6a:	9201      	str	r2, [sp, #4]
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	2301      	movs	r3, #1
 8008b70:	2240      	movs	r2, #64	; 0x40
 8008b72:	2178      	movs	r1, #120	; 0x78
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7fa fdd7 	bl	8003728 <HAL_I2C_Mem_Write>
    for (uint8_t i = 0; i < 8; i++) {
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	3301      	adds	r3, #1
 8008b7e:	73fb      	strb	r3, [r7, #15]
 8008b80:	7bfb      	ldrb	r3, [r7, #15]
 8008b82:	2b07      	cmp	r3, #7
 8008b84:	d9db      	bls.n	8008b3e <ssd1306_UpdateScreen+0xe>
    }
}
 8008b86:	bf00      	nop
 8008b88:	bf00      	nop
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}
 8008b90:	2000033c 	.word	0x2000033c

08008b94 <ssd1306_WriteKnob>:

//
// Write a knob's values to the screen
//
void ssd1306_WriteKnob(I2C_HandleTypeDef *hi2c, Knob k) {
 8008b94:	b084      	sub	sp, #16
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b086      	sub	sp, #24
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
 8008b9e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008ba2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	uint8_t len_label = 0;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	75bb      	strb	r3, [r7, #22]
	uint8_t x = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	75fb      	strb	r3, [r7, #23]

	char channel_string[4];
	char cc_string[4];
	char value_string[4];

	sprintf(channel_string, "%.2d", (int) k.channel + 1);
 8008bae:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8008bb2:	1c5a      	adds	r2, r3, #1
 8008bb4:	f107 0310 	add.w	r3, r7, #16
 8008bb8:	4950      	ldr	r1, [pc, #320]	; (8008cfc <ssd1306_WriteKnob+0x168>)
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f000 ff42 	bl	8009a44 <siprintf>
	sprintf(cc_string, "%.3d", (int) k.cc);
 8008bc0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	f107 030c 	add.w	r3, r7, #12
 8008bca:	494d      	ldr	r1, [pc, #308]	; (8008d00 <ssd1306_WriteKnob+0x16c>)
 8008bcc:	4618      	mov	r0, r3
 8008bce:	f000 ff39 	bl	8009a44 <siprintf>
	sprintf(value_string, "%.3d", (int) k.value);
 8008bd2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8008bd6:	461a      	mov	r2, r3
 8008bd8:	f107 0308 	add.w	r3, r7, #8
 8008bdc:	4948      	ldr	r1, [pc, #288]	; (8008d00 <ssd1306_WriteKnob+0x16c>)
 8008bde:	4618      	mov	r0, r3
 8008be0:	f000 ff30 	bl	8009a44 <siprintf>

	// Clear buffer
	ssd1306_Fill(Black);
 8008be4:	2000      	movs	r0, #0
 8008be6:	f7ff ff7f 	bl	8008ae8 <ssd1306_Fill>

	// Draw top line
	ssd1306_SetCursor(0, 0);
 8008bea:	2100      	movs	r1, #0
 8008bec:	2000      	movs	r0, #0
 8008bee:	f000 f995 	bl	8008f1c <ssd1306_SetCursor>
	ssd1306_WriteString(channel_string, Font_7x10, White);
 8008bf2:	4a44      	ldr	r2, [pc, #272]	; (8008d04 <ssd1306_WriteKnob+0x170>)
 8008bf4:	f107 0010 	add.w	r0, r7, #16
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	ca06      	ldmia	r2, {r1, r2}
 8008bfc:	f000 f968 	bl	8008ed0 <ssd1306_WriteString>
	ssd1306_SetCursor(20, 0);
 8008c00:	2100      	movs	r1, #0
 8008c02:	2014      	movs	r0, #20
 8008c04:	f000 f98a 	bl	8008f1c <ssd1306_SetCursor>
	ssd1306_WriteString(cc_string, Font_7x10, White);
 8008c08:	4a3e      	ldr	r2, [pc, #248]	; (8008d04 <ssd1306_WriteKnob+0x170>)
 8008c0a:	f107 000c 	add.w	r0, r7, #12
 8008c0e:	2301      	movs	r3, #1
 8008c10:	ca06      	ldmia	r2, {r1, r2}
 8008c12:	f000 f95d 	bl	8008ed0 <ssd1306_WriteString>
	ssd1306_SetCursor(62, 0);
 8008c16:	2100      	movs	r1, #0
 8008c18:	203e      	movs	r0, #62	; 0x3e
 8008c1a:	f000 f97f 	bl	8008f1c <ssd1306_SetCursor>
	ssd1306_WriteString(">>>", Font_7x10, White);
 8008c1e:	4a39      	ldr	r2, [pc, #228]	; (8008d04 <ssd1306_WriteKnob+0x170>)
 8008c20:	2301      	movs	r3, #1
 8008c22:	ca06      	ldmia	r2, {r1, r2}
 8008c24:	4838      	ldr	r0, [pc, #224]	; (8008d08 <ssd1306_WriteKnob+0x174>)
 8008c26:	f000 f953 	bl	8008ed0 <ssd1306_WriteString>
	ssd1306_SetCursor(105, 0);
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	2069      	movs	r0, #105	; 0x69
 8008c2e:	f000 f975 	bl	8008f1c <ssd1306_SetCursor>
	ssd1306_WriteString(value_string, Font_7x10, White);
 8008c32:	4a34      	ldr	r2, [pc, #208]	; (8008d04 <ssd1306_WriteKnob+0x170>)
 8008c34:	f107 0008 	add.w	r0, r7, #8
 8008c38:	2301      	movs	r3, #1
 8008c3a:	ca06      	ldmia	r2, {r1, r2}
 8008c3c:	f000 f948 	bl	8008ed0 <ssd1306_WriteString>

	// Draw main label
	len_label = strlen(k.label);
 8008c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c44:	3302      	adds	r3, #2
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7f7 faca 	bl	80001e0 <strlen>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	75bb      	strb	r3, [r7, #22]
	x = ((14 - len_label) / 2) * 9;
 8008c50:	7dbb      	ldrb	r3, [r7, #22]
 8008c52:	f1c3 030e 	rsb	r3, r3, #14
 8008c56:	0fda      	lsrs	r2, r3, #31
 8008c58:	4413      	add	r3, r2
 8008c5a:	105b      	asrs	r3, r3, #1
 8008c5c:	b2db      	uxtb	r3, r3
 8008c5e:	461a      	mov	r2, r3
 8008c60:	00d2      	lsls	r2, r2, #3
 8008c62:	4413      	add	r3, r2
 8008c64:	75fb      	strb	r3, [r7, #23]
	if (len_label % 2 != 0) x += 5;
 8008c66:	7dbb      	ldrb	r3, [r7, #22]
 8008c68:	f003 0301 	and.w	r3, r3, #1
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d002      	beq.n	8008c78 <ssd1306_WriteKnob+0xe4>
 8008c72:	7dfb      	ldrb	r3, [r7, #23]
 8008c74:	3305      	adds	r3, #5
 8008c76:	75fb      	strb	r3, [r7, #23]
	ssd1306_SetCursor(x, 16);
 8008c78:	7dfb      	ldrb	r3, [r7, #23]
 8008c7a:	2110      	movs	r1, #16
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f000 f94d 	bl	8008f1c <ssd1306_SetCursor>
	ssd1306_WriteString(k.label, Font_9x18, White);
 8008c82:	4a22      	ldr	r2, [pc, #136]	; (8008d0c <ssd1306_WriteKnob+0x178>)
 8008c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c88:	1c98      	adds	r0, r3, #2
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	ca06      	ldmia	r2, {r1, r2}
 8008c8e:	f000 f91f 	bl	8008ed0 <ssd1306_WriteString>

	// Draw sub label(s)
	len_label = strlen(k.sub_label);
 8008c92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c96:	3311      	adds	r3, #17
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7f7 faa1 	bl	80001e0 <strlen>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	75bb      	strb	r3, [r7, #22]
	x = ((14 - len_label) / 2) * 9;
 8008ca2:	7dbb      	ldrb	r3, [r7, #22]
 8008ca4:	f1c3 030e 	rsb	r3, r3, #14
 8008ca8:	0fda      	lsrs	r2, r3, #31
 8008caa:	4413      	add	r3, r2
 8008cac:	105b      	asrs	r3, r3, #1
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	00d2      	lsls	r2, r2, #3
 8008cb4:	4413      	add	r3, r2
 8008cb6:	75fb      	strb	r3, [r7, #23]
	if (len_label % 2 != 0) x += 5;
 8008cb8:	7dbb      	ldrb	r3, [r7, #22]
 8008cba:	f003 0301 	and.w	r3, r3, #1
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d002      	beq.n	8008cca <ssd1306_WriteKnob+0x136>
 8008cc4:	7dfb      	ldrb	r3, [r7, #23]
 8008cc6:	3305      	adds	r3, #5
 8008cc8:	75fb      	strb	r3, [r7, #23]
	ssd1306_SetCursor(x, 40);
 8008cca:	7dfb      	ldrb	r3, [r7, #23]
 8008ccc:	2128      	movs	r1, #40	; 0x28
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f000 f924 	bl	8008f1c <ssd1306_SetCursor>
	ssd1306_WriteString(k.sub_label, Font_9x18, White);
 8008cd4:	4a0d      	ldr	r2, [pc, #52]	; (8008d0c <ssd1306_WriteKnob+0x178>)
 8008cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008cda:	f103 0011 	add.w	r0, r3, #17
 8008cde:	2301      	movs	r3, #1
 8008ce0:	ca06      	ldmia	r2, {r1, r2}
 8008ce2:	f000 f8f5 	bl	8008ed0 <ssd1306_WriteString>

	ssd1306_UpdateScreen(hi2c);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f7ff ff22 	bl	8008b30 <ssd1306_UpdateScreen>
}
 8008cec:	bf00      	nop
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008cf6:	b004      	add	sp, #16
 8008cf8:	4770      	bx	lr
 8008cfa:	bf00      	nop
 8008cfc:	0800a9c8 	.word	0x0800a9c8
 8008d00:	0800a9d0 	.word	0x0800a9d0
 8008d04:	20000148 	.word	0x20000148
 8008d08:	0800a9d8 	.word	0x0800a9d8
 8008d0c:	20000150 	.word	0x20000150

08008d10 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	4603      	mov	r3, r0
 8008d18:	71fb      	strb	r3, [r7, #7]
 8008d1a:	460b      	mov	r3, r1
 8008d1c:	71bb      	strb	r3, [r7, #6]
 8008d1e:	4613      	mov	r3, r2
 8008d20:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 8008d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	db48      	blt.n	8008dbc <ssd1306_DrawPixel+0xac>
 8008d2a:	79bb      	ldrb	r3, [r7, #6]
 8008d2c:	2b3f      	cmp	r3, #63	; 0x3f
 8008d2e:	d845      	bhi.n	8008dbc <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8008d30:	4b25      	ldr	r3, [pc, #148]	; (8008dc8 <ssd1306_DrawPixel+0xb8>)
 8008d32:	791b      	ldrb	r3, [r3, #4]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d006      	beq.n	8008d46 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8008d38:	797b      	ldrb	r3, [r7, #5]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	bf0c      	ite	eq
 8008d3e:	2301      	moveq	r3, #1
 8008d40:	2300      	movne	r3, #0
 8008d42:	b2db      	uxtb	r3, r3
 8008d44:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 8008d46:	797b      	ldrb	r3, [r7, #5]
 8008d48:	2b01      	cmp	r3, #1
 8008d4a:	d11a      	bne.n	8008d82 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8008d4c:	79fa      	ldrb	r2, [r7, #7]
 8008d4e:	79bb      	ldrb	r3, [r7, #6]
 8008d50:	08db      	lsrs	r3, r3, #3
 8008d52:	b2d8      	uxtb	r0, r3
 8008d54:	4603      	mov	r3, r0
 8008d56:	01db      	lsls	r3, r3, #7
 8008d58:	4413      	add	r3, r2
 8008d5a:	4a1c      	ldr	r2, [pc, #112]	; (8008dcc <ssd1306_DrawPixel+0xbc>)
 8008d5c:	5cd3      	ldrb	r3, [r2, r3]
 8008d5e:	b25a      	sxtb	r2, r3
 8008d60:	79bb      	ldrb	r3, [r7, #6]
 8008d62:	f003 0307 	and.w	r3, r3, #7
 8008d66:	2101      	movs	r1, #1
 8008d68:	fa01 f303 	lsl.w	r3, r1, r3
 8008d6c:	b25b      	sxtb	r3, r3
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	b259      	sxtb	r1, r3
 8008d72:	79fa      	ldrb	r2, [r7, #7]
 8008d74:	4603      	mov	r3, r0
 8008d76:	01db      	lsls	r3, r3, #7
 8008d78:	4413      	add	r3, r2
 8008d7a:	b2c9      	uxtb	r1, r1
 8008d7c:	4a13      	ldr	r2, [pc, #76]	; (8008dcc <ssd1306_DrawPixel+0xbc>)
 8008d7e:	54d1      	strb	r1, [r2, r3]
 8008d80:	e01d      	b.n	8008dbe <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8008d82:	79fa      	ldrb	r2, [r7, #7]
 8008d84:	79bb      	ldrb	r3, [r7, #6]
 8008d86:	08db      	lsrs	r3, r3, #3
 8008d88:	b2d8      	uxtb	r0, r3
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	01db      	lsls	r3, r3, #7
 8008d8e:	4413      	add	r3, r2
 8008d90:	4a0e      	ldr	r2, [pc, #56]	; (8008dcc <ssd1306_DrawPixel+0xbc>)
 8008d92:	5cd3      	ldrb	r3, [r2, r3]
 8008d94:	b25a      	sxtb	r2, r3
 8008d96:	79bb      	ldrb	r3, [r7, #6]
 8008d98:	f003 0307 	and.w	r3, r3, #7
 8008d9c:	2101      	movs	r1, #1
 8008d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8008da2:	b25b      	sxtb	r3, r3
 8008da4:	43db      	mvns	r3, r3
 8008da6:	b25b      	sxtb	r3, r3
 8008da8:	4013      	ands	r3, r2
 8008daa:	b259      	sxtb	r1, r3
 8008dac:	79fa      	ldrb	r2, [r7, #7]
 8008dae:	4603      	mov	r3, r0
 8008db0:	01db      	lsls	r3, r3, #7
 8008db2:	4413      	add	r3, r2
 8008db4:	b2c9      	uxtb	r1, r1
 8008db6:	4a05      	ldr	r2, [pc, #20]	; (8008dcc <ssd1306_DrawPixel+0xbc>)
 8008db8:	54d1      	strb	r1, [r2, r3]
 8008dba:	e000      	b.n	8008dbe <ssd1306_DrawPixel+0xae>
        return;
 8008dbc:	bf00      	nop
    }
}
 8008dbe:	370c      	adds	r7, #12
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc6:	4770      	bx	lr
 8008dc8:	2000073c 	.word	0x2000073c
 8008dcc:	2000033c 	.word	0x2000033c

08008dd0 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8008dd0:	b590      	push	{r4, r7, lr}
 8008dd2:	b089      	sub	sp, #36	; 0x24
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	1d38      	adds	r0, r7, #4
 8008dda:	e880 0006 	stmia.w	r0, {r1, r2}
 8008dde:	461a      	mov	r2, r3
 8008de0:	4623      	mov	r3, r4
 8008de2:	73fb      	strb	r3, [r7, #15]
 8008de4:	4613      	mov	r3, r2
 8008de6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8008de8:	4b38      	ldr	r3, [pc, #224]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008dea:	881b      	ldrh	r3, [r3, #0]
 8008dec:	461a      	mov	r2, r3
 8008dee:	793b      	ldrb	r3, [r7, #4]
 8008df0:	4413      	add	r3, r2
 8008df2:	2b7f      	cmp	r3, #127	; 0x7f
 8008df4:	dc06      	bgt.n	8008e04 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8008df6:	4b35      	ldr	r3, [pc, #212]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008df8:	885b      	ldrh	r3, [r3, #2]
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	797b      	ldrb	r3, [r7, #5]
 8008dfe:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8008e00:	2b3f      	cmp	r3, #63	; 0x3f
 8008e02:	dd01      	ble.n	8008e08 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 8008e04:	2300      	movs	r3, #0
 8008e06:	e05d      	b.n	8008ec4 <ssd1306_WriteChar+0xf4>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8008e08:	2300      	movs	r3, #0
 8008e0a:	61fb      	str	r3, [r7, #28]
 8008e0c:	e04c      	b.n	8008ea8 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8008e0e:	68ba      	ldr	r2, [r7, #8]
 8008e10:	7bfb      	ldrb	r3, [r7, #15]
 8008e12:	3b20      	subs	r3, #32
 8008e14:	7979      	ldrb	r1, [r7, #5]
 8008e16:	fb01 f303 	mul.w	r3, r1, r3
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	440b      	add	r3, r1
 8008e20:	005b      	lsls	r3, r3, #1
 8008e22:	4413      	add	r3, r2
 8008e24:	881b      	ldrh	r3, [r3, #0]
 8008e26:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8008e28:	2300      	movs	r3, #0
 8008e2a:	61bb      	str	r3, [r7, #24]
 8008e2c:	e034      	b.n	8008e98 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 8008e2e:	697a      	ldr	r2, [r7, #20]
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	fa02 f303 	lsl.w	r3, r2, r3
 8008e36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d012      	beq.n	8008e64 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8008e3e:	4b23      	ldr	r3, [pc, #140]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008e40:	881b      	ldrh	r3, [r3, #0]
 8008e42:	b2da      	uxtb	r2, r3
 8008e44:	69bb      	ldr	r3, [r7, #24]
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	4413      	add	r3, r2
 8008e4a:	b2d8      	uxtb	r0, r3
 8008e4c:	4b1f      	ldr	r3, [pc, #124]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008e4e:	885b      	ldrh	r3, [r3, #2]
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	b2db      	uxtb	r3, r3
 8008e56:	4413      	add	r3, r2
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	7bba      	ldrb	r2, [r7, #14]
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	f7ff ff57 	bl	8008d10 <ssd1306_DrawPixel>
 8008e62:	e016      	b.n	8008e92 <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8008e64:	4b19      	ldr	r3, [pc, #100]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008e66:	881b      	ldrh	r3, [r3, #0]
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	4413      	add	r3, r2
 8008e70:	b2d8      	uxtb	r0, r3
 8008e72:	4b16      	ldr	r3, [pc, #88]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008e74:	885b      	ldrh	r3, [r3, #2]
 8008e76:	b2da      	uxtb	r2, r3
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	b2db      	uxtb	r3, r3
 8008e7c:	4413      	add	r3, r2
 8008e7e:	b2d9      	uxtb	r1, r3
 8008e80:	7bbb      	ldrb	r3, [r7, #14]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	bf0c      	ite	eq
 8008e86:	2301      	moveq	r3, #1
 8008e88:	2300      	movne	r3, #0
 8008e8a:	b2db      	uxtb	r3, r3
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	f7ff ff3f 	bl	8008d10 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	3301      	adds	r3, #1
 8008e96:	61bb      	str	r3, [r7, #24]
 8008e98:	793b      	ldrb	r3, [r7, #4]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	69bb      	ldr	r3, [r7, #24]
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d3c5      	bcc.n	8008e2e <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8008ea2:	69fb      	ldr	r3, [r7, #28]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	61fb      	str	r3, [r7, #28]
 8008ea8:	797b      	ldrb	r3, [r7, #5]
 8008eaa:	461a      	mov	r2, r3
 8008eac:	69fb      	ldr	r3, [r7, #28]
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d3ad      	bcc.n	8008e0e <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8008eb2:	4b06      	ldr	r3, [pc, #24]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008eb4:	881a      	ldrh	r2, [r3, #0]
 8008eb6:	793b      	ldrb	r3, [r7, #4]
 8008eb8:	b29b      	uxth	r3, r3
 8008eba:	4413      	add	r3, r2
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	4b03      	ldr	r3, [pc, #12]	; (8008ecc <ssd1306_WriteChar+0xfc>)
 8008ec0:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8008ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3724      	adds	r7, #36	; 0x24
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd90      	pop	{r4, r7, pc}
 8008ecc:	2000073c 	.word	0x2000073c

08008ed0 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	1d38      	adds	r0, r7, #4
 8008eda:	e880 0006 	stmia.w	r0, {r1, r2}
 8008ede:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8008ee0:	e012      	b.n	8008f08 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	7818      	ldrb	r0, [r3, #0]
 8008ee6:	78fb      	ldrb	r3, [r7, #3]
 8008ee8:	1d3a      	adds	r2, r7, #4
 8008eea:	ca06      	ldmia	r2, {r1, r2}
 8008eec:	f7ff ff70 	bl	8008dd0 <ssd1306_WriteChar>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	781b      	ldrb	r3, [r3, #0]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d002      	beq.n	8008f02 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	781b      	ldrb	r3, [r3, #0]
 8008f00:	e008      	b.n	8008f14 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	3301      	adds	r3, #1
 8008f06:	60fb      	str	r3, [r7, #12]
    while (*str)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d1e8      	bne.n	8008ee2 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	781b      	ldrb	r3, [r3, #0]
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3710      	adds	r7, #16
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}

08008f1c <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	4603      	mov	r3, r0
 8008f24:	460a      	mov	r2, r1
 8008f26:	71fb      	strb	r3, [r7, #7]
 8008f28:	4613      	mov	r3, r2
 8008f2a:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8008f2c:	79fb      	ldrb	r3, [r7, #7]
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	4b05      	ldr	r3, [pc, #20]	; (8008f48 <ssd1306_SetCursor+0x2c>)
 8008f32:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8008f34:	79bb      	ldrb	r3, [r7, #6]
 8008f36:	b29a      	uxth	r2, r3
 8008f38:	4b03      	ldr	r3, [pc, #12]	; (8008f48 <ssd1306_SetCursor+0x2c>)
 8008f3a:	805a      	strh	r2, [r3, #2]
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr
 8008f48:	2000073c 	.word	0x2000073c

08008f4c <MX_USB_DEVICE_Init>:
/*
 * -- Insert your external function declaration here --
 */
/* USER CODE BEGIN 1 */
void MX_USB_DEVICE_Init(void)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008f50:	2200      	movs	r2, #0
 8008f52:	4912      	ldr	r1, [pc, #72]	; (8008f9c <MX_USB_DEVICE_Init+0x50>)
 8008f54:	4812      	ldr	r0, [pc, #72]	; (8008fa0 <MX_USB_DEVICE_Init+0x54>)
 8008f56:	f7fe fb44 	bl	80075e2 <USBD_Init>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d001      	beq.n	8008f64 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008f60:	f7f8 fb77 	bl	8001652 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_Midi_ClassDriver) != USBD_OK)
 8008f64:	490f      	ldr	r1, [pc, #60]	; (8008fa4 <MX_USB_DEVICE_Init+0x58>)
 8008f66:	480e      	ldr	r0, [pc, #56]	; (8008fa0 <MX_USB_DEVICE_Init+0x54>)
 8008f68:	f7fe fb6b 	bl	8007642 <USBD_RegisterClass>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d001      	beq.n	8008f76 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008f72:	f7f8 fb6e 	bl	8001652 <Error_Handler>
  }
  if (USBD_Midi_RegisterInterface(&hUsbDeviceFS, &USBD_Midi_fops) != USBD_OK)
 8008f76:	490c      	ldr	r1, [pc, #48]	; (8008fa8 <MX_USB_DEVICE_Init+0x5c>)
 8008f78:	4809      	ldr	r0, [pc, #36]	; (8008fa0 <MX_USB_DEVICE_Init+0x54>)
 8008f7a:	f7fe fb1b 	bl	80075b4 <USBD_Midi_RegisterInterface>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d001      	beq.n	8008f88 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008f84:	f7f8 fb65 	bl	8001652 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008f88:	4805      	ldr	r0, [pc, #20]	; (8008fa0 <MX_USB_DEVICE_Init+0x54>)
 8008f8a:	f7fe fb81 	bl	8007690 <USBD_Start>
 8008f8e:	4603      	mov	r3, r0
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d001      	beq.n	8008f98 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008f94:	f7f8 fb5d 	bl	8001652 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008f98:	bf00      	nop
 8008f9a:	bd80      	pop	{r7, pc}
 8008f9c:	20000158 	.word	0x20000158
 8008fa0:	200024c4 	.word	0x200024c4
 8008fa4:	2000009c 	.word	0x2000009c
 8008fa8:	200001a8 	.word	0x200001a8

08008fac <MX_USB_Send_Midi>:

void MX_USB_Send_Midi(uint8_t channel, uint8_t cc, uint8_t value) {
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	71fb      	strb	r3, [r7, #7]
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	71bb      	strb	r3, [r7, #6]
 8008fba:	4613      	mov	r3, r2
 8008fbc:	717b      	strb	r3, [r7, #5]
		  uint8_t buffer[4];
		  const uint8_t usbFrame = (0 << 4) | 0x0B;
 8008fbe:	230b      	movs	r3, #11
 8008fc0:	73fb      	strb	r3, [r7, #15]
		  const uint8_t midiCommand = 0xB0 | channel;
 8008fc2:	79fb      	ldrb	r3, [r7, #7]
 8008fc4:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8008fc8:	73bb      	strb	r3, [r7, #14]

		  buffer[0] = usbFrame;
 8008fca:	7bfb      	ldrb	r3, [r7, #15]
 8008fcc:	723b      	strb	r3, [r7, #8]
		  buffer[1] = midiCommand;
 8008fce:	7bbb      	ldrb	r3, [r7, #14]
 8008fd0:	727b      	strb	r3, [r7, #9]
		  buffer[2] = cc;
 8008fd2:	79bb      	ldrb	r3, [r7, #6]
 8008fd4:	72bb      	strb	r3, [r7, #10]
		  buffer[3] = value;
 8008fd6:	797b      	ldrb	r3, [r7, #5]
 8008fd8:	72fb      	strb	r3, [r7, #11]

		  switch(USBD_LL_Transmit(&hUsbDeviceFS, MIDI_IN_EP, buffer, 4))
 8008fda:	f107 0208 	add.w	r2, r7, #8
 8008fde:	2304      	movs	r3, #4
 8008fe0:	2181      	movs	r1, #129	; 0x81
 8008fe2:	4810      	ldr	r0, [pc, #64]	; (8009024 <MX_USB_Send_Midi+0x78>)
 8008fe4:	f000 fbf7 	bl	80097d6 <USBD_LL_Transmit>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b03      	cmp	r3, #3
 8008fec:	d00a      	beq.n	8009004 <MX_USB_Send_Midi+0x58>
 8008fee:	2b03      	cmp	r3, #3
 8008ff0:	dc10      	bgt.n	8009014 <MX_USB_Send_Midi+0x68>
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d002      	beq.n	8008ffc <MX_USB_Send_Midi+0x50>
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d008      	beq.n	800900c <MX_USB_Send_Midi+0x60>
 8008ffa:	e00b      	b.n	8009014 <MX_USB_Send_Midi+0x68>
		  {
		  	  //FIXME use errorhandler!
		  	  case USBD_OK:
		  		  printf("ok\n");
 8008ffc:	480a      	ldr	r0, [pc, #40]	; (8009028 <MX_USB_Send_Midi+0x7c>)
 8008ffe:	f000 fd19 	bl	8009a34 <puts>
		  		  break;
 8009002:	e00b      	b.n	800901c <MX_USB_Send_Midi+0x70>
		  	  case USBD_FAIL:
		  		  printf("USB SEND FAIL\n");
 8009004:	4809      	ldr	r0, [pc, #36]	; (800902c <MX_USB_Send_Midi+0x80>)
 8009006:	f000 fd15 	bl	8009a34 <puts>
		  		  break;
 800900a:	e007      	b.n	800901c <MX_USB_Send_Midi+0x70>
		  	  case USBD_BUSY:
		  		  printf("USB SEND BUS\n");
 800900c:	4808      	ldr	r0, [pc, #32]	; (8009030 <MX_USB_Send_Midi+0x84>)
 800900e:	f000 fd11 	bl	8009a34 <puts>
		  		  break;
 8009012:	e003      	b.n	800901c <MX_USB_Send_Midi+0x70>
		  	  default:
		  		  printf("USB SEND ERROR DEFAULT CASE\n");
 8009014:	4807      	ldr	r0, [pc, #28]	; (8009034 <MX_USB_Send_Midi+0x88>)
 8009016:	f000 fd0d 	bl	8009a34 <puts>
		  }
}
 800901a:	bf00      	nop
 800901c:	bf00      	nop
 800901e:	3710      	adds	r7, #16
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	200024c4 	.word	0x200024c4
 8009028:	0800a9dc 	.word	0x0800a9dc
 800902c:	0800a9e0 	.word	0x0800a9e0
 8009030:	0800a9f0 	.word	0x0800a9f0
 8009034:	0800aa00 	.word	0x0800aa00

08009038 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009038:	b480      	push	{r7}
 800903a:	b083      	sub	sp, #12
 800903c:	af00      	add	r7, sp, #0
 800903e:	4603      	mov	r3, r0
 8009040:	6039      	str	r1, [r7, #0]
 8009042:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	2212      	movs	r2, #18
 8009048:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800904a:	4b03      	ldr	r3, [pc, #12]	; (8009058 <USBD_FS_DeviceDescriptor+0x20>)
}
 800904c:	4618      	mov	r0, r3
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr
 8009058:	20000174 	.word	0x20000174

0800905c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800905c:	b480      	push	{r7}
 800905e:	b083      	sub	sp, #12
 8009060:	af00      	add	r7, sp, #0
 8009062:	4603      	mov	r3, r0
 8009064:	6039      	str	r1, [r7, #0]
 8009066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	2204      	movs	r2, #4
 800906c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800906e:	4b03      	ldr	r3, [pc, #12]	; (800907c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009070:	4618      	mov	r0, r3
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr
 800907c:	20000188 	.word	0x20000188

08009080 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b082      	sub	sp, #8
 8009084:	af00      	add	r7, sp, #0
 8009086:	4603      	mov	r3, r0
 8009088:	6039      	str	r1, [r7, #0]
 800908a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d105      	bne.n	800909e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009092:	683a      	ldr	r2, [r7, #0]
 8009094:	4907      	ldr	r1, [pc, #28]	; (80090b4 <USBD_FS_ProductStrDescriptor+0x34>)
 8009096:	4808      	ldr	r0, [pc, #32]	; (80090b8 <USBD_FS_ProductStrDescriptor+0x38>)
 8009098:	f7ff fb2b 	bl	80086f2 <USBD_GetString>
 800909c:	e004      	b.n	80090a8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800909e:	683a      	ldr	r2, [r7, #0]
 80090a0:	4904      	ldr	r1, [pc, #16]	; (80090b4 <USBD_FS_ProductStrDescriptor+0x34>)
 80090a2:	4805      	ldr	r0, [pc, #20]	; (80090b8 <USBD_FS_ProductStrDescriptor+0x38>)
 80090a4:	f7ff fb25 	bl	80086f2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80090a8:	4b02      	ldr	r3, [pc, #8]	; (80090b4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3708      	adds	r7, #8
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	20002794 	.word	0x20002794
 80090b8:	0800aa1c 	.word	0x0800aa1c

080090bc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	4603      	mov	r3, r0
 80090c4:	6039      	str	r1, [r7, #0]
 80090c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80090c8:	683a      	ldr	r2, [r7, #0]
 80090ca:	4904      	ldr	r1, [pc, #16]	; (80090dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80090cc:	4804      	ldr	r0, [pc, #16]	; (80090e0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80090ce:	f7ff fb10 	bl	80086f2 <USBD_GetString>
  return USBD_StrDesc;
 80090d2:	4b02      	ldr	r3, [pc, #8]	; (80090dc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	20002794 	.word	0x20002794
 80090e0:	0800aa30 	.word	0x0800aa30

080090e4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b082      	sub	sp, #8
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	4603      	mov	r3, r0
 80090ec:	6039      	str	r1, [r7, #0]
 80090ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	221a      	movs	r2, #26
 80090f4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80090f6:	f000 f843 	bl	8009180 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80090fa:	4b02      	ldr	r3, [pc, #8]	; (8009104 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3708      	adds	r7, #8
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	2000018c 	.word	0x2000018c

08009108 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b082      	sub	sp, #8
 800910c:	af00      	add	r7, sp, #0
 800910e:	4603      	mov	r3, r0
 8009110:	6039      	str	r1, [r7, #0]
 8009112:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009114:	79fb      	ldrb	r3, [r7, #7]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d105      	bne.n	8009126 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800911a:	683a      	ldr	r2, [r7, #0]
 800911c:	4907      	ldr	r1, [pc, #28]	; (800913c <USBD_FS_ConfigStrDescriptor+0x34>)
 800911e:	4808      	ldr	r0, [pc, #32]	; (8009140 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009120:	f7ff fae7 	bl	80086f2 <USBD_GetString>
 8009124:	e004      	b.n	8009130 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009126:	683a      	ldr	r2, [r7, #0]
 8009128:	4904      	ldr	r1, [pc, #16]	; (800913c <USBD_FS_ConfigStrDescriptor+0x34>)
 800912a:	4805      	ldr	r0, [pc, #20]	; (8009140 <USBD_FS_ConfigStrDescriptor+0x38>)
 800912c:	f7ff fae1 	bl	80086f2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009130:	4b02      	ldr	r3, [pc, #8]	; (800913c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009132:	4618      	mov	r0, r3
 8009134:	3708      	adds	r7, #8
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	20002794 	.word	0x20002794
 8009140:	0800aa44 	.word	0x0800aa44

08009144 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	4603      	mov	r3, r0
 800914c:	6039      	str	r1, [r7, #0]
 800914e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009150:	79fb      	ldrb	r3, [r7, #7]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d105      	bne.n	8009162 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009156:	683a      	ldr	r2, [r7, #0]
 8009158:	4907      	ldr	r1, [pc, #28]	; (8009178 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800915a:	4808      	ldr	r0, [pc, #32]	; (800917c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800915c:	f7ff fac9 	bl	80086f2 <USBD_GetString>
 8009160:	e004      	b.n	800916c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	4904      	ldr	r1, [pc, #16]	; (8009178 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009166:	4805      	ldr	r0, [pc, #20]	; (800917c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009168:	f7ff fac3 	bl	80086f2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800916c:	4b02      	ldr	r3, [pc, #8]	; (8009178 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800916e:	4618      	mov	r0, r3
 8009170:	3708      	adds	r7, #8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}
 8009176:	bf00      	nop
 8009178:	20002794 	.word	0x20002794
 800917c:	0800aa54 	.word	0x0800aa54

08009180 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009186:	4b0f      	ldr	r3, [pc, #60]	; (80091c4 <Get_SerialNum+0x44>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800918c:	4b0e      	ldr	r3, [pc, #56]	; (80091c8 <Get_SerialNum+0x48>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009192:	4b0e      	ldr	r3, [pc, #56]	; (80091cc <Get_SerialNum+0x4c>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4413      	add	r3, r2
 800919e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d009      	beq.n	80091ba <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80091a6:	2208      	movs	r2, #8
 80091a8:	4909      	ldr	r1, [pc, #36]	; (80091d0 <Get_SerialNum+0x50>)
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f000 f814 	bl	80091d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80091b0:	2204      	movs	r2, #4
 80091b2:	4908      	ldr	r1, [pc, #32]	; (80091d4 <Get_SerialNum+0x54>)
 80091b4:	68b8      	ldr	r0, [r7, #8]
 80091b6:	f000 f80f 	bl	80091d8 <IntToUnicode>
  }
}
 80091ba:	bf00      	nop
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	1fff7a10 	.word	0x1fff7a10
 80091c8:	1fff7a14 	.word	0x1fff7a14
 80091cc:	1fff7a18 	.word	0x1fff7a18
 80091d0:	2000018e 	.word	0x2000018e
 80091d4:	2000019e 	.word	0x2000019e

080091d8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80091d8:	b480      	push	{r7}
 80091da:	b087      	sub	sp, #28
 80091dc:	af00      	add	r7, sp, #0
 80091de:	60f8      	str	r0, [r7, #12]
 80091e0:	60b9      	str	r1, [r7, #8]
 80091e2:	4613      	mov	r3, r2
 80091e4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80091e6:	2300      	movs	r3, #0
 80091e8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80091ea:	2300      	movs	r3, #0
 80091ec:	75fb      	strb	r3, [r7, #23]
 80091ee:	e027      	b.n	8009240 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	0f1b      	lsrs	r3, r3, #28
 80091f4:	2b09      	cmp	r3, #9
 80091f6:	d80b      	bhi.n	8009210 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	0f1b      	lsrs	r3, r3, #28
 80091fc:	b2da      	uxtb	r2, r3
 80091fe:	7dfb      	ldrb	r3, [r7, #23]
 8009200:	005b      	lsls	r3, r3, #1
 8009202:	4619      	mov	r1, r3
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	440b      	add	r3, r1
 8009208:	3230      	adds	r2, #48	; 0x30
 800920a:	b2d2      	uxtb	r2, r2
 800920c:	701a      	strb	r2, [r3, #0]
 800920e:	e00a      	b.n	8009226 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	0f1b      	lsrs	r3, r3, #28
 8009214:	b2da      	uxtb	r2, r3
 8009216:	7dfb      	ldrb	r3, [r7, #23]
 8009218:	005b      	lsls	r3, r3, #1
 800921a:	4619      	mov	r1, r3
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	440b      	add	r3, r1
 8009220:	3237      	adds	r2, #55	; 0x37
 8009222:	b2d2      	uxtb	r2, r2
 8009224:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	011b      	lsls	r3, r3, #4
 800922a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800922c:	7dfb      	ldrb	r3, [r7, #23]
 800922e:	005b      	lsls	r3, r3, #1
 8009230:	3301      	adds	r3, #1
 8009232:	68ba      	ldr	r2, [r7, #8]
 8009234:	4413      	add	r3, r2
 8009236:	2200      	movs	r2, #0
 8009238:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800923a:	7dfb      	ldrb	r3, [r7, #23]
 800923c:	3301      	adds	r3, #1
 800923e:	75fb      	strb	r3, [r7, #23]
 8009240:	7dfa      	ldrb	r2, [r7, #23]
 8009242:	79fb      	ldrb	r3, [r7, #7]
 8009244:	429a      	cmp	r2, r3
 8009246:	d3d3      	bcc.n	80091f0 <IntToUnicode+0x18>
  }
}
 8009248:	bf00      	nop
 800924a:	bf00      	nop
 800924c:	371c      	adds	r7, #28
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr

08009256 <Midi_Receive>:
extern USBD_HandleTypeDef USBD_Device;
USBD_Midi_ItfTypeDef USBD_Midi_fops = {
	Midi_Receive,
};

static int8_t Midi_Receive(uint8_t *msg, uint32_t len) {
 8009256:	b480      	push	{r7}
 8009258:	b085      	sub	sp, #20
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
 800925e:	6039      	str	r1, [r7, #0]

	uint8_t chan = msg[1] & 0xf;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	3301      	adds	r3, #1
 8009264:	781b      	ldrb	r3, [r3, #0]
 8009266:	f003 030f 	and.w	r3, r3, #15
 800926a:	73fb      	strb	r3, [r7, #15]
	uint8_t msgtype = msg[1] & 0xf0;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	3301      	adds	r3, #1
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	f023 030f 	bic.w	r3, r3, #15
 8009276:	73bb      	strb	r3, [r7, #14]
	uint8_t b1 =  msg[2];
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	789b      	ldrb	r3, [r3, #2]
 800927c:	737b      	strb	r3, [r7, #13]
	uint8_t b2 =  msg[3];
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	78db      	ldrb	r3, [r3, #3]
 8009282:	733b      	strb	r3, [r7, #12]
	uint16_t b = ((b2 & 0x7f) << 7) | (b1 & 0x7f);
 8009284:	7b3b      	ldrb	r3, [r7, #12]
 8009286:	01db      	lsls	r3, r3, #7
 8009288:	b21b      	sxth	r3, r3
 800928a:	f403 537e 	and.w	r3, r3, #16256	; 0x3f80
 800928e:	b21a      	sxth	r2, r3
 8009290:	7b7b      	ldrb	r3, [r7, #13]
 8009292:	b21b      	sxth	r3, r3
 8009294:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009298:	b21b      	sxth	r3, r3
 800929a:	4313      	orrs	r3, r2
 800929c:	b21b      	sxth	r3, r3
 800929e:	817b      	strh	r3, [r7, #10]

	switch (msgtype) {
 80092a0:	7bbb      	ldrb	r3, [r7, #14]
 80092a2:	2be0      	cmp	r3, #224	; 0xe0
 80092a4:	d012      	beq.n	80092cc <Midi_Receive+0x76>
 80092a6:	2be0      	cmp	r3, #224	; 0xe0
 80092a8:	dc12      	bgt.n	80092d0 <Midi_Receive+0x7a>
 80092aa:	2bd0      	cmp	r3, #208	; 0xd0
 80092ac:	d012      	beq.n	80092d4 <Midi_Receive+0x7e>
 80092ae:	2bd0      	cmp	r3, #208	; 0xd0
 80092b0:	dc0e      	bgt.n	80092d0 <Midi_Receive+0x7a>
 80092b2:	2bc0      	cmp	r3, #192	; 0xc0
 80092b4:	d010      	beq.n	80092d8 <Midi_Receive+0x82>
 80092b6:	2bc0      	cmp	r3, #192	; 0xc0
 80092b8:	dc0a      	bgt.n	80092d0 <Midi_Receive+0x7a>
 80092ba:	2bb0      	cmp	r3, #176	; 0xb0
 80092bc:	d00e      	beq.n	80092dc <Midi_Receive+0x86>
 80092be:	2bb0      	cmp	r3, #176	; 0xb0
 80092c0:	dc06      	bgt.n	80092d0 <Midi_Receive+0x7a>
 80092c2:	2b80      	cmp	r3, #128	; 0x80
 80092c4:	d00c      	beq.n	80092e0 <Midi_Receive+0x8a>
 80092c6:	2b90      	cmp	r3, #144	; 0x90
 80092c8:	d00c      	beq.n	80092e4 <Midi_Receive+0x8e>
		break;
	case 0xE0:
//		fluid_synth_pitch_bend(synth, chan, b);
		break;
	default:
		break;
 80092ca:	e001      	b.n	80092d0 <Midi_Receive+0x7a>
		break;
 80092cc:	bf00      	nop
 80092ce:	e00a      	b.n	80092e6 <Midi_Receive+0x90>
		break;
 80092d0:	bf00      	nop
 80092d2:	e008      	b.n	80092e6 <Midi_Receive+0x90>
		break;
 80092d4:	bf00      	nop
 80092d6:	e006      	b.n	80092e6 <Midi_Receive+0x90>
		break;
 80092d8:	bf00      	nop
 80092da:	e004      	b.n	80092e6 <Midi_Receive+0x90>
		break;
 80092dc:	bf00      	nop
 80092de:	e002      	b.n	80092e6 <Midi_Receive+0x90>
		break;
 80092e0:	bf00      	nop
 80092e2:	e000      	b.n	80092e6 <Midi_Receive+0x90>
		break;
 80092e4:	bf00      	nop
	}

	return 0;
 80092e6:	2300      	movs	r3, #0
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3714      	adds	r7, #20
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b08a      	sub	sp, #40	; 0x28
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80092fc:	f107 0314 	add.w	r3, r7, #20
 8009300:	2200      	movs	r2, #0
 8009302:	601a      	str	r2, [r3, #0]
 8009304:	605a      	str	r2, [r3, #4]
 8009306:	609a      	str	r2, [r3, #8]
 8009308:	60da      	str	r2, [r3, #12]
 800930a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009314:	d13a      	bne.n	800938c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009316:	2300      	movs	r3, #0
 8009318:	613b      	str	r3, [r7, #16]
 800931a:	4b1e      	ldr	r3, [pc, #120]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 800931c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800931e:	4a1d      	ldr	r2, [pc, #116]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 8009320:	f043 0301 	orr.w	r3, r3, #1
 8009324:	6313      	str	r3, [r2, #48]	; 0x30
 8009326:	4b1b      	ldr	r3, [pc, #108]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 8009328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	613b      	str	r3, [r7, #16]
 8009330:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8009332:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009338:	2302      	movs	r3, #2
 800933a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800933c:	2300      	movs	r3, #0
 800933e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009340:	2300      	movs	r3, #0
 8009342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009344:	230a      	movs	r3, #10
 8009346:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009348:	f107 0314 	add.w	r3, r7, #20
 800934c:	4619      	mov	r1, r3
 800934e:	4812      	ldr	r0, [pc, #72]	; (8009398 <HAL_PCD_MspInit+0xa4>)
 8009350:	f7f9 fe24 	bl	8002f9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009354:	4b0f      	ldr	r3, [pc, #60]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 8009356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009358:	4a0e      	ldr	r2, [pc, #56]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 800935a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800935e:	6353      	str	r3, [r2, #52]	; 0x34
 8009360:	2300      	movs	r3, #0
 8009362:	60fb      	str	r3, [r7, #12]
 8009364:	4b0b      	ldr	r3, [pc, #44]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 8009366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009368:	4a0a      	ldr	r2, [pc, #40]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 800936a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800936e:	6453      	str	r3, [r2, #68]	; 0x44
 8009370:	4b08      	ldr	r3, [pc, #32]	; (8009394 <HAL_PCD_MspInit+0xa0>)
 8009372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009374:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009378:	60fb      	str	r3, [r7, #12]
 800937a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800937c:	2200      	movs	r2, #0
 800937e:	2100      	movs	r1, #0
 8009380:	2043      	movs	r0, #67	; 0x43
 8009382:	f7f9 f9f4 	bl	800276e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009386:	2043      	movs	r0, #67	; 0x43
 8009388:	f7f9 fa0d 	bl	80027a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800938c:	bf00      	nop
 800938e:	3728      	adds	r7, #40	; 0x28
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	40023800 	.word	0x40023800
 8009398:	40020000 	.word	0x40020000

0800939c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80093b0:	4619      	mov	r1, r3
 80093b2:	4610      	mov	r0, r2
 80093b4:	f7fe f9b7 	bl	8007726 <USBD_LL_SetupStage>
}
 80093b8:	bf00      	nop
 80093ba:	3708      	adds	r7, #8
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80093d2:	78fa      	ldrb	r2, [r7, #3]
 80093d4:	6879      	ldr	r1, [r7, #4]
 80093d6:	4613      	mov	r3, r2
 80093d8:	00db      	lsls	r3, r3, #3
 80093da:	1a9b      	subs	r3, r3, r2
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	440b      	add	r3, r1
 80093e0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	78fb      	ldrb	r3, [r7, #3]
 80093e8:	4619      	mov	r1, r3
 80093ea:	f7fe f9f1 	bl	80077d0 <USBD_LL_DataOutStage>
}
 80093ee:	bf00      	nop
 80093f0:	3708      	adds	r7, #8
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b082      	sub	sp, #8
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
 80093fe:	460b      	mov	r3, r1
 8009400:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009408:	78fa      	ldrb	r2, [r7, #3]
 800940a:	6879      	ldr	r1, [r7, #4]
 800940c:	4613      	mov	r3, r2
 800940e:	00db      	lsls	r3, r3, #3
 8009410:	1a9b      	subs	r3, r3, r2
 8009412:	009b      	lsls	r3, r3, #2
 8009414:	440b      	add	r3, r1
 8009416:	3348      	adds	r3, #72	; 0x48
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	78fb      	ldrb	r3, [r7, #3]
 800941c:	4619      	mov	r1, r3
 800941e:	f7fe fa3a 	bl	8007896 <USBD_LL_DataInStage>
}
 8009422:	bf00      	nop
 8009424:	3708      	adds	r7, #8
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}

0800942a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800942a:	b580      	push	{r7, lr}
 800942c:	b082      	sub	sp, #8
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009438:	4618      	mov	r0, r3
 800943a:	f7fe fb4e 	bl	8007ada <USBD_LL_SOF>
}
 800943e:	bf00      	nop
 8009440:	3708      	adds	r7, #8
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}

08009446 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009446:	b580      	push	{r7, lr}
 8009448:	b084      	sub	sp, #16
 800944a:	af00      	add	r7, sp, #0
 800944c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800944e:	2301      	movs	r3, #1
 8009450:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	2b02      	cmp	r3, #2
 8009458:	d001      	beq.n	800945e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800945a:	f7f8 f8fa 	bl	8001652 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009464:	7bfa      	ldrb	r2, [r7, #15]
 8009466:	4611      	mov	r1, r2
 8009468:	4618      	mov	r0, r3
 800946a:	f7fe faf8 	bl	8007a5e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009474:	4618      	mov	r0, r3
 8009476:	f7fe faa4 	bl	80079c2 <USBD_LL_Reset>
}
 800947a:	bf00      	nop
 800947c:	3710      	adds	r7, #16
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b082      	sub	sp, #8
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009492:	4618      	mov	r0, r3
 8009494:	f7fe faf3 	bl	8007a7e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	6812      	ldr	r2, [r2, #0]
 80094a6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80094aa:	f043 0301 	orr.w	r3, r3, #1
 80094ae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6a1b      	ldr	r3, [r3, #32]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d005      	beq.n	80094c4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80094b8:	4b04      	ldr	r3, [pc, #16]	; (80094cc <HAL_PCD_SuspendCallback+0x48>)
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	4a03      	ldr	r2, [pc, #12]	; (80094cc <HAL_PCD_SuspendCallback+0x48>)
 80094be:	f043 0306 	orr.w	r3, r3, #6
 80094c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80094c4:	bf00      	nop
 80094c6:	3708      	adds	r7, #8
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	e000ed00 	.word	0xe000ed00

080094d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fe fae3 	bl	8007aaa <USBD_LL_Resume>
}
 80094e4:	bf00      	nop
 80094e6:	3708      	adds	r7, #8
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	460b      	mov	r3, r1
 80094f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80094fe:	78fa      	ldrb	r2, [r7, #3]
 8009500:	4611      	mov	r1, r2
 8009502:	4618      	mov	r0, r3
 8009504:	f7fe fb31 	bl	8007b6a <USBD_LL_IsoOUTIncomplete>
}
 8009508:	bf00      	nop
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	460b      	mov	r3, r1
 800951a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009522:	78fa      	ldrb	r2, [r7, #3]
 8009524:	4611      	mov	r1, r2
 8009526:	4618      	mov	r0, r3
 8009528:	f7fe faf9 	bl	8007b1e <USBD_LL_IsoINIncomplete>
}
 800952c:	bf00      	nop
 800952e:	3708      	adds	r7, #8
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009542:	4618      	mov	r0, r3
 8009544:	f7fe fb37 	bl	8007bb6 <USBD_LL_DevConnected>
}
 8009548:	bf00      	nop
 800954a:	3708      	adds	r7, #8
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800955e:	4618      	mov	r0, r3
 8009560:	f7fe fb34 	bl	8007bcc <USBD_LL_DevDisconnected>
}
 8009564:	bf00      	nop
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d13c      	bne.n	80095f6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800957c:	4a20      	ldr	r2, [pc, #128]	; (8009600 <USBD_LL_Init+0x94>)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a1e      	ldr	r2, [pc, #120]	; (8009600 <USBD_LL_Init+0x94>)
 8009588:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800958c:	4b1c      	ldr	r3, [pc, #112]	; (8009600 <USBD_LL_Init+0x94>)
 800958e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009592:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009594:	4b1a      	ldr	r3, [pc, #104]	; (8009600 <USBD_LL_Init+0x94>)
 8009596:	2204      	movs	r2, #4
 8009598:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800959a:	4b19      	ldr	r3, [pc, #100]	; (8009600 <USBD_LL_Init+0x94>)
 800959c:	2202      	movs	r2, #2
 800959e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80095a0:	4b17      	ldr	r3, [pc, #92]	; (8009600 <USBD_LL_Init+0x94>)
 80095a2:	2200      	movs	r2, #0
 80095a4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80095a6:	4b16      	ldr	r3, [pc, #88]	; (8009600 <USBD_LL_Init+0x94>)
 80095a8:	2202      	movs	r2, #2
 80095aa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80095ac:	4b14      	ldr	r3, [pc, #80]	; (8009600 <USBD_LL_Init+0x94>)
 80095ae:	2200      	movs	r2, #0
 80095b0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80095b2:	4b13      	ldr	r3, [pc, #76]	; (8009600 <USBD_LL_Init+0x94>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80095b8:	4b11      	ldr	r3, [pc, #68]	; (8009600 <USBD_LL_Init+0x94>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80095be:	4b10      	ldr	r3, [pc, #64]	; (8009600 <USBD_LL_Init+0x94>)
 80095c0:	2200      	movs	r2, #0
 80095c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80095c4:	4b0e      	ldr	r3, [pc, #56]	; (8009600 <USBD_LL_Init+0x94>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80095ca:	480d      	ldr	r0, [pc, #52]	; (8009600 <USBD_LL_Init+0x94>)
 80095cc:	f7fa fc45 	bl	8003e5a <HAL_PCD_Init>
 80095d0:	4603      	mov	r3, r0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80095d6:	f7f8 f83c 	bl	8001652 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80095da:	2180      	movs	r1, #128	; 0x80
 80095dc:	4808      	ldr	r0, [pc, #32]	; (8009600 <USBD_LL_Init+0x94>)
 80095de:	f7fb fda2 	bl	8005126 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80095e2:	2240      	movs	r2, #64	; 0x40
 80095e4:	2100      	movs	r1, #0
 80095e6:	4806      	ldr	r0, [pc, #24]	; (8009600 <USBD_LL_Init+0x94>)
 80095e8:	f7fb fd56 	bl	8005098 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80095ec:	2280      	movs	r2, #128	; 0x80
 80095ee:	2101      	movs	r1, #1
 80095f0:	4803      	ldr	r0, [pc, #12]	; (8009600 <USBD_LL_Init+0x94>)
 80095f2:	f7fb fd51 	bl	8005098 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3708      	adds	r7, #8
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	20002994 	.word	0x20002994

08009604 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800960c:	2300      	movs	r3, #0
 800960e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009610:	2300      	movs	r3, #0
 8009612:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800961a:	4618      	mov	r0, r3
 800961c:	f7fa fd3a 	bl	8004094 <HAL_PCD_Start>
 8009620:	4603      	mov	r3, r0
 8009622:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009624:	7bfb      	ldrb	r3, [r7, #15]
 8009626:	4618      	mov	r0, r3
 8009628:	f000 f938 	bl	800989c <USBD_Get_USB_Status>
 800962c:	4603      	mov	r3, r0
 800962e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009630:	7bbb      	ldrb	r3, [r7, #14]
}
 8009632:	4618      	mov	r0, r3
 8009634:	3710      	adds	r7, #16
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}

0800963a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800963a:	b580      	push	{r7, lr}
 800963c:	b084      	sub	sp, #16
 800963e:	af00      	add	r7, sp, #0
 8009640:	6078      	str	r0, [r7, #4]
 8009642:	4608      	mov	r0, r1
 8009644:	4611      	mov	r1, r2
 8009646:	461a      	mov	r2, r3
 8009648:	4603      	mov	r3, r0
 800964a:	70fb      	strb	r3, [r7, #3]
 800964c:	460b      	mov	r3, r1
 800964e:	70bb      	strb	r3, [r7, #2]
 8009650:	4613      	mov	r3, r2
 8009652:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009654:	2300      	movs	r3, #0
 8009656:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009658:	2300      	movs	r3, #0
 800965a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009662:	78bb      	ldrb	r3, [r7, #2]
 8009664:	883a      	ldrh	r2, [r7, #0]
 8009666:	78f9      	ldrb	r1, [r7, #3]
 8009668:	f7fb f91e 	bl	80048a8 <HAL_PCD_EP_Open>
 800966c:	4603      	mov	r3, r0
 800966e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009670:	7bfb      	ldrb	r3, [r7, #15]
 8009672:	4618      	mov	r0, r3
 8009674:	f000 f912 	bl	800989c <USBD_Get_USB_Status>
 8009678:	4603      	mov	r3, r0
 800967a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800967c:	7bbb      	ldrb	r3, [r7, #14]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b084      	sub	sp, #16
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	460b      	mov	r3, r1
 8009690:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009692:	2300      	movs	r3, #0
 8009694:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009696:	2300      	movs	r3, #0
 8009698:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80096a0:	78fa      	ldrb	r2, [r7, #3]
 80096a2:	4611      	mov	r1, r2
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7fb f967 	bl	8004978 <HAL_PCD_EP_Close>
 80096aa:	4603      	mov	r3, r0
 80096ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ae:	7bfb      	ldrb	r3, [r7, #15]
 80096b0:	4618      	mov	r0, r3
 80096b2:	f000 f8f3 	bl	800989c <USBD_Get_USB_Status>
 80096b6:	4603      	mov	r3, r0
 80096b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3710      	adds	r7, #16
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b084      	sub	sp, #16
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
 80096cc:	460b      	mov	r3, r1
 80096ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096d0:	2300      	movs	r3, #0
 80096d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096d4:	2300      	movs	r3, #0
 80096d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80096de:	78fa      	ldrb	r2, [r7, #3]
 80096e0:	4611      	mov	r1, r2
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7fb fa3f 	bl	8004b66 <HAL_PCD_EP_SetStall>
 80096e8:	4603      	mov	r3, r0
 80096ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096ec:	7bfb      	ldrb	r3, [r7, #15]
 80096ee:	4618      	mov	r0, r3
 80096f0:	f000 f8d4 	bl	800989c <USBD_Get_USB_Status>
 80096f4:	4603      	mov	r3, r0
 80096f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3710      	adds	r7, #16
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}

08009702 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009702:	b580      	push	{r7, lr}
 8009704:	b084      	sub	sp, #16
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
 800970a:	460b      	mov	r3, r1
 800970c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800970e:	2300      	movs	r3, #0
 8009710:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009712:	2300      	movs	r3, #0
 8009714:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800971c:	78fa      	ldrb	r2, [r7, #3]
 800971e:	4611      	mov	r1, r2
 8009720:	4618      	mov	r0, r3
 8009722:	f7fb fa84 	bl	8004c2e <HAL_PCD_EP_ClrStall>
 8009726:	4603      	mov	r3, r0
 8009728:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800972a:	7bfb      	ldrb	r3, [r7, #15]
 800972c:	4618      	mov	r0, r3
 800972e:	f000 f8b5 	bl	800989c <USBD_Get_USB_Status>
 8009732:	4603      	mov	r3, r0
 8009734:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009736:	7bbb      	ldrb	r3, [r7, #14]
}
 8009738:	4618      	mov	r0, r3
 800973a:	3710      	adds	r7, #16
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009740:	b480      	push	{r7}
 8009742:	b085      	sub	sp, #20
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	460b      	mov	r3, r1
 800974a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009752:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009754:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009758:	2b00      	cmp	r3, #0
 800975a:	da0b      	bge.n	8009774 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800975c:	78fb      	ldrb	r3, [r7, #3]
 800975e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009762:	68f9      	ldr	r1, [r7, #12]
 8009764:	4613      	mov	r3, r2
 8009766:	00db      	lsls	r3, r3, #3
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	440b      	add	r3, r1
 800976e:	333e      	adds	r3, #62	; 0x3e
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	e00b      	b.n	800978c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009774:	78fb      	ldrb	r3, [r7, #3]
 8009776:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800977a:	68f9      	ldr	r1, [r7, #12]
 800977c:	4613      	mov	r3, r2
 800977e:	00db      	lsls	r3, r3, #3
 8009780:	1a9b      	subs	r3, r3, r2
 8009782:	009b      	lsls	r3, r3, #2
 8009784:	440b      	add	r3, r1
 8009786:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800978a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800978c:	4618      	mov	r0, r3
 800978e:	3714      	adds	r7, #20
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	460b      	mov	r3, r1
 80097a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097a4:	2300      	movs	r3, #0
 80097a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80097b2:	78fa      	ldrb	r2, [r7, #3]
 80097b4:	4611      	mov	r1, r2
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7fb f851 	bl	800485e <HAL_PCD_SetAddress>
 80097bc:	4603      	mov	r3, r0
 80097be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c0:	7bfb      	ldrb	r3, [r7, #15]
 80097c2:	4618      	mov	r0, r3
 80097c4:	f000 f86a 	bl	800989c <USBD_Get_USB_Status>
 80097c8:	4603      	mov	r3, r0
 80097ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b086      	sub	sp, #24
 80097da:	af00      	add	r7, sp, #0
 80097dc:	60f8      	str	r0, [r7, #12]
 80097de:	607a      	str	r2, [r7, #4]
 80097e0:	603b      	str	r3, [r7, #0]
 80097e2:	460b      	mov	r3, r1
 80097e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ea:	2300      	movs	r3, #0
 80097ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80097f4:	7af9      	ldrb	r1, [r7, #11]
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	687a      	ldr	r2, [r7, #4]
 80097fa:	f7fb f96a 	bl	8004ad2 <HAL_PCD_EP_Transmit>
 80097fe:	4603      	mov	r3, r0
 8009800:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009802:	7dfb      	ldrb	r3, [r7, #23]
 8009804:	4618      	mov	r0, r3
 8009806:	f000 f849 	bl	800989c <USBD_Get_USB_Status>
 800980a:	4603      	mov	r3, r0
 800980c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800980e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009810:	4618      	mov	r0, r3
 8009812:	3718      	adds	r7, #24
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b086      	sub	sp, #24
 800981c:	af00      	add	r7, sp, #0
 800981e:	60f8      	str	r0, [r7, #12]
 8009820:	607a      	str	r2, [r7, #4]
 8009822:	603b      	str	r3, [r7, #0]
 8009824:	460b      	mov	r3, r1
 8009826:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009828:	2300      	movs	r3, #0
 800982a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009836:	7af9      	ldrb	r1, [r7, #11]
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	f7fb f8e6 	bl	8004a0c <HAL_PCD_EP_Receive>
 8009840:	4603      	mov	r3, r0
 8009842:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009844:	7dfb      	ldrb	r3, [r7, #23]
 8009846:	4618      	mov	r0, r3
 8009848:	f000 f828 	bl	800989c <USBD_Get_USB_Status>
 800984c:	4603      	mov	r3, r0
 800984e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009850:	7dbb      	ldrb	r3, [r7, #22]
}
 8009852:	4618      	mov	r0, r3
 8009854:	3718      	adds	r7, #24
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}

0800985a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800985a:	b580      	push	{r7, lr}
 800985c:	b082      	sub	sp, #8
 800985e:	af00      	add	r7, sp, #0
 8009860:	6078      	str	r0, [r7, #4]
 8009862:	460b      	mov	r3, r1
 8009864:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800986c:	78fa      	ldrb	r2, [r7, #3]
 800986e:	4611      	mov	r1, r2
 8009870:	4618      	mov	r0, r3
 8009872:	f7fb f916 	bl	8004aa2 <HAL_PCD_EP_GetRxCount>
 8009876:	4603      	mov	r3, r0
}
 8009878:	4618      	mov	r0, r3
 800987a:	3708      	adds	r7, #8
 800987c:	46bd      	mov	sp, r7
 800987e:	bd80      	pop	{r7, pc}

08009880 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009888:	4b03      	ldr	r3, [pc, #12]	; (8009898 <USBD_static_malloc+0x18>)
}
 800988a:	4618      	mov	r0, r3
 800988c:	370c      	adds	r7, #12
 800988e:	46bd      	mov	sp, r7
 8009890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	20000744 	.word	0x20000744

0800989c <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800989c:	b480      	push	{r7}
 800989e:	b085      	sub	sp, #20
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	4603      	mov	r3, r0
 80098a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098a6:	2300      	movs	r3, #0
 80098a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80098aa:	79fb      	ldrb	r3, [r7, #7]
 80098ac:	2b03      	cmp	r3, #3
 80098ae:	d817      	bhi.n	80098e0 <USBD_Get_USB_Status+0x44>
 80098b0:	a201      	add	r2, pc, #4	; (adr r2, 80098b8 <USBD_Get_USB_Status+0x1c>)
 80098b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098b6:	bf00      	nop
 80098b8:	080098c9 	.word	0x080098c9
 80098bc:	080098cf 	.word	0x080098cf
 80098c0:	080098d5 	.word	0x080098d5
 80098c4:	080098db 	.word	0x080098db
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80098c8:	2300      	movs	r3, #0
 80098ca:	73fb      	strb	r3, [r7, #15]
    break;
 80098cc:	e00b      	b.n	80098e6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80098ce:	2303      	movs	r3, #3
 80098d0:	73fb      	strb	r3, [r7, #15]
    break;
 80098d2:	e008      	b.n	80098e6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80098d4:	2301      	movs	r3, #1
 80098d6:	73fb      	strb	r3, [r7, #15]
    break;
 80098d8:	e005      	b.n	80098e6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80098da:	2303      	movs	r3, #3
 80098dc:	73fb      	strb	r3, [r7, #15]
    break;
 80098de:	e002      	b.n	80098e6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80098e0:	2303      	movs	r3, #3
 80098e2:	73fb      	strb	r3, [r7, #15]
    break;
 80098e4:	bf00      	nop
  }
  return usb_status;
 80098e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3714      	adds	r7, #20
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr

080098f4 <__errno>:
 80098f4:	4b01      	ldr	r3, [pc, #4]	; (80098fc <__errno+0x8>)
 80098f6:	6818      	ldr	r0, [r3, #0]
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	200001ac 	.word	0x200001ac

08009900 <__libc_init_array>:
 8009900:	b570      	push	{r4, r5, r6, lr}
 8009902:	4d0d      	ldr	r5, [pc, #52]	; (8009938 <__libc_init_array+0x38>)
 8009904:	4c0d      	ldr	r4, [pc, #52]	; (800993c <__libc_init_array+0x3c>)
 8009906:	1b64      	subs	r4, r4, r5
 8009908:	10a4      	asrs	r4, r4, #2
 800990a:	2600      	movs	r6, #0
 800990c:	42a6      	cmp	r6, r4
 800990e:	d109      	bne.n	8009924 <__libc_init_array+0x24>
 8009910:	4d0b      	ldr	r5, [pc, #44]	; (8009940 <__libc_init_array+0x40>)
 8009912:	4c0c      	ldr	r4, [pc, #48]	; (8009944 <__libc_init_array+0x44>)
 8009914:	f001 f84c 	bl	800a9b0 <_init>
 8009918:	1b64      	subs	r4, r4, r5
 800991a:	10a4      	asrs	r4, r4, #2
 800991c:	2600      	movs	r6, #0
 800991e:	42a6      	cmp	r6, r4
 8009920:	d105      	bne.n	800992e <__libc_init_array+0x2e>
 8009922:	bd70      	pop	{r4, r5, r6, pc}
 8009924:	f855 3b04 	ldr.w	r3, [r5], #4
 8009928:	4798      	blx	r3
 800992a:	3601      	adds	r6, #1
 800992c:	e7ee      	b.n	800990c <__libc_init_array+0xc>
 800992e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009932:	4798      	blx	r3
 8009934:	3601      	adds	r6, #1
 8009936:	e7f2      	b.n	800991e <__libc_init_array+0x1e>
 8009938:	0800bfec 	.word	0x0800bfec
 800993c:	0800bfec 	.word	0x0800bfec
 8009940:	0800bfec 	.word	0x0800bfec
 8009944:	0800bff0 	.word	0x0800bff0

08009948 <memset>:
 8009948:	4402      	add	r2, r0
 800994a:	4603      	mov	r3, r0
 800994c:	4293      	cmp	r3, r2
 800994e:	d100      	bne.n	8009952 <memset+0xa>
 8009950:	4770      	bx	lr
 8009952:	f803 1b01 	strb.w	r1, [r3], #1
 8009956:	e7f9      	b.n	800994c <memset+0x4>

08009958 <_puts_r>:
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	460e      	mov	r6, r1
 800995c:	4605      	mov	r5, r0
 800995e:	b118      	cbz	r0, 8009968 <_puts_r+0x10>
 8009960:	6983      	ldr	r3, [r0, #24]
 8009962:	b90b      	cbnz	r3, 8009968 <_puts_r+0x10>
 8009964:	f000 fa68 	bl	8009e38 <__sinit>
 8009968:	69ab      	ldr	r3, [r5, #24]
 800996a:	68ac      	ldr	r4, [r5, #8]
 800996c:	b913      	cbnz	r3, 8009974 <_puts_r+0x1c>
 800996e:	4628      	mov	r0, r5
 8009970:	f000 fa62 	bl	8009e38 <__sinit>
 8009974:	4b2c      	ldr	r3, [pc, #176]	; (8009a28 <_puts_r+0xd0>)
 8009976:	429c      	cmp	r4, r3
 8009978:	d120      	bne.n	80099bc <_puts_r+0x64>
 800997a:	686c      	ldr	r4, [r5, #4]
 800997c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800997e:	07db      	lsls	r3, r3, #31
 8009980:	d405      	bmi.n	800998e <_puts_r+0x36>
 8009982:	89a3      	ldrh	r3, [r4, #12]
 8009984:	0598      	lsls	r0, r3, #22
 8009986:	d402      	bmi.n	800998e <_puts_r+0x36>
 8009988:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800998a:	f000 faf3 	bl	8009f74 <__retarget_lock_acquire_recursive>
 800998e:	89a3      	ldrh	r3, [r4, #12]
 8009990:	0719      	lsls	r1, r3, #28
 8009992:	d51d      	bpl.n	80099d0 <_puts_r+0x78>
 8009994:	6923      	ldr	r3, [r4, #16]
 8009996:	b1db      	cbz	r3, 80099d0 <_puts_r+0x78>
 8009998:	3e01      	subs	r6, #1
 800999a:	68a3      	ldr	r3, [r4, #8]
 800999c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80099a0:	3b01      	subs	r3, #1
 80099a2:	60a3      	str	r3, [r4, #8]
 80099a4:	bb39      	cbnz	r1, 80099f6 <_puts_r+0x9e>
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	da38      	bge.n	8009a1c <_puts_r+0xc4>
 80099aa:	4622      	mov	r2, r4
 80099ac:	210a      	movs	r1, #10
 80099ae:	4628      	mov	r0, r5
 80099b0:	f000 f868 	bl	8009a84 <__swbuf_r>
 80099b4:	3001      	adds	r0, #1
 80099b6:	d011      	beq.n	80099dc <_puts_r+0x84>
 80099b8:	250a      	movs	r5, #10
 80099ba:	e011      	b.n	80099e0 <_puts_r+0x88>
 80099bc:	4b1b      	ldr	r3, [pc, #108]	; (8009a2c <_puts_r+0xd4>)
 80099be:	429c      	cmp	r4, r3
 80099c0:	d101      	bne.n	80099c6 <_puts_r+0x6e>
 80099c2:	68ac      	ldr	r4, [r5, #8]
 80099c4:	e7da      	b.n	800997c <_puts_r+0x24>
 80099c6:	4b1a      	ldr	r3, [pc, #104]	; (8009a30 <_puts_r+0xd8>)
 80099c8:	429c      	cmp	r4, r3
 80099ca:	bf08      	it	eq
 80099cc:	68ec      	ldreq	r4, [r5, #12]
 80099ce:	e7d5      	b.n	800997c <_puts_r+0x24>
 80099d0:	4621      	mov	r1, r4
 80099d2:	4628      	mov	r0, r5
 80099d4:	f000 f8a8 	bl	8009b28 <__swsetup_r>
 80099d8:	2800      	cmp	r0, #0
 80099da:	d0dd      	beq.n	8009998 <_puts_r+0x40>
 80099dc:	f04f 35ff 	mov.w	r5, #4294967295
 80099e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099e2:	07da      	lsls	r2, r3, #31
 80099e4:	d405      	bmi.n	80099f2 <_puts_r+0x9a>
 80099e6:	89a3      	ldrh	r3, [r4, #12]
 80099e8:	059b      	lsls	r3, r3, #22
 80099ea:	d402      	bmi.n	80099f2 <_puts_r+0x9a>
 80099ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099ee:	f000 fac2 	bl	8009f76 <__retarget_lock_release_recursive>
 80099f2:	4628      	mov	r0, r5
 80099f4:	bd70      	pop	{r4, r5, r6, pc}
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	da04      	bge.n	8009a04 <_puts_r+0xac>
 80099fa:	69a2      	ldr	r2, [r4, #24]
 80099fc:	429a      	cmp	r2, r3
 80099fe:	dc06      	bgt.n	8009a0e <_puts_r+0xb6>
 8009a00:	290a      	cmp	r1, #10
 8009a02:	d004      	beq.n	8009a0e <_puts_r+0xb6>
 8009a04:	6823      	ldr	r3, [r4, #0]
 8009a06:	1c5a      	adds	r2, r3, #1
 8009a08:	6022      	str	r2, [r4, #0]
 8009a0a:	7019      	strb	r1, [r3, #0]
 8009a0c:	e7c5      	b.n	800999a <_puts_r+0x42>
 8009a0e:	4622      	mov	r2, r4
 8009a10:	4628      	mov	r0, r5
 8009a12:	f000 f837 	bl	8009a84 <__swbuf_r>
 8009a16:	3001      	adds	r0, #1
 8009a18:	d1bf      	bne.n	800999a <_puts_r+0x42>
 8009a1a:	e7df      	b.n	80099dc <_puts_r+0x84>
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	250a      	movs	r5, #10
 8009a20:	1c5a      	adds	r2, r3, #1
 8009a22:	6022      	str	r2, [r4, #0]
 8009a24:	701d      	strb	r5, [r3, #0]
 8009a26:	e7db      	b.n	80099e0 <_puts_r+0x88>
 8009a28:	0800bf70 	.word	0x0800bf70
 8009a2c:	0800bf90 	.word	0x0800bf90
 8009a30:	0800bf50 	.word	0x0800bf50

08009a34 <puts>:
 8009a34:	4b02      	ldr	r3, [pc, #8]	; (8009a40 <puts+0xc>)
 8009a36:	4601      	mov	r1, r0
 8009a38:	6818      	ldr	r0, [r3, #0]
 8009a3a:	f7ff bf8d 	b.w	8009958 <_puts_r>
 8009a3e:	bf00      	nop
 8009a40:	200001ac 	.word	0x200001ac

08009a44 <siprintf>:
 8009a44:	b40e      	push	{r1, r2, r3}
 8009a46:	b500      	push	{lr}
 8009a48:	b09c      	sub	sp, #112	; 0x70
 8009a4a:	ab1d      	add	r3, sp, #116	; 0x74
 8009a4c:	9002      	str	r0, [sp, #8]
 8009a4e:	9006      	str	r0, [sp, #24]
 8009a50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a54:	4809      	ldr	r0, [pc, #36]	; (8009a7c <siprintf+0x38>)
 8009a56:	9107      	str	r1, [sp, #28]
 8009a58:	9104      	str	r1, [sp, #16]
 8009a5a:	4909      	ldr	r1, [pc, #36]	; (8009a80 <siprintf+0x3c>)
 8009a5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a60:	9105      	str	r1, [sp, #20]
 8009a62:	6800      	ldr	r0, [r0, #0]
 8009a64:	9301      	str	r3, [sp, #4]
 8009a66:	a902      	add	r1, sp, #8
 8009a68:	f000 fbf0 	bl	800a24c <_svfiprintf_r>
 8009a6c:	9b02      	ldr	r3, [sp, #8]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	701a      	strb	r2, [r3, #0]
 8009a72:	b01c      	add	sp, #112	; 0x70
 8009a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a78:	b003      	add	sp, #12
 8009a7a:	4770      	bx	lr
 8009a7c:	200001ac 	.word	0x200001ac
 8009a80:	ffff0208 	.word	0xffff0208

08009a84 <__swbuf_r>:
 8009a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a86:	460e      	mov	r6, r1
 8009a88:	4614      	mov	r4, r2
 8009a8a:	4605      	mov	r5, r0
 8009a8c:	b118      	cbz	r0, 8009a96 <__swbuf_r+0x12>
 8009a8e:	6983      	ldr	r3, [r0, #24]
 8009a90:	b90b      	cbnz	r3, 8009a96 <__swbuf_r+0x12>
 8009a92:	f000 f9d1 	bl	8009e38 <__sinit>
 8009a96:	4b21      	ldr	r3, [pc, #132]	; (8009b1c <__swbuf_r+0x98>)
 8009a98:	429c      	cmp	r4, r3
 8009a9a:	d12b      	bne.n	8009af4 <__swbuf_r+0x70>
 8009a9c:	686c      	ldr	r4, [r5, #4]
 8009a9e:	69a3      	ldr	r3, [r4, #24]
 8009aa0:	60a3      	str	r3, [r4, #8]
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	071a      	lsls	r2, r3, #28
 8009aa6:	d52f      	bpl.n	8009b08 <__swbuf_r+0x84>
 8009aa8:	6923      	ldr	r3, [r4, #16]
 8009aaa:	b36b      	cbz	r3, 8009b08 <__swbuf_r+0x84>
 8009aac:	6923      	ldr	r3, [r4, #16]
 8009aae:	6820      	ldr	r0, [r4, #0]
 8009ab0:	1ac0      	subs	r0, r0, r3
 8009ab2:	6963      	ldr	r3, [r4, #20]
 8009ab4:	b2f6      	uxtb	r6, r6
 8009ab6:	4283      	cmp	r3, r0
 8009ab8:	4637      	mov	r7, r6
 8009aba:	dc04      	bgt.n	8009ac6 <__swbuf_r+0x42>
 8009abc:	4621      	mov	r1, r4
 8009abe:	4628      	mov	r0, r5
 8009ac0:	f000 f926 	bl	8009d10 <_fflush_r>
 8009ac4:	bb30      	cbnz	r0, 8009b14 <__swbuf_r+0x90>
 8009ac6:	68a3      	ldr	r3, [r4, #8]
 8009ac8:	3b01      	subs	r3, #1
 8009aca:	60a3      	str	r3, [r4, #8]
 8009acc:	6823      	ldr	r3, [r4, #0]
 8009ace:	1c5a      	adds	r2, r3, #1
 8009ad0:	6022      	str	r2, [r4, #0]
 8009ad2:	701e      	strb	r6, [r3, #0]
 8009ad4:	6963      	ldr	r3, [r4, #20]
 8009ad6:	3001      	adds	r0, #1
 8009ad8:	4283      	cmp	r3, r0
 8009ada:	d004      	beq.n	8009ae6 <__swbuf_r+0x62>
 8009adc:	89a3      	ldrh	r3, [r4, #12]
 8009ade:	07db      	lsls	r3, r3, #31
 8009ae0:	d506      	bpl.n	8009af0 <__swbuf_r+0x6c>
 8009ae2:	2e0a      	cmp	r6, #10
 8009ae4:	d104      	bne.n	8009af0 <__swbuf_r+0x6c>
 8009ae6:	4621      	mov	r1, r4
 8009ae8:	4628      	mov	r0, r5
 8009aea:	f000 f911 	bl	8009d10 <_fflush_r>
 8009aee:	b988      	cbnz	r0, 8009b14 <__swbuf_r+0x90>
 8009af0:	4638      	mov	r0, r7
 8009af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009af4:	4b0a      	ldr	r3, [pc, #40]	; (8009b20 <__swbuf_r+0x9c>)
 8009af6:	429c      	cmp	r4, r3
 8009af8:	d101      	bne.n	8009afe <__swbuf_r+0x7a>
 8009afa:	68ac      	ldr	r4, [r5, #8]
 8009afc:	e7cf      	b.n	8009a9e <__swbuf_r+0x1a>
 8009afe:	4b09      	ldr	r3, [pc, #36]	; (8009b24 <__swbuf_r+0xa0>)
 8009b00:	429c      	cmp	r4, r3
 8009b02:	bf08      	it	eq
 8009b04:	68ec      	ldreq	r4, [r5, #12]
 8009b06:	e7ca      	b.n	8009a9e <__swbuf_r+0x1a>
 8009b08:	4621      	mov	r1, r4
 8009b0a:	4628      	mov	r0, r5
 8009b0c:	f000 f80c 	bl	8009b28 <__swsetup_r>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d0cb      	beq.n	8009aac <__swbuf_r+0x28>
 8009b14:	f04f 37ff 	mov.w	r7, #4294967295
 8009b18:	e7ea      	b.n	8009af0 <__swbuf_r+0x6c>
 8009b1a:	bf00      	nop
 8009b1c:	0800bf70 	.word	0x0800bf70
 8009b20:	0800bf90 	.word	0x0800bf90
 8009b24:	0800bf50 	.word	0x0800bf50

08009b28 <__swsetup_r>:
 8009b28:	4b32      	ldr	r3, [pc, #200]	; (8009bf4 <__swsetup_r+0xcc>)
 8009b2a:	b570      	push	{r4, r5, r6, lr}
 8009b2c:	681d      	ldr	r5, [r3, #0]
 8009b2e:	4606      	mov	r6, r0
 8009b30:	460c      	mov	r4, r1
 8009b32:	b125      	cbz	r5, 8009b3e <__swsetup_r+0x16>
 8009b34:	69ab      	ldr	r3, [r5, #24]
 8009b36:	b913      	cbnz	r3, 8009b3e <__swsetup_r+0x16>
 8009b38:	4628      	mov	r0, r5
 8009b3a:	f000 f97d 	bl	8009e38 <__sinit>
 8009b3e:	4b2e      	ldr	r3, [pc, #184]	; (8009bf8 <__swsetup_r+0xd0>)
 8009b40:	429c      	cmp	r4, r3
 8009b42:	d10f      	bne.n	8009b64 <__swsetup_r+0x3c>
 8009b44:	686c      	ldr	r4, [r5, #4]
 8009b46:	89a3      	ldrh	r3, [r4, #12]
 8009b48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b4c:	0719      	lsls	r1, r3, #28
 8009b4e:	d42c      	bmi.n	8009baa <__swsetup_r+0x82>
 8009b50:	06dd      	lsls	r5, r3, #27
 8009b52:	d411      	bmi.n	8009b78 <__swsetup_r+0x50>
 8009b54:	2309      	movs	r3, #9
 8009b56:	6033      	str	r3, [r6, #0]
 8009b58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b5c:	81a3      	strh	r3, [r4, #12]
 8009b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b62:	e03e      	b.n	8009be2 <__swsetup_r+0xba>
 8009b64:	4b25      	ldr	r3, [pc, #148]	; (8009bfc <__swsetup_r+0xd4>)
 8009b66:	429c      	cmp	r4, r3
 8009b68:	d101      	bne.n	8009b6e <__swsetup_r+0x46>
 8009b6a:	68ac      	ldr	r4, [r5, #8]
 8009b6c:	e7eb      	b.n	8009b46 <__swsetup_r+0x1e>
 8009b6e:	4b24      	ldr	r3, [pc, #144]	; (8009c00 <__swsetup_r+0xd8>)
 8009b70:	429c      	cmp	r4, r3
 8009b72:	bf08      	it	eq
 8009b74:	68ec      	ldreq	r4, [r5, #12]
 8009b76:	e7e6      	b.n	8009b46 <__swsetup_r+0x1e>
 8009b78:	0758      	lsls	r0, r3, #29
 8009b7a:	d512      	bpl.n	8009ba2 <__swsetup_r+0x7a>
 8009b7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b7e:	b141      	cbz	r1, 8009b92 <__swsetup_r+0x6a>
 8009b80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b84:	4299      	cmp	r1, r3
 8009b86:	d002      	beq.n	8009b8e <__swsetup_r+0x66>
 8009b88:	4630      	mov	r0, r6
 8009b8a:	f000 fa59 	bl	800a040 <_free_r>
 8009b8e:	2300      	movs	r3, #0
 8009b90:	6363      	str	r3, [r4, #52]	; 0x34
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b98:	81a3      	strh	r3, [r4, #12]
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	6063      	str	r3, [r4, #4]
 8009b9e:	6923      	ldr	r3, [r4, #16]
 8009ba0:	6023      	str	r3, [r4, #0]
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	f043 0308 	orr.w	r3, r3, #8
 8009ba8:	81a3      	strh	r3, [r4, #12]
 8009baa:	6923      	ldr	r3, [r4, #16]
 8009bac:	b94b      	cbnz	r3, 8009bc2 <__swsetup_r+0x9a>
 8009bae:	89a3      	ldrh	r3, [r4, #12]
 8009bb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009bb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bb8:	d003      	beq.n	8009bc2 <__swsetup_r+0x9a>
 8009bba:	4621      	mov	r1, r4
 8009bbc:	4630      	mov	r0, r6
 8009bbe:	f000 f9ff 	bl	8009fc0 <__smakebuf_r>
 8009bc2:	89a0      	ldrh	r0, [r4, #12]
 8009bc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009bc8:	f010 0301 	ands.w	r3, r0, #1
 8009bcc:	d00a      	beq.n	8009be4 <__swsetup_r+0xbc>
 8009bce:	2300      	movs	r3, #0
 8009bd0:	60a3      	str	r3, [r4, #8]
 8009bd2:	6963      	ldr	r3, [r4, #20]
 8009bd4:	425b      	negs	r3, r3
 8009bd6:	61a3      	str	r3, [r4, #24]
 8009bd8:	6923      	ldr	r3, [r4, #16]
 8009bda:	b943      	cbnz	r3, 8009bee <__swsetup_r+0xc6>
 8009bdc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009be0:	d1ba      	bne.n	8009b58 <__swsetup_r+0x30>
 8009be2:	bd70      	pop	{r4, r5, r6, pc}
 8009be4:	0781      	lsls	r1, r0, #30
 8009be6:	bf58      	it	pl
 8009be8:	6963      	ldrpl	r3, [r4, #20]
 8009bea:	60a3      	str	r3, [r4, #8]
 8009bec:	e7f4      	b.n	8009bd8 <__swsetup_r+0xb0>
 8009bee:	2000      	movs	r0, #0
 8009bf0:	e7f7      	b.n	8009be2 <__swsetup_r+0xba>
 8009bf2:	bf00      	nop
 8009bf4:	200001ac 	.word	0x200001ac
 8009bf8:	0800bf70 	.word	0x0800bf70
 8009bfc:	0800bf90 	.word	0x0800bf90
 8009c00:	0800bf50 	.word	0x0800bf50

08009c04 <__sflush_r>:
 8009c04:	898a      	ldrh	r2, [r1, #12]
 8009c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c0a:	4605      	mov	r5, r0
 8009c0c:	0710      	lsls	r0, r2, #28
 8009c0e:	460c      	mov	r4, r1
 8009c10:	d458      	bmi.n	8009cc4 <__sflush_r+0xc0>
 8009c12:	684b      	ldr	r3, [r1, #4]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	dc05      	bgt.n	8009c24 <__sflush_r+0x20>
 8009c18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	dc02      	bgt.n	8009c24 <__sflush_r+0x20>
 8009c1e:	2000      	movs	r0, #0
 8009c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c26:	2e00      	cmp	r6, #0
 8009c28:	d0f9      	beq.n	8009c1e <__sflush_r+0x1a>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c30:	682f      	ldr	r7, [r5, #0]
 8009c32:	602b      	str	r3, [r5, #0]
 8009c34:	d032      	beq.n	8009c9c <__sflush_r+0x98>
 8009c36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c38:	89a3      	ldrh	r3, [r4, #12]
 8009c3a:	075a      	lsls	r2, r3, #29
 8009c3c:	d505      	bpl.n	8009c4a <__sflush_r+0x46>
 8009c3e:	6863      	ldr	r3, [r4, #4]
 8009c40:	1ac0      	subs	r0, r0, r3
 8009c42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c44:	b10b      	cbz	r3, 8009c4a <__sflush_r+0x46>
 8009c46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c48:	1ac0      	subs	r0, r0, r3
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c50:	6a21      	ldr	r1, [r4, #32]
 8009c52:	4628      	mov	r0, r5
 8009c54:	47b0      	blx	r6
 8009c56:	1c43      	adds	r3, r0, #1
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	d106      	bne.n	8009c6a <__sflush_r+0x66>
 8009c5c:	6829      	ldr	r1, [r5, #0]
 8009c5e:	291d      	cmp	r1, #29
 8009c60:	d82c      	bhi.n	8009cbc <__sflush_r+0xb8>
 8009c62:	4a2a      	ldr	r2, [pc, #168]	; (8009d0c <__sflush_r+0x108>)
 8009c64:	40ca      	lsrs	r2, r1
 8009c66:	07d6      	lsls	r6, r2, #31
 8009c68:	d528      	bpl.n	8009cbc <__sflush_r+0xb8>
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	6062      	str	r2, [r4, #4]
 8009c6e:	04d9      	lsls	r1, r3, #19
 8009c70:	6922      	ldr	r2, [r4, #16]
 8009c72:	6022      	str	r2, [r4, #0]
 8009c74:	d504      	bpl.n	8009c80 <__sflush_r+0x7c>
 8009c76:	1c42      	adds	r2, r0, #1
 8009c78:	d101      	bne.n	8009c7e <__sflush_r+0x7a>
 8009c7a:	682b      	ldr	r3, [r5, #0]
 8009c7c:	b903      	cbnz	r3, 8009c80 <__sflush_r+0x7c>
 8009c7e:	6560      	str	r0, [r4, #84]	; 0x54
 8009c80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c82:	602f      	str	r7, [r5, #0]
 8009c84:	2900      	cmp	r1, #0
 8009c86:	d0ca      	beq.n	8009c1e <__sflush_r+0x1a>
 8009c88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c8c:	4299      	cmp	r1, r3
 8009c8e:	d002      	beq.n	8009c96 <__sflush_r+0x92>
 8009c90:	4628      	mov	r0, r5
 8009c92:	f000 f9d5 	bl	800a040 <_free_r>
 8009c96:	2000      	movs	r0, #0
 8009c98:	6360      	str	r0, [r4, #52]	; 0x34
 8009c9a:	e7c1      	b.n	8009c20 <__sflush_r+0x1c>
 8009c9c:	6a21      	ldr	r1, [r4, #32]
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	4628      	mov	r0, r5
 8009ca2:	47b0      	blx	r6
 8009ca4:	1c41      	adds	r1, r0, #1
 8009ca6:	d1c7      	bne.n	8009c38 <__sflush_r+0x34>
 8009ca8:	682b      	ldr	r3, [r5, #0]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d0c4      	beq.n	8009c38 <__sflush_r+0x34>
 8009cae:	2b1d      	cmp	r3, #29
 8009cb0:	d001      	beq.n	8009cb6 <__sflush_r+0xb2>
 8009cb2:	2b16      	cmp	r3, #22
 8009cb4:	d101      	bne.n	8009cba <__sflush_r+0xb6>
 8009cb6:	602f      	str	r7, [r5, #0]
 8009cb8:	e7b1      	b.n	8009c1e <__sflush_r+0x1a>
 8009cba:	89a3      	ldrh	r3, [r4, #12]
 8009cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cc0:	81a3      	strh	r3, [r4, #12]
 8009cc2:	e7ad      	b.n	8009c20 <__sflush_r+0x1c>
 8009cc4:	690f      	ldr	r7, [r1, #16]
 8009cc6:	2f00      	cmp	r7, #0
 8009cc8:	d0a9      	beq.n	8009c1e <__sflush_r+0x1a>
 8009cca:	0793      	lsls	r3, r2, #30
 8009ccc:	680e      	ldr	r6, [r1, #0]
 8009cce:	bf08      	it	eq
 8009cd0:	694b      	ldreq	r3, [r1, #20]
 8009cd2:	600f      	str	r7, [r1, #0]
 8009cd4:	bf18      	it	ne
 8009cd6:	2300      	movne	r3, #0
 8009cd8:	eba6 0807 	sub.w	r8, r6, r7
 8009cdc:	608b      	str	r3, [r1, #8]
 8009cde:	f1b8 0f00 	cmp.w	r8, #0
 8009ce2:	dd9c      	ble.n	8009c1e <__sflush_r+0x1a>
 8009ce4:	6a21      	ldr	r1, [r4, #32]
 8009ce6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009ce8:	4643      	mov	r3, r8
 8009cea:	463a      	mov	r2, r7
 8009cec:	4628      	mov	r0, r5
 8009cee:	47b0      	blx	r6
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	dc06      	bgt.n	8009d02 <__sflush_r+0xfe>
 8009cf4:	89a3      	ldrh	r3, [r4, #12]
 8009cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cfa:	81a3      	strh	r3, [r4, #12]
 8009cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8009d00:	e78e      	b.n	8009c20 <__sflush_r+0x1c>
 8009d02:	4407      	add	r7, r0
 8009d04:	eba8 0800 	sub.w	r8, r8, r0
 8009d08:	e7e9      	b.n	8009cde <__sflush_r+0xda>
 8009d0a:	bf00      	nop
 8009d0c:	20400001 	.word	0x20400001

08009d10 <_fflush_r>:
 8009d10:	b538      	push	{r3, r4, r5, lr}
 8009d12:	690b      	ldr	r3, [r1, #16]
 8009d14:	4605      	mov	r5, r0
 8009d16:	460c      	mov	r4, r1
 8009d18:	b913      	cbnz	r3, 8009d20 <_fflush_r+0x10>
 8009d1a:	2500      	movs	r5, #0
 8009d1c:	4628      	mov	r0, r5
 8009d1e:	bd38      	pop	{r3, r4, r5, pc}
 8009d20:	b118      	cbz	r0, 8009d2a <_fflush_r+0x1a>
 8009d22:	6983      	ldr	r3, [r0, #24]
 8009d24:	b90b      	cbnz	r3, 8009d2a <_fflush_r+0x1a>
 8009d26:	f000 f887 	bl	8009e38 <__sinit>
 8009d2a:	4b14      	ldr	r3, [pc, #80]	; (8009d7c <_fflush_r+0x6c>)
 8009d2c:	429c      	cmp	r4, r3
 8009d2e:	d11b      	bne.n	8009d68 <_fflush_r+0x58>
 8009d30:	686c      	ldr	r4, [r5, #4]
 8009d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d0ef      	beq.n	8009d1a <_fflush_r+0xa>
 8009d3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d3c:	07d0      	lsls	r0, r2, #31
 8009d3e:	d404      	bmi.n	8009d4a <_fflush_r+0x3a>
 8009d40:	0599      	lsls	r1, r3, #22
 8009d42:	d402      	bmi.n	8009d4a <_fflush_r+0x3a>
 8009d44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d46:	f000 f915 	bl	8009f74 <__retarget_lock_acquire_recursive>
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	f7ff ff59 	bl	8009c04 <__sflush_r>
 8009d52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d54:	07da      	lsls	r2, r3, #31
 8009d56:	4605      	mov	r5, r0
 8009d58:	d4e0      	bmi.n	8009d1c <_fflush_r+0xc>
 8009d5a:	89a3      	ldrh	r3, [r4, #12]
 8009d5c:	059b      	lsls	r3, r3, #22
 8009d5e:	d4dd      	bmi.n	8009d1c <_fflush_r+0xc>
 8009d60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d62:	f000 f908 	bl	8009f76 <__retarget_lock_release_recursive>
 8009d66:	e7d9      	b.n	8009d1c <_fflush_r+0xc>
 8009d68:	4b05      	ldr	r3, [pc, #20]	; (8009d80 <_fflush_r+0x70>)
 8009d6a:	429c      	cmp	r4, r3
 8009d6c:	d101      	bne.n	8009d72 <_fflush_r+0x62>
 8009d6e:	68ac      	ldr	r4, [r5, #8]
 8009d70:	e7df      	b.n	8009d32 <_fflush_r+0x22>
 8009d72:	4b04      	ldr	r3, [pc, #16]	; (8009d84 <_fflush_r+0x74>)
 8009d74:	429c      	cmp	r4, r3
 8009d76:	bf08      	it	eq
 8009d78:	68ec      	ldreq	r4, [r5, #12]
 8009d7a:	e7da      	b.n	8009d32 <_fflush_r+0x22>
 8009d7c:	0800bf70 	.word	0x0800bf70
 8009d80:	0800bf90 	.word	0x0800bf90
 8009d84:	0800bf50 	.word	0x0800bf50

08009d88 <std>:
 8009d88:	2300      	movs	r3, #0
 8009d8a:	b510      	push	{r4, lr}
 8009d8c:	4604      	mov	r4, r0
 8009d8e:	e9c0 3300 	strd	r3, r3, [r0]
 8009d92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d96:	6083      	str	r3, [r0, #8]
 8009d98:	8181      	strh	r1, [r0, #12]
 8009d9a:	6643      	str	r3, [r0, #100]	; 0x64
 8009d9c:	81c2      	strh	r2, [r0, #14]
 8009d9e:	6183      	str	r3, [r0, #24]
 8009da0:	4619      	mov	r1, r3
 8009da2:	2208      	movs	r2, #8
 8009da4:	305c      	adds	r0, #92	; 0x5c
 8009da6:	f7ff fdcf 	bl	8009948 <memset>
 8009daa:	4b05      	ldr	r3, [pc, #20]	; (8009dc0 <std+0x38>)
 8009dac:	6263      	str	r3, [r4, #36]	; 0x24
 8009dae:	4b05      	ldr	r3, [pc, #20]	; (8009dc4 <std+0x3c>)
 8009db0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009db2:	4b05      	ldr	r3, [pc, #20]	; (8009dc8 <std+0x40>)
 8009db4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009db6:	4b05      	ldr	r3, [pc, #20]	; (8009dcc <std+0x44>)
 8009db8:	6224      	str	r4, [r4, #32]
 8009dba:	6323      	str	r3, [r4, #48]	; 0x30
 8009dbc:	bd10      	pop	{r4, pc}
 8009dbe:	bf00      	nop
 8009dc0:	0800a795 	.word	0x0800a795
 8009dc4:	0800a7b7 	.word	0x0800a7b7
 8009dc8:	0800a7ef 	.word	0x0800a7ef
 8009dcc:	0800a813 	.word	0x0800a813

08009dd0 <_cleanup_r>:
 8009dd0:	4901      	ldr	r1, [pc, #4]	; (8009dd8 <_cleanup_r+0x8>)
 8009dd2:	f000 b8af 	b.w	8009f34 <_fwalk_reent>
 8009dd6:	bf00      	nop
 8009dd8:	08009d11 	.word	0x08009d11

08009ddc <__sfmoreglue>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	1e4a      	subs	r2, r1, #1
 8009de0:	2568      	movs	r5, #104	; 0x68
 8009de2:	4355      	muls	r5, r2
 8009de4:	460e      	mov	r6, r1
 8009de6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009dea:	f000 f979 	bl	800a0e0 <_malloc_r>
 8009dee:	4604      	mov	r4, r0
 8009df0:	b140      	cbz	r0, 8009e04 <__sfmoreglue+0x28>
 8009df2:	2100      	movs	r1, #0
 8009df4:	e9c0 1600 	strd	r1, r6, [r0]
 8009df8:	300c      	adds	r0, #12
 8009dfa:	60a0      	str	r0, [r4, #8]
 8009dfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009e00:	f7ff fda2 	bl	8009948 <memset>
 8009e04:	4620      	mov	r0, r4
 8009e06:	bd70      	pop	{r4, r5, r6, pc}

08009e08 <__sfp_lock_acquire>:
 8009e08:	4801      	ldr	r0, [pc, #4]	; (8009e10 <__sfp_lock_acquire+0x8>)
 8009e0a:	f000 b8b3 	b.w	8009f74 <__retarget_lock_acquire_recursive>
 8009e0e:	bf00      	nop
 8009e10:	20002da4 	.word	0x20002da4

08009e14 <__sfp_lock_release>:
 8009e14:	4801      	ldr	r0, [pc, #4]	; (8009e1c <__sfp_lock_release+0x8>)
 8009e16:	f000 b8ae 	b.w	8009f76 <__retarget_lock_release_recursive>
 8009e1a:	bf00      	nop
 8009e1c:	20002da4 	.word	0x20002da4

08009e20 <__sinit_lock_acquire>:
 8009e20:	4801      	ldr	r0, [pc, #4]	; (8009e28 <__sinit_lock_acquire+0x8>)
 8009e22:	f000 b8a7 	b.w	8009f74 <__retarget_lock_acquire_recursive>
 8009e26:	bf00      	nop
 8009e28:	20002d9f 	.word	0x20002d9f

08009e2c <__sinit_lock_release>:
 8009e2c:	4801      	ldr	r0, [pc, #4]	; (8009e34 <__sinit_lock_release+0x8>)
 8009e2e:	f000 b8a2 	b.w	8009f76 <__retarget_lock_release_recursive>
 8009e32:	bf00      	nop
 8009e34:	20002d9f 	.word	0x20002d9f

08009e38 <__sinit>:
 8009e38:	b510      	push	{r4, lr}
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	f7ff fff0 	bl	8009e20 <__sinit_lock_acquire>
 8009e40:	69a3      	ldr	r3, [r4, #24]
 8009e42:	b11b      	cbz	r3, 8009e4c <__sinit+0x14>
 8009e44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e48:	f7ff bff0 	b.w	8009e2c <__sinit_lock_release>
 8009e4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009e50:	6523      	str	r3, [r4, #80]	; 0x50
 8009e52:	4b13      	ldr	r3, [pc, #76]	; (8009ea0 <__sinit+0x68>)
 8009e54:	4a13      	ldr	r2, [pc, #76]	; (8009ea4 <__sinit+0x6c>)
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	62a2      	str	r2, [r4, #40]	; 0x28
 8009e5a:	42a3      	cmp	r3, r4
 8009e5c:	bf04      	itt	eq
 8009e5e:	2301      	moveq	r3, #1
 8009e60:	61a3      	streq	r3, [r4, #24]
 8009e62:	4620      	mov	r0, r4
 8009e64:	f000 f820 	bl	8009ea8 <__sfp>
 8009e68:	6060      	str	r0, [r4, #4]
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	f000 f81c 	bl	8009ea8 <__sfp>
 8009e70:	60a0      	str	r0, [r4, #8]
 8009e72:	4620      	mov	r0, r4
 8009e74:	f000 f818 	bl	8009ea8 <__sfp>
 8009e78:	2200      	movs	r2, #0
 8009e7a:	60e0      	str	r0, [r4, #12]
 8009e7c:	2104      	movs	r1, #4
 8009e7e:	6860      	ldr	r0, [r4, #4]
 8009e80:	f7ff ff82 	bl	8009d88 <std>
 8009e84:	68a0      	ldr	r0, [r4, #8]
 8009e86:	2201      	movs	r2, #1
 8009e88:	2109      	movs	r1, #9
 8009e8a:	f7ff ff7d 	bl	8009d88 <std>
 8009e8e:	68e0      	ldr	r0, [r4, #12]
 8009e90:	2202      	movs	r2, #2
 8009e92:	2112      	movs	r1, #18
 8009e94:	f7ff ff78 	bl	8009d88 <std>
 8009e98:	2301      	movs	r3, #1
 8009e9a:	61a3      	str	r3, [r4, #24]
 8009e9c:	e7d2      	b.n	8009e44 <__sinit+0xc>
 8009e9e:	bf00      	nop
 8009ea0:	0800bf4c 	.word	0x0800bf4c
 8009ea4:	08009dd1 	.word	0x08009dd1

08009ea8 <__sfp>:
 8009ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eaa:	4607      	mov	r7, r0
 8009eac:	f7ff ffac 	bl	8009e08 <__sfp_lock_acquire>
 8009eb0:	4b1e      	ldr	r3, [pc, #120]	; (8009f2c <__sfp+0x84>)
 8009eb2:	681e      	ldr	r6, [r3, #0]
 8009eb4:	69b3      	ldr	r3, [r6, #24]
 8009eb6:	b913      	cbnz	r3, 8009ebe <__sfp+0x16>
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f7ff ffbd 	bl	8009e38 <__sinit>
 8009ebe:	3648      	adds	r6, #72	; 0x48
 8009ec0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	d503      	bpl.n	8009ed0 <__sfp+0x28>
 8009ec8:	6833      	ldr	r3, [r6, #0]
 8009eca:	b30b      	cbz	r3, 8009f10 <__sfp+0x68>
 8009ecc:	6836      	ldr	r6, [r6, #0]
 8009ece:	e7f7      	b.n	8009ec0 <__sfp+0x18>
 8009ed0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ed4:	b9d5      	cbnz	r5, 8009f0c <__sfp+0x64>
 8009ed6:	4b16      	ldr	r3, [pc, #88]	; (8009f30 <__sfp+0x88>)
 8009ed8:	60e3      	str	r3, [r4, #12]
 8009eda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ede:	6665      	str	r5, [r4, #100]	; 0x64
 8009ee0:	f000 f847 	bl	8009f72 <__retarget_lock_init_recursive>
 8009ee4:	f7ff ff96 	bl	8009e14 <__sfp_lock_release>
 8009ee8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009eec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009ef0:	6025      	str	r5, [r4, #0]
 8009ef2:	61a5      	str	r5, [r4, #24]
 8009ef4:	2208      	movs	r2, #8
 8009ef6:	4629      	mov	r1, r5
 8009ef8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009efc:	f7ff fd24 	bl	8009948 <memset>
 8009f00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009f04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009f08:	4620      	mov	r0, r4
 8009f0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f0c:	3468      	adds	r4, #104	; 0x68
 8009f0e:	e7d9      	b.n	8009ec4 <__sfp+0x1c>
 8009f10:	2104      	movs	r1, #4
 8009f12:	4638      	mov	r0, r7
 8009f14:	f7ff ff62 	bl	8009ddc <__sfmoreglue>
 8009f18:	4604      	mov	r4, r0
 8009f1a:	6030      	str	r0, [r6, #0]
 8009f1c:	2800      	cmp	r0, #0
 8009f1e:	d1d5      	bne.n	8009ecc <__sfp+0x24>
 8009f20:	f7ff ff78 	bl	8009e14 <__sfp_lock_release>
 8009f24:	230c      	movs	r3, #12
 8009f26:	603b      	str	r3, [r7, #0]
 8009f28:	e7ee      	b.n	8009f08 <__sfp+0x60>
 8009f2a:	bf00      	nop
 8009f2c:	0800bf4c 	.word	0x0800bf4c
 8009f30:	ffff0001 	.word	0xffff0001

08009f34 <_fwalk_reent>:
 8009f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f38:	4606      	mov	r6, r0
 8009f3a:	4688      	mov	r8, r1
 8009f3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f40:	2700      	movs	r7, #0
 8009f42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f46:	f1b9 0901 	subs.w	r9, r9, #1
 8009f4a:	d505      	bpl.n	8009f58 <_fwalk_reent+0x24>
 8009f4c:	6824      	ldr	r4, [r4, #0]
 8009f4e:	2c00      	cmp	r4, #0
 8009f50:	d1f7      	bne.n	8009f42 <_fwalk_reent+0xe>
 8009f52:	4638      	mov	r0, r7
 8009f54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f58:	89ab      	ldrh	r3, [r5, #12]
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	d907      	bls.n	8009f6e <_fwalk_reent+0x3a>
 8009f5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f62:	3301      	adds	r3, #1
 8009f64:	d003      	beq.n	8009f6e <_fwalk_reent+0x3a>
 8009f66:	4629      	mov	r1, r5
 8009f68:	4630      	mov	r0, r6
 8009f6a:	47c0      	blx	r8
 8009f6c:	4307      	orrs	r7, r0
 8009f6e:	3568      	adds	r5, #104	; 0x68
 8009f70:	e7e9      	b.n	8009f46 <_fwalk_reent+0x12>

08009f72 <__retarget_lock_init_recursive>:
 8009f72:	4770      	bx	lr

08009f74 <__retarget_lock_acquire_recursive>:
 8009f74:	4770      	bx	lr

08009f76 <__retarget_lock_release_recursive>:
 8009f76:	4770      	bx	lr

08009f78 <__swhatbuf_r>:
 8009f78:	b570      	push	{r4, r5, r6, lr}
 8009f7a:	460e      	mov	r6, r1
 8009f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f80:	2900      	cmp	r1, #0
 8009f82:	b096      	sub	sp, #88	; 0x58
 8009f84:	4614      	mov	r4, r2
 8009f86:	461d      	mov	r5, r3
 8009f88:	da07      	bge.n	8009f9a <__swhatbuf_r+0x22>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	602b      	str	r3, [r5, #0]
 8009f8e:	89b3      	ldrh	r3, [r6, #12]
 8009f90:	061a      	lsls	r2, r3, #24
 8009f92:	d410      	bmi.n	8009fb6 <__swhatbuf_r+0x3e>
 8009f94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f98:	e00e      	b.n	8009fb8 <__swhatbuf_r+0x40>
 8009f9a:	466a      	mov	r2, sp
 8009f9c:	f000 fc60 	bl	800a860 <_fstat_r>
 8009fa0:	2800      	cmp	r0, #0
 8009fa2:	dbf2      	blt.n	8009f8a <__swhatbuf_r+0x12>
 8009fa4:	9a01      	ldr	r2, [sp, #4]
 8009fa6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009faa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009fae:	425a      	negs	r2, r3
 8009fb0:	415a      	adcs	r2, r3
 8009fb2:	602a      	str	r2, [r5, #0]
 8009fb4:	e7ee      	b.n	8009f94 <__swhatbuf_r+0x1c>
 8009fb6:	2340      	movs	r3, #64	; 0x40
 8009fb8:	2000      	movs	r0, #0
 8009fba:	6023      	str	r3, [r4, #0]
 8009fbc:	b016      	add	sp, #88	; 0x58
 8009fbe:	bd70      	pop	{r4, r5, r6, pc}

08009fc0 <__smakebuf_r>:
 8009fc0:	898b      	ldrh	r3, [r1, #12]
 8009fc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009fc4:	079d      	lsls	r5, r3, #30
 8009fc6:	4606      	mov	r6, r0
 8009fc8:	460c      	mov	r4, r1
 8009fca:	d507      	bpl.n	8009fdc <__smakebuf_r+0x1c>
 8009fcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	6123      	str	r3, [r4, #16]
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	6163      	str	r3, [r4, #20]
 8009fd8:	b002      	add	sp, #8
 8009fda:	bd70      	pop	{r4, r5, r6, pc}
 8009fdc:	ab01      	add	r3, sp, #4
 8009fde:	466a      	mov	r2, sp
 8009fe0:	f7ff ffca 	bl	8009f78 <__swhatbuf_r>
 8009fe4:	9900      	ldr	r1, [sp, #0]
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	4630      	mov	r0, r6
 8009fea:	f000 f879 	bl	800a0e0 <_malloc_r>
 8009fee:	b948      	cbnz	r0, 800a004 <__smakebuf_r+0x44>
 8009ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ff4:	059a      	lsls	r2, r3, #22
 8009ff6:	d4ef      	bmi.n	8009fd8 <__smakebuf_r+0x18>
 8009ff8:	f023 0303 	bic.w	r3, r3, #3
 8009ffc:	f043 0302 	orr.w	r3, r3, #2
 800a000:	81a3      	strh	r3, [r4, #12]
 800a002:	e7e3      	b.n	8009fcc <__smakebuf_r+0xc>
 800a004:	4b0d      	ldr	r3, [pc, #52]	; (800a03c <__smakebuf_r+0x7c>)
 800a006:	62b3      	str	r3, [r6, #40]	; 0x28
 800a008:	89a3      	ldrh	r3, [r4, #12]
 800a00a:	6020      	str	r0, [r4, #0]
 800a00c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a010:	81a3      	strh	r3, [r4, #12]
 800a012:	9b00      	ldr	r3, [sp, #0]
 800a014:	6163      	str	r3, [r4, #20]
 800a016:	9b01      	ldr	r3, [sp, #4]
 800a018:	6120      	str	r0, [r4, #16]
 800a01a:	b15b      	cbz	r3, 800a034 <__smakebuf_r+0x74>
 800a01c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a020:	4630      	mov	r0, r6
 800a022:	f000 fc2f 	bl	800a884 <_isatty_r>
 800a026:	b128      	cbz	r0, 800a034 <__smakebuf_r+0x74>
 800a028:	89a3      	ldrh	r3, [r4, #12]
 800a02a:	f023 0303 	bic.w	r3, r3, #3
 800a02e:	f043 0301 	orr.w	r3, r3, #1
 800a032:	81a3      	strh	r3, [r4, #12]
 800a034:	89a0      	ldrh	r0, [r4, #12]
 800a036:	4305      	orrs	r5, r0
 800a038:	81a5      	strh	r5, [r4, #12]
 800a03a:	e7cd      	b.n	8009fd8 <__smakebuf_r+0x18>
 800a03c:	08009dd1 	.word	0x08009dd1

0800a040 <_free_r>:
 800a040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a042:	2900      	cmp	r1, #0
 800a044:	d048      	beq.n	800a0d8 <_free_r+0x98>
 800a046:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a04a:	9001      	str	r0, [sp, #4]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	f1a1 0404 	sub.w	r4, r1, #4
 800a052:	bfb8      	it	lt
 800a054:	18e4      	addlt	r4, r4, r3
 800a056:	f000 fc5f 	bl	800a918 <__malloc_lock>
 800a05a:	4a20      	ldr	r2, [pc, #128]	; (800a0dc <_free_r+0x9c>)
 800a05c:	9801      	ldr	r0, [sp, #4]
 800a05e:	6813      	ldr	r3, [r2, #0]
 800a060:	4615      	mov	r5, r2
 800a062:	b933      	cbnz	r3, 800a072 <_free_r+0x32>
 800a064:	6063      	str	r3, [r4, #4]
 800a066:	6014      	str	r4, [r2, #0]
 800a068:	b003      	add	sp, #12
 800a06a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a06e:	f000 bc59 	b.w	800a924 <__malloc_unlock>
 800a072:	42a3      	cmp	r3, r4
 800a074:	d90b      	bls.n	800a08e <_free_r+0x4e>
 800a076:	6821      	ldr	r1, [r4, #0]
 800a078:	1862      	adds	r2, r4, r1
 800a07a:	4293      	cmp	r3, r2
 800a07c:	bf04      	itt	eq
 800a07e:	681a      	ldreq	r2, [r3, #0]
 800a080:	685b      	ldreq	r3, [r3, #4]
 800a082:	6063      	str	r3, [r4, #4]
 800a084:	bf04      	itt	eq
 800a086:	1852      	addeq	r2, r2, r1
 800a088:	6022      	streq	r2, [r4, #0]
 800a08a:	602c      	str	r4, [r5, #0]
 800a08c:	e7ec      	b.n	800a068 <_free_r+0x28>
 800a08e:	461a      	mov	r2, r3
 800a090:	685b      	ldr	r3, [r3, #4]
 800a092:	b10b      	cbz	r3, 800a098 <_free_r+0x58>
 800a094:	42a3      	cmp	r3, r4
 800a096:	d9fa      	bls.n	800a08e <_free_r+0x4e>
 800a098:	6811      	ldr	r1, [r2, #0]
 800a09a:	1855      	adds	r5, r2, r1
 800a09c:	42a5      	cmp	r5, r4
 800a09e:	d10b      	bne.n	800a0b8 <_free_r+0x78>
 800a0a0:	6824      	ldr	r4, [r4, #0]
 800a0a2:	4421      	add	r1, r4
 800a0a4:	1854      	adds	r4, r2, r1
 800a0a6:	42a3      	cmp	r3, r4
 800a0a8:	6011      	str	r1, [r2, #0]
 800a0aa:	d1dd      	bne.n	800a068 <_free_r+0x28>
 800a0ac:	681c      	ldr	r4, [r3, #0]
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	6053      	str	r3, [r2, #4]
 800a0b2:	4421      	add	r1, r4
 800a0b4:	6011      	str	r1, [r2, #0]
 800a0b6:	e7d7      	b.n	800a068 <_free_r+0x28>
 800a0b8:	d902      	bls.n	800a0c0 <_free_r+0x80>
 800a0ba:	230c      	movs	r3, #12
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	e7d3      	b.n	800a068 <_free_r+0x28>
 800a0c0:	6825      	ldr	r5, [r4, #0]
 800a0c2:	1961      	adds	r1, r4, r5
 800a0c4:	428b      	cmp	r3, r1
 800a0c6:	bf04      	itt	eq
 800a0c8:	6819      	ldreq	r1, [r3, #0]
 800a0ca:	685b      	ldreq	r3, [r3, #4]
 800a0cc:	6063      	str	r3, [r4, #4]
 800a0ce:	bf04      	itt	eq
 800a0d0:	1949      	addeq	r1, r1, r5
 800a0d2:	6021      	streq	r1, [r4, #0]
 800a0d4:	6054      	str	r4, [r2, #4]
 800a0d6:	e7c7      	b.n	800a068 <_free_r+0x28>
 800a0d8:	b003      	add	sp, #12
 800a0da:	bd30      	pop	{r4, r5, pc}
 800a0dc:	20002318 	.word	0x20002318

0800a0e0 <_malloc_r>:
 800a0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e2:	1ccd      	adds	r5, r1, #3
 800a0e4:	f025 0503 	bic.w	r5, r5, #3
 800a0e8:	3508      	adds	r5, #8
 800a0ea:	2d0c      	cmp	r5, #12
 800a0ec:	bf38      	it	cc
 800a0ee:	250c      	movcc	r5, #12
 800a0f0:	2d00      	cmp	r5, #0
 800a0f2:	4606      	mov	r6, r0
 800a0f4:	db01      	blt.n	800a0fa <_malloc_r+0x1a>
 800a0f6:	42a9      	cmp	r1, r5
 800a0f8:	d903      	bls.n	800a102 <_malloc_r+0x22>
 800a0fa:	230c      	movs	r3, #12
 800a0fc:	6033      	str	r3, [r6, #0]
 800a0fe:	2000      	movs	r0, #0
 800a100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a102:	f000 fc09 	bl	800a918 <__malloc_lock>
 800a106:	4921      	ldr	r1, [pc, #132]	; (800a18c <_malloc_r+0xac>)
 800a108:	680a      	ldr	r2, [r1, #0]
 800a10a:	4614      	mov	r4, r2
 800a10c:	b99c      	cbnz	r4, 800a136 <_malloc_r+0x56>
 800a10e:	4f20      	ldr	r7, [pc, #128]	; (800a190 <_malloc_r+0xb0>)
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	b923      	cbnz	r3, 800a11e <_malloc_r+0x3e>
 800a114:	4621      	mov	r1, r4
 800a116:	4630      	mov	r0, r6
 800a118:	f000 fb2c 	bl	800a774 <_sbrk_r>
 800a11c:	6038      	str	r0, [r7, #0]
 800a11e:	4629      	mov	r1, r5
 800a120:	4630      	mov	r0, r6
 800a122:	f000 fb27 	bl	800a774 <_sbrk_r>
 800a126:	1c43      	adds	r3, r0, #1
 800a128:	d123      	bne.n	800a172 <_malloc_r+0x92>
 800a12a:	230c      	movs	r3, #12
 800a12c:	6033      	str	r3, [r6, #0]
 800a12e:	4630      	mov	r0, r6
 800a130:	f000 fbf8 	bl	800a924 <__malloc_unlock>
 800a134:	e7e3      	b.n	800a0fe <_malloc_r+0x1e>
 800a136:	6823      	ldr	r3, [r4, #0]
 800a138:	1b5b      	subs	r3, r3, r5
 800a13a:	d417      	bmi.n	800a16c <_malloc_r+0x8c>
 800a13c:	2b0b      	cmp	r3, #11
 800a13e:	d903      	bls.n	800a148 <_malloc_r+0x68>
 800a140:	6023      	str	r3, [r4, #0]
 800a142:	441c      	add	r4, r3
 800a144:	6025      	str	r5, [r4, #0]
 800a146:	e004      	b.n	800a152 <_malloc_r+0x72>
 800a148:	6863      	ldr	r3, [r4, #4]
 800a14a:	42a2      	cmp	r2, r4
 800a14c:	bf0c      	ite	eq
 800a14e:	600b      	streq	r3, [r1, #0]
 800a150:	6053      	strne	r3, [r2, #4]
 800a152:	4630      	mov	r0, r6
 800a154:	f000 fbe6 	bl	800a924 <__malloc_unlock>
 800a158:	f104 000b 	add.w	r0, r4, #11
 800a15c:	1d23      	adds	r3, r4, #4
 800a15e:	f020 0007 	bic.w	r0, r0, #7
 800a162:	1ac2      	subs	r2, r0, r3
 800a164:	d0cc      	beq.n	800a100 <_malloc_r+0x20>
 800a166:	1a1b      	subs	r3, r3, r0
 800a168:	50a3      	str	r3, [r4, r2]
 800a16a:	e7c9      	b.n	800a100 <_malloc_r+0x20>
 800a16c:	4622      	mov	r2, r4
 800a16e:	6864      	ldr	r4, [r4, #4]
 800a170:	e7cc      	b.n	800a10c <_malloc_r+0x2c>
 800a172:	1cc4      	adds	r4, r0, #3
 800a174:	f024 0403 	bic.w	r4, r4, #3
 800a178:	42a0      	cmp	r0, r4
 800a17a:	d0e3      	beq.n	800a144 <_malloc_r+0x64>
 800a17c:	1a21      	subs	r1, r4, r0
 800a17e:	4630      	mov	r0, r6
 800a180:	f000 faf8 	bl	800a774 <_sbrk_r>
 800a184:	3001      	adds	r0, #1
 800a186:	d1dd      	bne.n	800a144 <_malloc_r+0x64>
 800a188:	e7cf      	b.n	800a12a <_malloc_r+0x4a>
 800a18a:	bf00      	nop
 800a18c:	20002318 	.word	0x20002318
 800a190:	2000231c 	.word	0x2000231c

0800a194 <__ssputs_r>:
 800a194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a198:	688e      	ldr	r6, [r1, #8]
 800a19a:	429e      	cmp	r6, r3
 800a19c:	4682      	mov	sl, r0
 800a19e:	460c      	mov	r4, r1
 800a1a0:	4690      	mov	r8, r2
 800a1a2:	461f      	mov	r7, r3
 800a1a4:	d838      	bhi.n	800a218 <__ssputs_r+0x84>
 800a1a6:	898a      	ldrh	r2, [r1, #12]
 800a1a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1ac:	d032      	beq.n	800a214 <__ssputs_r+0x80>
 800a1ae:	6825      	ldr	r5, [r4, #0]
 800a1b0:	6909      	ldr	r1, [r1, #16]
 800a1b2:	eba5 0901 	sub.w	r9, r5, r1
 800a1b6:	6965      	ldr	r5, [r4, #20]
 800a1b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1bc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1c0:	3301      	adds	r3, #1
 800a1c2:	444b      	add	r3, r9
 800a1c4:	106d      	asrs	r5, r5, #1
 800a1c6:	429d      	cmp	r5, r3
 800a1c8:	bf38      	it	cc
 800a1ca:	461d      	movcc	r5, r3
 800a1cc:	0553      	lsls	r3, r2, #21
 800a1ce:	d531      	bpl.n	800a234 <__ssputs_r+0xa0>
 800a1d0:	4629      	mov	r1, r5
 800a1d2:	f7ff ff85 	bl	800a0e0 <_malloc_r>
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	b950      	cbnz	r0, 800a1f0 <__ssputs_r+0x5c>
 800a1da:	230c      	movs	r3, #12
 800a1dc:	f8ca 3000 	str.w	r3, [sl]
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1e6:	81a3      	strh	r3, [r4, #12]
 800a1e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1f0:	6921      	ldr	r1, [r4, #16]
 800a1f2:	464a      	mov	r2, r9
 800a1f4:	f000 fb68 	bl	800a8c8 <memcpy>
 800a1f8:	89a3      	ldrh	r3, [r4, #12]
 800a1fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	6126      	str	r6, [r4, #16]
 800a206:	6165      	str	r5, [r4, #20]
 800a208:	444e      	add	r6, r9
 800a20a:	eba5 0509 	sub.w	r5, r5, r9
 800a20e:	6026      	str	r6, [r4, #0]
 800a210:	60a5      	str	r5, [r4, #8]
 800a212:	463e      	mov	r6, r7
 800a214:	42be      	cmp	r6, r7
 800a216:	d900      	bls.n	800a21a <__ssputs_r+0x86>
 800a218:	463e      	mov	r6, r7
 800a21a:	4632      	mov	r2, r6
 800a21c:	6820      	ldr	r0, [r4, #0]
 800a21e:	4641      	mov	r1, r8
 800a220:	f000 fb60 	bl	800a8e4 <memmove>
 800a224:	68a3      	ldr	r3, [r4, #8]
 800a226:	6822      	ldr	r2, [r4, #0]
 800a228:	1b9b      	subs	r3, r3, r6
 800a22a:	4432      	add	r2, r6
 800a22c:	60a3      	str	r3, [r4, #8]
 800a22e:	6022      	str	r2, [r4, #0]
 800a230:	2000      	movs	r0, #0
 800a232:	e7db      	b.n	800a1ec <__ssputs_r+0x58>
 800a234:	462a      	mov	r2, r5
 800a236:	f000 fb7b 	bl	800a930 <_realloc_r>
 800a23a:	4606      	mov	r6, r0
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d1e1      	bne.n	800a204 <__ssputs_r+0x70>
 800a240:	6921      	ldr	r1, [r4, #16]
 800a242:	4650      	mov	r0, sl
 800a244:	f7ff fefc 	bl	800a040 <_free_r>
 800a248:	e7c7      	b.n	800a1da <__ssputs_r+0x46>
	...

0800a24c <_svfiprintf_r>:
 800a24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	4698      	mov	r8, r3
 800a252:	898b      	ldrh	r3, [r1, #12]
 800a254:	061b      	lsls	r3, r3, #24
 800a256:	b09d      	sub	sp, #116	; 0x74
 800a258:	4607      	mov	r7, r0
 800a25a:	460d      	mov	r5, r1
 800a25c:	4614      	mov	r4, r2
 800a25e:	d50e      	bpl.n	800a27e <_svfiprintf_r+0x32>
 800a260:	690b      	ldr	r3, [r1, #16]
 800a262:	b963      	cbnz	r3, 800a27e <_svfiprintf_r+0x32>
 800a264:	2140      	movs	r1, #64	; 0x40
 800a266:	f7ff ff3b 	bl	800a0e0 <_malloc_r>
 800a26a:	6028      	str	r0, [r5, #0]
 800a26c:	6128      	str	r0, [r5, #16]
 800a26e:	b920      	cbnz	r0, 800a27a <_svfiprintf_r+0x2e>
 800a270:	230c      	movs	r3, #12
 800a272:	603b      	str	r3, [r7, #0]
 800a274:	f04f 30ff 	mov.w	r0, #4294967295
 800a278:	e0d1      	b.n	800a41e <_svfiprintf_r+0x1d2>
 800a27a:	2340      	movs	r3, #64	; 0x40
 800a27c:	616b      	str	r3, [r5, #20]
 800a27e:	2300      	movs	r3, #0
 800a280:	9309      	str	r3, [sp, #36]	; 0x24
 800a282:	2320      	movs	r3, #32
 800a284:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a288:	f8cd 800c 	str.w	r8, [sp, #12]
 800a28c:	2330      	movs	r3, #48	; 0x30
 800a28e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a438 <_svfiprintf_r+0x1ec>
 800a292:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a296:	f04f 0901 	mov.w	r9, #1
 800a29a:	4623      	mov	r3, r4
 800a29c:	469a      	mov	sl, r3
 800a29e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2a2:	b10a      	cbz	r2, 800a2a8 <_svfiprintf_r+0x5c>
 800a2a4:	2a25      	cmp	r2, #37	; 0x25
 800a2a6:	d1f9      	bne.n	800a29c <_svfiprintf_r+0x50>
 800a2a8:	ebba 0b04 	subs.w	fp, sl, r4
 800a2ac:	d00b      	beq.n	800a2c6 <_svfiprintf_r+0x7a>
 800a2ae:	465b      	mov	r3, fp
 800a2b0:	4622      	mov	r2, r4
 800a2b2:	4629      	mov	r1, r5
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	f7ff ff6d 	bl	800a194 <__ssputs_r>
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	f000 80aa 	beq.w	800a414 <_svfiprintf_r+0x1c8>
 800a2c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2c2:	445a      	add	r2, fp
 800a2c4:	9209      	str	r2, [sp, #36]	; 0x24
 800a2c6:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	f000 80a2 	beq.w	800a414 <_svfiprintf_r+0x1c8>
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2da:	f10a 0a01 	add.w	sl, sl, #1
 800a2de:	9304      	str	r3, [sp, #16]
 800a2e0:	9307      	str	r3, [sp, #28]
 800a2e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2e6:	931a      	str	r3, [sp, #104]	; 0x68
 800a2e8:	4654      	mov	r4, sl
 800a2ea:	2205      	movs	r2, #5
 800a2ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2f0:	4851      	ldr	r0, [pc, #324]	; (800a438 <_svfiprintf_r+0x1ec>)
 800a2f2:	f7f5 ff7d 	bl	80001f0 <memchr>
 800a2f6:	9a04      	ldr	r2, [sp, #16]
 800a2f8:	b9d8      	cbnz	r0, 800a332 <_svfiprintf_r+0xe6>
 800a2fa:	06d0      	lsls	r0, r2, #27
 800a2fc:	bf44      	itt	mi
 800a2fe:	2320      	movmi	r3, #32
 800a300:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a304:	0711      	lsls	r1, r2, #28
 800a306:	bf44      	itt	mi
 800a308:	232b      	movmi	r3, #43	; 0x2b
 800a30a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a30e:	f89a 3000 	ldrb.w	r3, [sl]
 800a312:	2b2a      	cmp	r3, #42	; 0x2a
 800a314:	d015      	beq.n	800a342 <_svfiprintf_r+0xf6>
 800a316:	9a07      	ldr	r2, [sp, #28]
 800a318:	4654      	mov	r4, sl
 800a31a:	2000      	movs	r0, #0
 800a31c:	f04f 0c0a 	mov.w	ip, #10
 800a320:	4621      	mov	r1, r4
 800a322:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a326:	3b30      	subs	r3, #48	; 0x30
 800a328:	2b09      	cmp	r3, #9
 800a32a:	d94e      	bls.n	800a3ca <_svfiprintf_r+0x17e>
 800a32c:	b1b0      	cbz	r0, 800a35c <_svfiprintf_r+0x110>
 800a32e:	9207      	str	r2, [sp, #28]
 800a330:	e014      	b.n	800a35c <_svfiprintf_r+0x110>
 800a332:	eba0 0308 	sub.w	r3, r0, r8
 800a336:	fa09 f303 	lsl.w	r3, r9, r3
 800a33a:	4313      	orrs	r3, r2
 800a33c:	9304      	str	r3, [sp, #16]
 800a33e:	46a2      	mov	sl, r4
 800a340:	e7d2      	b.n	800a2e8 <_svfiprintf_r+0x9c>
 800a342:	9b03      	ldr	r3, [sp, #12]
 800a344:	1d19      	adds	r1, r3, #4
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	9103      	str	r1, [sp, #12]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	bfbb      	ittet	lt
 800a34e:	425b      	neglt	r3, r3
 800a350:	f042 0202 	orrlt.w	r2, r2, #2
 800a354:	9307      	strge	r3, [sp, #28]
 800a356:	9307      	strlt	r3, [sp, #28]
 800a358:	bfb8      	it	lt
 800a35a:	9204      	strlt	r2, [sp, #16]
 800a35c:	7823      	ldrb	r3, [r4, #0]
 800a35e:	2b2e      	cmp	r3, #46	; 0x2e
 800a360:	d10c      	bne.n	800a37c <_svfiprintf_r+0x130>
 800a362:	7863      	ldrb	r3, [r4, #1]
 800a364:	2b2a      	cmp	r3, #42	; 0x2a
 800a366:	d135      	bne.n	800a3d4 <_svfiprintf_r+0x188>
 800a368:	9b03      	ldr	r3, [sp, #12]
 800a36a:	1d1a      	adds	r2, r3, #4
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	9203      	str	r2, [sp, #12]
 800a370:	2b00      	cmp	r3, #0
 800a372:	bfb8      	it	lt
 800a374:	f04f 33ff 	movlt.w	r3, #4294967295
 800a378:	3402      	adds	r4, #2
 800a37a:	9305      	str	r3, [sp, #20]
 800a37c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a448 <_svfiprintf_r+0x1fc>
 800a380:	7821      	ldrb	r1, [r4, #0]
 800a382:	2203      	movs	r2, #3
 800a384:	4650      	mov	r0, sl
 800a386:	f7f5 ff33 	bl	80001f0 <memchr>
 800a38a:	b140      	cbz	r0, 800a39e <_svfiprintf_r+0x152>
 800a38c:	2340      	movs	r3, #64	; 0x40
 800a38e:	eba0 000a 	sub.w	r0, r0, sl
 800a392:	fa03 f000 	lsl.w	r0, r3, r0
 800a396:	9b04      	ldr	r3, [sp, #16]
 800a398:	4303      	orrs	r3, r0
 800a39a:	3401      	adds	r4, #1
 800a39c:	9304      	str	r3, [sp, #16]
 800a39e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a2:	4826      	ldr	r0, [pc, #152]	; (800a43c <_svfiprintf_r+0x1f0>)
 800a3a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3a8:	2206      	movs	r2, #6
 800a3aa:	f7f5 ff21 	bl	80001f0 <memchr>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	d038      	beq.n	800a424 <_svfiprintf_r+0x1d8>
 800a3b2:	4b23      	ldr	r3, [pc, #140]	; (800a440 <_svfiprintf_r+0x1f4>)
 800a3b4:	bb1b      	cbnz	r3, 800a3fe <_svfiprintf_r+0x1b2>
 800a3b6:	9b03      	ldr	r3, [sp, #12]
 800a3b8:	3307      	adds	r3, #7
 800a3ba:	f023 0307 	bic.w	r3, r3, #7
 800a3be:	3308      	adds	r3, #8
 800a3c0:	9303      	str	r3, [sp, #12]
 800a3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3c4:	4433      	add	r3, r6
 800a3c6:	9309      	str	r3, [sp, #36]	; 0x24
 800a3c8:	e767      	b.n	800a29a <_svfiprintf_r+0x4e>
 800a3ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ce:	460c      	mov	r4, r1
 800a3d0:	2001      	movs	r0, #1
 800a3d2:	e7a5      	b.n	800a320 <_svfiprintf_r+0xd4>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	3401      	adds	r4, #1
 800a3d8:	9305      	str	r3, [sp, #20]
 800a3da:	4619      	mov	r1, r3
 800a3dc:	f04f 0c0a 	mov.w	ip, #10
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3e6:	3a30      	subs	r2, #48	; 0x30
 800a3e8:	2a09      	cmp	r2, #9
 800a3ea:	d903      	bls.n	800a3f4 <_svfiprintf_r+0x1a8>
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d0c5      	beq.n	800a37c <_svfiprintf_r+0x130>
 800a3f0:	9105      	str	r1, [sp, #20]
 800a3f2:	e7c3      	b.n	800a37c <_svfiprintf_r+0x130>
 800a3f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e7f0      	b.n	800a3e0 <_svfiprintf_r+0x194>
 800a3fe:	ab03      	add	r3, sp, #12
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	462a      	mov	r2, r5
 800a404:	4b0f      	ldr	r3, [pc, #60]	; (800a444 <_svfiprintf_r+0x1f8>)
 800a406:	a904      	add	r1, sp, #16
 800a408:	4638      	mov	r0, r7
 800a40a:	f3af 8000 	nop.w
 800a40e:	1c42      	adds	r2, r0, #1
 800a410:	4606      	mov	r6, r0
 800a412:	d1d6      	bne.n	800a3c2 <_svfiprintf_r+0x176>
 800a414:	89ab      	ldrh	r3, [r5, #12]
 800a416:	065b      	lsls	r3, r3, #25
 800a418:	f53f af2c 	bmi.w	800a274 <_svfiprintf_r+0x28>
 800a41c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a41e:	b01d      	add	sp, #116	; 0x74
 800a420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a424:	ab03      	add	r3, sp, #12
 800a426:	9300      	str	r3, [sp, #0]
 800a428:	462a      	mov	r2, r5
 800a42a:	4b06      	ldr	r3, [pc, #24]	; (800a444 <_svfiprintf_r+0x1f8>)
 800a42c:	a904      	add	r1, sp, #16
 800a42e:	4638      	mov	r0, r7
 800a430:	f000 f87a 	bl	800a528 <_printf_i>
 800a434:	e7eb      	b.n	800a40e <_svfiprintf_r+0x1c2>
 800a436:	bf00      	nop
 800a438:	0800bfb0 	.word	0x0800bfb0
 800a43c:	0800bfba 	.word	0x0800bfba
 800a440:	00000000 	.word	0x00000000
 800a444:	0800a195 	.word	0x0800a195
 800a448:	0800bfb6 	.word	0x0800bfb6

0800a44c <_printf_common>:
 800a44c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a450:	4616      	mov	r6, r2
 800a452:	4699      	mov	r9, r3
 800a454:	688a      	ldr	r2, [r1, #8]
 800a456:	690b      	ldr	r3, [r1, #16]
 800a458:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a45c:	4293      	cmp	r3, r2
 800a45e:	bfb8      	it	lt
 800a460:	4613      	movlt	r3, r2
 800a462:	6033      	str	r3, [r6, #0]
 800a464:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a468:	4607      	mov	r7, r0
 800a46a:	460c      	mov	r4, r1
 800a46c:	b10a      	cbz	r2, 800a472 <_printf_common+0x26>
 800a46e:	3301      	adds	r3, #1
 800a470:	6033      	str	r3, [r6, #0]
 800a472:	6823      	ldr	r3, [r4, #0]
 800a474:	0699      	lsls	r1, r3, #26
 800a476:	bf42      	ittt	mi
 800a478:	6833      	ldrmi	r3, [r6, #0]
 800a47a:	3302      	addmi	r3, #2
 800a47c:	6033      	strmi	r3, [r6, #0]
 800a47e:	6825      	ldr	r5, [r4, #0]
 800a480:	f015 0506 	ands.w	r5, r5, #6
 800a484:	d106      	bne.n	800a494 <_printf_common+0x48>
 800a486:	f104 0a19 	add.w	sl, r4, #25
 800a48a:	68e3      	ldr	r3, [r4, #12]
 800a48c:	6832      	ldr	r2, [r6, #0]
 800a48e:	1a9b      	subs	r3, r3, r2
 800a490:	42ab      	cmp	r3, r5
 800a492:	dc26      	bgt.n	800a4e2 <_printf_common+0x96>
 800a494:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a498:	1e13      	subs	r3, r2, #0
 800a49a:	6822      	ldr	r2, [r4, #0]
 800a49c:	bf18      	it	ne
 800a49e:	2301      	movne	r3, #1
 800a4a0:	0692      	lsls	r2, r2, #26
 800a4a2:	d42b      	bmi.n	800a4fc <_printf_common+0xb0>
 800a4a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a4a8:	4649      	mov	r1, r9
 800a4aa:	4638      	mov	r0, r7
 800a4ac:	47c0      	blx	r8
 800a4ae:	3001      	adds	r0, #1
 800a4b0:	d01e      	beq.n	800a4f0 <_printf_common+0xa4>
 800a4b2:	6823      	ldr	r3, [r4, #0]
 800a4b4:	68e5      	ldr	r5, [r4, #12]
 800a4b6:	6832      	ldr	r2, [r6, #0]
 800a4b8:	f003 0306 	and.w	r3, r3, #6
 800a4bc:	2b04      	cmp	r3, #4
 800a4be:	bf08      	it	eq
 800a4c0:	1aad      	subeq	r5, r5, r2
 800a4c2:	68a3      	ldr	r3, [r4, #8]
 800a4c4:	6922      	ldr	r2, [r4, #16]
 800a4c6:	bf0c      	ite	eq
 800a4c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a4cc:	2500      	movne	r5, #0
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	bfc4      	itt	gt
 800a4d2:	1a9b      	subgt	r3, r3, r2
 800a4d4:	18ed      	addgt	r5, r5, r3
 800a4d6:	2600      	movs	r6, #0
 800a4d8:	341a      	adds	r4, #26
 800a4da:	42b5      	cmp	r5, r6
 800a4dc:	d11a      	bne.n	800a514 <_printf_common+0xc8>
 800a4de:	2000      	movs	r0, #0
 800a4e0:	e008      	b.n	800a4f4 <_printf_common+0xa8>
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	4652      	mov	r2, sl
 800a4e6:	4649      	mov	r1, r9
 800a4e8:	4638      	mov	r0, r7
 800a4ea:	47c0      	blx	r8
 800a4ec:	3001      	adds	r0, #1
 800a4ee:	d103      	bne.n	800a4f8 <_printf_common+0xac>
 800a4f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4f8:	3501      	adds	r5, #1
 800a4fa:	e7c6      	b.n	800a48a <_printf_common+0x3e>
 800a4fc:	18e1      	adds	r1, r4, r3
 800a4fe:	1c5a      	adds	r2, r3, #1
 800a500:	2030      	movs	r0, #48	; 0x30
 800a502:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a506:	4422      	add	r2, r4
 800a508:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a50c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a510:	3302      	adds	r3, #2
 800a512:	e7c7      	b.n	800a4a4 <_printf_common+0x58>
 800a514:	2301      	movs	r3, #1
 800a516:	4622      	mov	r2, r4
 800a518:	4649      	mov	r1, r9
 800a51a:	4638      	mov	r0, r7
 800a51c:	47c0      	blx	r8
 800a51e:	3001      	adds	r0, #1
 800a520:	d0e6      	beq.n	800a4f0 <_printf_common+0xa4>
 800a522:	3601      	adds	r6, #1
 800a524:	e7d9      	b.n	800a4da <_printf_common+0x8e>
	...

0800a528 <_printf_i>:
 800a528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a52c:	460c      	mov	r4, r1
 800a52e:	4691      	mov	r9, r2
 800a530:	7e27      	ldrb	r7, [r4, #24]
 800a532:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a534:	2f78      	cmp	r7, #120	; 0x78
 800a536:	4680      	mov	r8, r0
 800a538:	469a      	mov	sl, r3
 800a53a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a53e:	d807      	bhi.n	800a550 <_printf_i+0x28>
 800a540:	2f62      	cmp	r7, #98	; 0x62
 800a542:	d80a      	bhi.n	800a55a <_printf_i+0x32>
 800a544:	2f00      	cmp	r7, #0
 800a546:	f000 80d8 	beq.w	800a6fa <_printf_i+0x1d2>
 800a54a:	2f58      	cmp	r7, #88	; 0x58
 800a54c:	f000 80a3 	beq.w	800a696 <_printf_i+0x16e>
 800a550:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a554:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a558:	e03a      	b.n	800a5d0 <_printf_i+0xa8>
 800a55a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a55e:	2b15      	cmp	r3, #21
 800a560:	d8f6      	bhi.n	800a550 <_printf_i+0x28>
 800a562:	a001      	add	r0, pc, #4	; (adr r0, 800a568 <_printf_i+0x40>)
 800a564:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a568:	0800a5c1 	.word	0x0800a5c1
 800a56c:	0800a5d5 	.word	0x0800a5d5
 800a570:	0800a551 	.word	0x0800a551
 800a574:	0800a551 	.word	0x0800a551
 800a578:	0800a551 	.word	0x0800a551
 800a57c:	0800a551 	.word	0x0800a551
 800a580:	0800a5d5 	.word	0x0800a5d5
 800a584:	0800a551 	.word	0x0800a551
 800a588:	0800a551 	.word	0x0800a551
 800a58c:	0800a551 	.word	0x0800a551
 800a590:	0800a551 	.word	0x0800a551
 800a594:	0800a6e1 	.word	0x0800a6e1
 800a598:	0800a605 	.word	0x0800a605
 800a59c:	0800a6c3 	.word	0x0800a6c3
 800a5a0:	0800a551 	.word	0x0800a551
 800a5a4:	0800a551 	.word	0x0800a551
 800a5a8:	0800a703 	.word	0x0800a703
 800a5ac:	0800a551 	.word	0x0800a551
 800a5b0:	0800a605 	.word	0x0800a605
 800a5b4:	0800a551 	.word	0x0800a551
 800a5b8:	0800a551 	.word	0x0800a551
 800a5bc:	0800a6cb 	.word	0x0800a6cb
 800a5c0:	680b      	ldr	r3, [r1, #0]
 800a5c2:	1d1a      	adds	r2, r3, #4
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	600a      	str	r2, [r1, #0]
 800a5c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a5cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e0a3      	b.n	800a71c <_printf_i+0x1f4>
 800a5d4:	6825      	ldr	r5, [r4, #0]
 800a5d6:	6808      	ldr	r0, [r1, #0]
 800a5d8:	062e      	lsls	r6, r5, #24
 800a5da:	f100 0304 	add.w	r3, r0, #4
 800a5de:	d50a      	bpl.n	800a5f6 <_printf_i+0xce>
 800a5e0:	6805      	ldr	r5, [r0, #0]
 800a5e2:	600b      	str	r3, [r1, #0]
 800a5e4:	2d00      	cmp	r5, #0
 800a5e6:	da03      	bge.n	800a5f0 <_printf_i+0xc8>
 800a5e8:	232d      	movs	r3, #45	; 0x2d
 800a5ea:	426d      	negs	r5, r5
 800a5ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5f0:	485e      	ldr	r0, [pc, #376]	; (800a76c <_printf_i+0x244>)
 800a5f2:	230a      	movs	r3, #10
 800a5f4:	e019      	b.n	800a62a <_printf_i+0x102>
 800a5f6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a5fa:	6805      	ldr	r5, [r0, #0]
 800a5fc:	600b      	str	r3, [r1, #0]
 800a5fe:	bf18      	it	ne
 800a600:	b22d      	sxthne	r5, r5
 800a602:	e7ef      	b.n	800a5e4 <_printf_i+0xbc>
 800a604:	680b      	ldr	r3, [r1, #0]
 800a606:	6825      	ldr	r5, [r4, #0]
 800a608:	1d18      	adds	r0, r3, #4
 800a60a:	6008      	str	r0, [r1, #0]
 800a60c:	0628      	lsls	r0, r5, #24
 800a60e:	d501      	bpl.n	800a614 <_printf_i+0xec>
 800a610:	681d      	ldr	r5, [r3, #0]
 800a612:	e002      	b.n	800a61a <_printf_i+0xf2>
 800a614:	0669      	lsls	r1, r5, #25
 800a616:	d5fb      	bpl.n	800a610 <_printf_i+0xe8>
 800a618:	881d      	ldrh	r5, [r3, #0]
 800a61a:	4854      	ldr	r0, [pc, #336]	; (800a76c <_printf_i+0x244>)
 800a61c:	2f6f      	cmp	r7, #111	; 0x6f
 800a61e:	bf0c      	ite	eq
 800a620:	2308      	moveq	r3, #8
 800a622:	230a      	movne	r3, #10
 800a624:	2100      	movs	r1, #0
 800a626:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a62a:	6866      	ldr	r6, [r4, #4]
 800a62c:	60a6      	str	r6, [r4, #8]
 800a62e:	2e00      	cmp	r6, #0
 800a630:	bfa2      	ittt	ge
 800a632:	6821      	ldrge	r1, [r4, #0]
 800a634:	f021 0104 	bicge.w	r1, r1, #4
 800a638:	6021      	strge	r1, [r4, #0]
 800a63a:	b90d      	cbnz	r5, 800a640 <_printf_i+0x118>
 800a63c:	2e00      	cmp	r6, #0
 800a63e:	d04d      	beq.n	800a6dc <_printf_i+0x1b4>
 800a640:	4616      	mov	r6, r2
 800a642:	fbb5 f1f3 	udiv	r1, r5, r3
 800a646:	fb03 5711 	mls	r7, r3, r1, r5
 800a64a:	5dc7      	ldrb	r7, [r0, r7]
 800a64c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a650:	462f      	mov	r7, r5
 800a652:	42bb      	cmp	r3, r7
 800a654:	460d      	mov	r5, r1
 800a656:	d9f4      	bls.n	800a642 <_printf_i+0x11a>
 800a658:	2b08      	cmp	r3, #8
 800a65a:	d10b      	bne.n	800a674 <_printf_i+0x14c>
 800a65c:	6823      	ldr	r3, [r4, #0]
 800a65e:	07df      	lsls	r7, r3, #31
 800a660:	d508      	bpl.n	800a674 <_printf_i+0x14c>
 800a662:	6923      	ldr	r3, [r4, #16]
 800a664:	6861      	ldr	r1, [r4, #4]
 800a666:	4299      	cmp	r1, r3
 800a668:	bfde      	ittt	le
 800a66a:	2330      	movle	r3, #48	; 0x30
 800a66c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a670:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a674:	1b92      	subs	r2, r2, r6
 800a676:	6122      	str	r2, [r4, #16]
 800a678:	f8cd a000 	str.w	sl, [sp]
 800a67c:	464b      	mov	r3, r9
 800a67e:	aa03      	add	r2, sp, #12
 800a680:	4621      	mov	r1, r4
 800a682:	4640      	mov	r0, r8
 800a684:	f7ff fee2 	bl	800a44c <_printf_common>
 800a688:	3001      	adds	r0, #1
 800a68a:	d14c      	bne.n	800a726 <_printf_i+0x1fe>
 800a68c:	f04f 30ff 	mov.w	r0, #4294967295
 800a690:	b004      	add	sp, #16
 800a692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a696:	4835      	ldr	r0, [pc, #212]	; (800a76c <_printf_i+0x244>)
 800a698:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a69c:	6823      	ldr	r3, [r4, #0]
 800a69e:	680e      	ldr	r6, [r1, #0]
 800a6a0:	061f      	lsls	r7, r3, #24
 800a6a2:	f856 5b04 	ldr.w	r5, [r6], #4
 800a6a6:	600e      	str	r6, [r1, #0]
 800a6a8:	d514      	bpl.n	800a6d4 <_printf_i+0x1ac>
 800a6aa:	07d9      	lsls	r1, r3, #31
 800a6ac:	bf44      	itt	mi
 800a6ae:	f043 0320 	orrmi.w	r3, r3, #32
 800a6b2:	6023      	strmi	r3, [r4, #0]
 800a6b4:	b91d      	cbnz	r5, 800a6be <_printf_i+0x196>
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	f023 0320 	bic.w	r3, r3, #32
 800a6bc:	6023      	str	r3, [r4, #0]
 800a6be:	2310      	movs	r3, #16
 800a6c0:	e7b0      	b.n	800a624 <_printf_i+0xfc>
 800a6c2:	6823      	ldr	r3, [r4, #0]
 800a6c4:	f043 0320 	orr.w	r3, r3, #32
 800a6c8:	6023      	str	r3, [r4, #0]
 800a6ca:	2378      	movs	r3, #120	; 0x78
 800a6cc:	4828      	ldr	r0, [pc, #160]	; (800a770 <_printf_i+0x248>)
 800a6ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a6d2:	e7e3      	b.n	800a69c <_printf_i+0x174>
 800a6d4:	065e      	lsls	r6, r3, #25
 800a6d6:	bf48      	it	mi
 800a6d8:	b2ad      	uxthmi	r5, r5
 800a6da:	e7e6      	b.n	800a6aa <_printf_i+0x182>
 800a6dc:	4616      	mov	r6, r2
 800a6de:	e7bb      	b.n	800a658 <_printf_i+0x130>
 800a6e0:	680b      	ldr	r3, [r1, #0]
 800a6e2:	6826      	ldr	r6, [r4, #0]
 800a6e4:	6960      	ldr	r0, [r4, #20]
 800a6e6:	1d1d      	adds	r5, r3, #4
 800a6e8:	600d      	str	r5, [r1, #0]
 800a6ea:	0635      	lsls	r5, r6, #24
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	d501      	bpl.n	800a6f4 <_printf_i+0x1cc>
 800a6f0:	6018      	str	r0, [r3, #0]
 800a6f2:	e002      	b.n	800a6fa <_printf_i+0x1d2>
 800a6f4:	0671      	lsls	r1, r6, #25
 800a6f6:	d5fb      	bpl.n	800a6f0 <_printf_i+0x1c8>
 800a6f8:	8018      	strh	r0, [r3, #0]
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	6123      	str	r3, [r4, #16]
 800a6fe:	4616      	mov	r6, r2
 800a700:	e7ba      	b.n	800a678 <_printf_i+0x150>
 800a702:	680b      	ldr	r3, [r1, #0]
 800a704:	1d1a      	adds	r2, r3, #4
 800a706:	600a      	str	r2, [r1, #0]
 800a708:	681e      	ldr	r6, [r3, #0]
 800a70a:	6862      	ldr	r2, [r4, #4]
 800a70c:	2100      	movs	r1, #0
 800a70e:	4630      	mov	r0, r6
 800a710:	f7f5 fd6e 	bl	80001f0 <memchr>
 800a714:	b108      	cbz	r0, 800a71a <_printf_i+0x1f2>
 800a716:	1b80      	subs	r0, r0, r6
 800a718:	6060      	str	r0, [r4, #4]
 800a71a:	6863      	ldr	r3, [r4, #4]
 800a71c:	6123      	str	r3, [r4, #16]
 800a71e:	2300      	movs	r3, #0
 800a720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a724:	e7a8      	b.n	800a678 <_printf_i+0x150>
 800a726:	6923      	ldr	r3, [r4, #16]
 800a728:	4632      	mov	r2, r6
 800a72a:	4649      	mov	r1, r9
 800a72c:	4640      	mov	r0, r8
 800a72e:	47d0      	blx	sl
 800a730:	3001      	adds	r0, #1
 800a732:	d0ab      	beq.n	800a68c <_printf_i+0x164>
 800a734:	6823      	ldr	r3, [r4, #0]
 800a736:	079b      	lsls	r3, r3, #30
 800a738:	d413      	bmi.n	800a762 <_printf_i+0x23a>
 800a73a:	68e0      	ldr	r0, [r4, #12]
 800a73c:	9b03      	ldr	r3, [sp, #12]
 800a73e:	4298      	cmp	r0, r3
 800a740:	bfb8      	it	lt
 800a742:	4618      	movlt	r0, r3
 800a744:	e7a4      	b.n	800a690 <_printf_i+0x168>
 800a746:	2301      	movs	r3, #1
 800a748:	4632      	mov	r2, r6
 800a74a:	4649      	mov	r1, r9
 800a74c:	4640      	mov	r0, r8
 800a74e:	47d0      	blx	sl
 800a750:	3001      	adds	r0, #1
 800a752:	d09b      	beq.n	800a68c <_printf_i+0x164>
 800a754:	3501      	adds	r5, #1
 800a756:	68e3      	ldr	r3, [r4, #12]
 800a758:	9903      	ldr	r1, [sp, #12]
 800a75a:	1a5b      	subs	r3, r3, r1
 800a75c:	42ab      	cmp	r3, r5
 800a75e:	dcf2      	bgt.n	800a746 <_printf_i+0x21e>
 800a760:	e7eb      	b.n	800a73a <_printf_i+0x212>
 800a762:	2500      	movs	r5, #0
 800a764:	f104 0619 	add.w	r6, r4, #25
 800a768:	e7f5      	b.n	800a756 <_printf_i+0x22e>
 800a76a:	bf00      	nop
 800a76c:	0800bfc1 	.word	0x0800bfc1
 800a770:	0800bfd2 	.word	0x0800bfd2

0800a774 <_sbrk_r>:
 800a774:	b538      	push	{r3, r4, r5, lr}
 800a776:	4d06      	ldr	r5, [pc, #24]	; (800a790 <_sbrk_r+0x1c>)
 800a778:	2300      	movs	r3, #0
 800a77a:	4604      	mov	r4, r0
 800a77c:	4608      	mov	r0, r1
 800a77e:	602b      	str	r3, [r5, #0]
 800a780:	f7f7 f916 	bl	80019b0 <_sbrk>
 800a784:	1c43      	adds	r3, r0, #1
 800a786:	d102      	bne.n	800a78e <_sbrk_r+0x1a>
 800a788:	682b      	ldr	r3, [r5, #0]
 800a78a:	b103      	cbz	r3, 800a78e <_sbrk_r+0x1a>
 800a78c:	6023      	str	r3, [r4, #0]
 800a78e:	bd38      	pop	{r3, r4, r5, pc}
 800a790:	20002da8 	.word	0x20002da8

0800a794 <__sread>:
 800a794:	b510      	push	{r4, lr}
 800a796:	460c      	mov	r4, r1
 800a798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a79c:	f000 f8ee 	bl	800a97c <_read_r>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	bfab      	itete	ge
 800a7a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a7a6:	89a3      	ldrhlt	r3, [r4, #12]
 800a7a8:	181b      	addge	r3, r3, r0
 800a7aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a7ae:	bfac      	ite	ge
 800a7b0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a7b2:	81a3      	strhlt	r3, [r4, #12]
 800a7b4:	bd10      	pop	{r4, pc}

0800a7b6 <__swrite>:
 800a7b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ba:	461f      	mov	r7, r3
 800a7bc:	898b      	ldrh	r3, [r1, #12]
 800a7be:	05db      	lsls	r3, r3, #23
 800a7c0:	4605      	mov	r5, r0
 800a7c2:	460c      	mov	r4, r1
 800a7c4:	4616      	mov	r6, r2
 800a7c6:	d505      	bpl.n	800a7d4 <__swrite+0x1e>
 800a7c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7cc:	2302      	movs	r3, #2
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f000 f868 	bl	800a8a4 <_lseek_r>
 800a7d4:	89a3      	ldrh	r3, [r4, #12]
 800a7d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a7de:	81a3      	strh	r3, [r4, #12]
 800a7e0:	4632      	mov	r2, r6
 800a7e2:	463b      	mov	r3, r7
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ea:	f000 b817 	b.w	800a81c <_write_r>

0800a7ee <__sseek>:
 800a7ee:	b510      	push	{r4, lr}
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f6:	f000 f855 	bl	800a8a4 <_lseek_r>
 800a7fa:	1c43      	adds	r3, r0, #1
 800a7fc:	89a3      	ldrh	r3, [r4, #12]
 800a7fe:	bf15      	itete	ne
 800a800:	6560      	strne	r0, [r4, #84]	; 0x54
 800a802:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a806:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a80a:	81a3      	strheq	r3, [r4, #12]
 800a80c:	bf18      	it	ne
 800a80e:	81a3      	strhne	r3, [r4, #12]
 800a810:	bd10      	pop	{r4, pc}

0800a812 <__sclose>:
 800a812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a816:	f000 b813 	b.w	800a840 <_close_r>
	...

0800a81c <_write_r>:
 800a81c:	b538      	push	{r3, r4, r5, lr}
 800a81e:	4d07      	ldr	r5, [pc, #28]	; (800a83c <_write_r+0x20>)
 800a820:	4604      	mov	r4, r0
 800a822:	4608      	mov	r0, r1
 800a824:	4611      	mov	r1, r2
 800a826:	2200      	movs	r2, #0
 800a828:	602a      	str	r2, [r5, #0]
 800a82a:	461a      	mov	r2, r3
 800a82c:	f7f7 f86f 	bl	800190e <_write>
 800a830:	1c43      	adds	r3, r0, #1
 800a832:	d102      	bne.n	800a83a <_write_r+0x1e>
 800a834:	682b      	ldr	r3, [r5, #0]
 800a836:	b103      	cbz	r3, 800a83a <_write_r+0x1e>
 800a838:	6023      	str	r3, [r4, #0]
 800a83a:	bd38      	pop	{r3, r4, r5, pc}
 800a83c:	20002da8 	.word	0x20002da8

0800a840 <_close_r>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	4d06      	ldr	r5, [pc, #24]	; (800a85c <_close_r+0x1c>)
 800a844:	2300      	movs	r3, #0
 800a846:	4604      	mov	r4, r0
 800a848:	4608      	mov	r0, r1
 800a84a:	602b      	str	r3, [r5, #0]
 800a84c:	f7f7 f87b 	bl	8001946 <_close>
 800a850:	1c43      	adds	r3, r0, #1
 800a852:	d102      	bne.n	800a85a <_close_r+0x1a>
 800a854:	682b      	ldr	r3, [r5, #0]
 800a856:	b103      	cbz	r3, 800a85a <_close_r+0x1a>
 800a858:	6023      	str	r3, [r4, #0]
 800a85a:	bd38      	pop	{r3, r4, r5, pc}
 800a85c:	20002da8 	.word	0x20002da8

0800a860 <_fstat_r>:
 800a860:	b538      	push	{r3, r4, r5, lr}
 800a862:	4d07      	ldr	r5, [pc, #28]	; (800a880 <_fstat_r+0x20>)
 800a864:	2300      	movs	r3, #0
 800a866:	4604      	mov	r4, r0
 800a868:	4608      	mov	r0, r1
 800a86a:	4611      	mov	r1, r2
 800a86c:	602b      	str	r3, [r5, #0]
 800a86e:	f7f7 f876 	bl	800195e <_fstat>
 800a872:	1c43      	adds	r3, r0, #1
 800a874:	d102      	bne.n	800a87c <_fstat_r+0x1c>
 800a876:	682b      	ldr	r3, [r5, #0]
 800a878:	b103      	cbz	r3, 800a87c <_fstat_r+0x1c>
 800a87a:	6023      	str	r3, [r4, #0]
 800a87c:	bd38      	pop	{r3, r4, r5, pc}
 800a87e:	bf00      	nop
 800a880:	20002da8 	.word	0x20002da8

0800a884 <_isatty_r>:
 800a884:	b538      	push	{r3, r4, r5, lr}
 800a886:	4d06      	ldr	r5, [pc, #24]	; (800a8a0 <_isatty_r+0x1c>)
 800a888:	2300      	movs	r3, #0
 800a88a:	4604      	mov	r4, r0
 800a88c:	4608      	mov	r0, r1
 800a88e:	602b      	str	r3, [r5, #0]
 800a890:	f7f7 f875 	bl	800197e <_isatty>
 800a894:	1c43      	adds	r3, r0, #1
 800a896:	d102      	bne.n	800a89e <_isatty_r+0x1a>
 800a898:	682b      	ldr	r3, [r5, #0]
 800a89a:	b103      	cbz	r3, 800a89e <_isatty_r+0x1a>
 800a89c:	6023      	str	r3, [r4, #0]
 800a89e:	bd38      	pop	{r3, r4, r5, pc}
 800a8a0:	20002da8 	.word	0x20002da8

0800a8a4 <_lseek_r>:
 800a8a4:	b538      	push	{r3, r4, r5, lr}
 800a8a6:	4d07      	ldr	r5, [pc, #28]	; (800a8c4 <_lseek_r+0x20>)
 800a8a8:	4604      	mov	r4, r0
 800a8aa:	4608      	mov	r0, r1
 800a8ac:	4611      	mov	r1, r2
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	602a      	str	r2, [r5, #0]
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	f7f7 f86e 	bl	8001994 <_lseek>
 800a8b8:	1c43      	adds	r3, r0, #1
 800a8ba:	d102      	bne.n	800a8c2 <_lseek_r+0x1e>
 800a8bc:	682b      	ldr	r3, [r5, #0]
 800a8be:	b103      	cbz	r3, 800a8c2 <_lseek_r+0x1e>
 800a8c0:	6023      	str	r3, [r4, #0]
 800a8c2:	bd38      	pop	{r3, r4, r5, pc}
 800a8c4:	20002da8 	.word	0x20002da8

0800a8c8 <memcpy>:
 800a8c8:	440a      	add	r2, r1
 800a8ca:	4291      	cmp	r1, r2
 800a8cc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8d0:	d100      	bne.n	800a8d4 <memcpy+0xc>
 800a8d2:	4770      	bx	lr
 800a8d4:	b510      	push	{r4, lr}
 800a8d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8da:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8de:	4291      	cmp	r1, r2
 800a8e0:	d1f9      	bne.n	800a8d6 <memcpy+0xe>
 800a8e2:	bd10      	pop	{r4, pc}

0800a8e4 <memmove>:
 800a8e4:	4288      	cmp	r0, r1
 800a8e6:	b510      	push	{r4, lr}
 800a8e8:	eb01 0402 	add.w	r4, r1, r2
 800a8ec:	d902      	bls.n	800a8f4 <memmove+0x10>
 800a8ee:	4284      	cmp	r4, r0
 800a8f0:	4623      	mov	r3, r4
 800a8f2:	d807      	bhi.n	800a904 <memmove+0x20>
 800a8f4:	1e43      	subs	r3, r0, #1
 800a8f6:	42a1      	cmp	r1, r4
 800a8f8:	d008      	beq.n	800a90c <memmove+0x28>
 800a8fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a902:	e7f8      	b.n	800a8f6 <memmove+0x12>
 800a904:	4402      	add	r2, r0
 800a906:	4601      	mov	r1, r0
 800a908:	428a      	cmp	r2, r1
 800a90a:	d100      	bne.n	800a90e <memmove+0x2a>
 800a90c:	bd10      	pop	{r4, pc}
 800a90e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a912:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a916:	e7f7      	b.n	800a908 <memmove+0x24>

0800a918 <__malloc_lock>:
 800a918:	4801      	ldr	r0, [pc, #4]	; (800a920 <__malloc_lock+0x8>)
 800a91a:	f7ff bb2b 	b.w	8009f74 <__retarget_lock_acquire_recursive>
 800a91e:	bf00      	nop
 800a920:	20002da0 	.word	0x20002da0

0800a924 <__malloc_unlock>:
 800a924:	4801      	ldr	r0, [pc, #4]	; (800a92c <__malloc_unlock+0x8>)
 800a926:	f7ff bb26 	b.w	8009f76 <__retarget_lock_release_recursive>
 800a92a:	bf00      	nop
 800a92c:	20002da0 	.word	0x20002da0

0800a930 <_realloc_r>:
 800a930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a932:	4607      	mov	r7, r0
 800a934:	4614      	mov	r4, r2
 800a936:	460e      	mov	r6, r1
 800a938:	b921      	cbnz	r1, 800a944 <_realloc_r+0x14>
 800a93a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a93e:	4611      	mov	r1, r2
 800a940:	f7ff bbce 	b.w	800a0e0 <_malloc_r>
 800a944:	b922      	cbnz	r2, 800a950 <_realloc_r+0x20>
 800a946:	f7ff fb7b 	bl	800a040 <_free_r>
 800a94a:	4625      	mov	r5, r4
 800a94c:	4628      	mov	r0, r5
 800a94e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a950:	f000 f826 	bl	800a9a0 <_malloc_usable_size_r>
 800a954:	42a0      	cmp	r0, r4
 800a956:	d20f      	bcs.n	800a978 <_realloc_r+0x48>
 800a958:	4621      	mov	r1, r4
 800a95a:	4638      	mov	r0, r7
 800a95c:	f7ff fbc0 	bl	800a0e0 <_malloc_r>
 800a960:	4605      	mov	r5, r0
 800a962:	2800      	cmp	r0, #0
 800a964:	d0f2      	beq.n	800a94c <_realloc_r+0x1c>
 800a966:	4631      	mov	r1, r6
 800a968:	4622      	mov	r2, r4
 800a96a:	f7ff ffad 	bl	800a8c8 <memcpy>
 800a96e:	4631      	mov	r1, r6
 800a970:	4638      	mov	r0, r7
 800a972:	f7ff fb65 	bl	800a040 <_free_r>
 800a976:	e7e9      	b.n	800a94c <_realloc_r+0x1c>
 800a978:	4635      	mov	r5, r6
 800a97a:	e7e7      	b.n	800a94c <_realloc_r+0x1c>

0800a97c <_read_r>:
 800a97c:	b538      	push	{r3, r4, r5, lr}
 800a97e:	4d07      	ldr	r5, [pc, #28]	; (800a99c <_read_r+0x20>)
 800a980:	4604      	mov	r4, r0
 800a982:	4608      	mov	r0, r1
 800a984:	4611      	mov	r1, r2
 800a986:	2200      	movs	r2, #0
 800a988:	602a      	str	r2, [r5, #0]
 800a98a:	461a      	mov	r2, r3
 800a98c:	f7f6 ffa2 	bl	80018d4 <_read>
 800a990:	1c43      	adds	r3, r0, #1
 800a992:	d102      	bne.n	800a99a <_read_r+0x1e>
 800a994:	682b      	ldr	r3, [r5, #0]
 800a996:	b103      	cbz	r3, 800a99a <_read_r+0x1e>
 800a998:	6023      	str	r3, [r4, #0]
 800a99a:	bd38      	pop	{r3, r4, r5, pc}
 800a99c:	20002da8 	.word	0x20002da8

0800a9a0 <_malloc_usable_size_r>:
 800a9a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9a4:	1f18      	subs	r0, r3, #4
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	bfbc      	itt	lt
 800a9aa:	580b      	ldrlt	r3, [r1, r0]
 800a9ac:	18c0      	addlt	r0, r0, r3
 800a9ae:	4770      	bx	lr

0800a9b0 <_init>:
 800a9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9b2:	bf00      	nop
 800a9b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9b6:	bc08      	pop	{r3}
 800a9b8:	469e      	mov	lr, r3
 800a9ba:	4770      	bx	lr

0800a9bc <_fini>:
 800a9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9be:	bf00      	nop
 800a9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9c2:	bc08      	pop	{r3}
 800a9c4:	469e      	mov	lr, r3
 800a9c6:	4770      	bx	lr
