[Inputs]
block_en
clock
data_fifo_full
data_fifo_wrerr
gec_user_crc_err
gec_user_rx_valid_out
reset_n
=gec_user_rx_size_out[10:0]=
[Outputs]
crc_err_flag
data_fifo_wren
gec_rx_ctl_mux_sel
info_fifo_wren
rx_size_err_flag
=gec_rx_ctl_stat_out[7:0]=
=info_fifo_wr_data[15:0]=
[BiDir]
