var group___c_m_s_i_s__core__register =
[
    [ "Status and Control Registers", "group___c_m_s_i_s___c_o_r_e.html", "group___c_m_s_i_s___c_o_r_e" ],
    [ "Nested Vectored Interrupt Controller (NVIC)", "group___c_m_s_i_s___n_v_i_c.html", "group___c_m_s_i_s___n_v_i_c" ],
    [ "System Control Block (SCB)", "group___c_m_s_i_s___s_c_b.html", "group___c_m_s_i_s___s_c_b" ],
    [ "System Tick Timer (SysTick)", "group___c_m_s_i_s___sys_tick.html", "group___c_m_s_i_s___sys_tick" ],
    [ "Data Watchpoint and Trace (DWT)", "group___c_m_s_i_s___d_w_t.html", "group___c_m_s_i_s___d_w_t" ],
    [ "Trace Port Interface (TPI)", "group___c_m_s_i_s___t_p_i.html", "group___c_m_s_i_s___t_p_i" ],
    [ "Core Debug Registers (CoreDebug)", "group___c_m_s_i_s___core_debug.html", "group___c_m_s_i_s___core_debug" ],
    [ "Core register bit field macros", "group___c_m_s_i_s__core__bitfield.html", "group___c_m_s_i_s__core__bitfield" ],
    [ "Core Definitions", "group___c_m_s_i_s__core__base.html", "group___c_m_s_i_s__core__base" ],
    [ "System Controls not in SCB (SCnSCB)", "group___c_m_s_i_s___s_cn_s_c_b.html", "group___c_m_s_i_s___s_cn_s_c_b" ],
    [ "Instrumentation Trace Macrocell (ITM)", "group___c_m_s_i_s___i_t_m.html", "group___c_m_s_i_s___i_t_m" ],
    [ "Floating Point Unit (FPU)", "group___c_m_s_i_s___f_p_u.html", "group___c_m_s_i_s___f_p_u" ]
];