
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/BEng_Project/HLS_PRJ/v2/conv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/BEng_Project/HLS_PRJ/v2/pool'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 292.578 ; gain = 12.863
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 787.391 ; gain = 199.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/synth/design_1_axi_dma_0_2.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/synth/design_1_axi_dma_0_2.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 4 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 128 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 16 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 16 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 4 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 147 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 18816 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 147 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 147 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 147 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 9 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 128 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26152]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45338]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44194]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44195]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44197]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44219]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44220]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44221]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 16 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 368 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 368 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (44#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (44#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (44#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 9 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 176 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 176 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 11 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 11 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 146 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 18688 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18688 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 146 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 146 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 146 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 146 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 146 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 146 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 146 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 146 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 146 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (47#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (47#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (47#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (47#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized2' (47#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 136 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (48#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (48#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (48#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19023]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19026]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19027]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_2' (55#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/synth/design_1_axi_dma_0_2.vhd:128]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_2' has 64 connections declared, but only 57 given [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:437]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_19UC7HI' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:949]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_one_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/synth/bd_6f02_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (56#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_one_0' (57#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/synth/bd_6f02_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_6f02_psr_aclk_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (58#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (58#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (59#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (60#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (61#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (62#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_6f02_psr_aclk_0' (63#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_6f02_psr_aclk_0' has 10 connections declared, but only 6 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:990]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_19UC7HI does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:969]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_19UC7HI' (64#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:949]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_PYUQT9' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:999]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00e_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/synth/bd_6f02_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00e_0' (74#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/synth/bd_6f02_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_PYUQT9' (75#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:999]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_3S6IOH' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00arn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/synth/bd_6f02_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (80#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (81#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (84#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (84#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00arn_0' (90#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/synth/bd_6f02_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00awn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/synth/bd_6f02_m00awn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00awn_0' (91#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/synth/bd_6f02_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00bn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/synth/bd_6f02_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (91#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (91#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 8 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 8 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 8 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (91#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (91#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00bn_0' (92#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/synth/bd_6f02_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00rn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/synth/bd_6f02_m00rn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 150 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 150 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 150 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 150 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 150 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 150 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 150 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 150 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 150 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 150 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 150 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 150 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 152 - type: integer 
	Parameter rstb_loop_iter bound to: 152 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 150 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (94#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (94#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00rn_0' (95#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/synth/bd_6f02_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00wn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/synth/bd_6f02_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (95#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (95#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (96#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (96#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00wn_0' (97#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/synth/bd_6f02_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_3S6IOH' (98#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00s2a_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/synth/bd_6f02_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00s2a_0' (100#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/synth/bd_6f02_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00a2s_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/synth/bd_6f02_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00a2s_0' (102#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/synth/bd_6f02_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1PSXOAM' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1675]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00mmu_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00mmu_0' (106#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00sic_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00sic_0' (109#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00tr_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00tr_0' (112#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_6f02_s00tr_0' has 38 connections declared, but only 37 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1922]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1PSXOAM' (113#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1675]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1KC0NQC' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1962]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sarn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/synth/bd_6f02_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (113#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (113#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4544 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 142 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 142 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 142 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 142 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 142 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 142 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 142 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 142 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 142 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 142 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 142 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 142 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 144 - type: integer 
	Parameter rstb_loop_iter bound to: 144 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 142 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (113#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (113#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sarn_0' (114#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/synth/bd_6f02_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_srn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/synth/bd_6f02_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5376 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 168 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 168 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 168 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 168 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 168 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 168 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 168 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 168 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 168 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 168 - type: integer 
	Parameter rstb_loop_iter bound to: 168 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (114#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (114#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_srn_0' (115#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/synth/bd_6f02_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1KC0NQC' (116#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:1962]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s01a2s_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/synth/bd_6f02_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s01a2s_0' (117#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/synth/bd_6f02_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_JD8B8Q' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2093]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s01mmu_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/synth/bd_6f02_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s01mmu_0' (118#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/synth/bd_6f02_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s01sic_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/synth/bd_6f02_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s01sic_0' (119#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/synth/bd_6f02_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s01tr_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/synth/bd_6f02_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s01tr_0' (120#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/synth/bd_6f02_s01tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_6f02_s01tr_0' has 46 connections declared, but only 45 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2391]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_JD8B8Q' (121#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2093]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_NVCCIA' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2439]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sawn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/synth/bd_6f02_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sawn_0' (122#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/synth/bd_6f02_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sbn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/synth/bd_6f02_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 832 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 26 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 26 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 26 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 26 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 26 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 26 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (122#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (122#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sbn_0' (123#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/synth/bd_6f02_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_swn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/synth/bd_6f02_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_swn_0' (124#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/synth/bd_6f02_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_NVCCIA' (125#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2439]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_18NKQB4' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2625]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_arsw_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/synth/bd_6f02_arsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_arsw_0' (128#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/synth/bd_6f02_arsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_awsw_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/synth/bd_6f02_awsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_awsw_0' (129#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/synth/bd_6f02_awsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_bsw_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/synth/bd_6f02_bsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_bsw_0' (130#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/synth/bd_6f02_bsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_rsw_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/synth/bd_6f02_rsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_rsw_0' (131#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/synth/bd_6f02_rsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_wsw_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/synth/bd_6f02_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_wsw_0' (132#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/synth/bd_6f02_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_18NKQB4' (133#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:2625]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_18NKQB4' has 77 connections declared, but only 66 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:880]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02' (134#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1' (135#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/synth/design_1_axi_smc_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a878' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_G6MO4E' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:763]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_one_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_a878_one_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_one_0' (136#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_a878_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_a878_psr_aclk_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_a878_psr_aclk_0' (137#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_a878_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_a878_psr_aclk_0' has 10 connections declared, but only 6 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_G6MO4E does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:779]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_G6MO4E' (138#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:763]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1I3LT8L' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_m00e_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_a878_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_m00e_0' (139#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/synth/bd_a878_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1I3LT8L' (140#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_m00s2a_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_a878_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_m00s2a_0' (141#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/synth/bd_a878_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00a2s_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_a878_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00a2s_0' (142#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_a878_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_I9HTTY' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1178]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00mmu_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_a878_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00mmu_0' (143#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_a878_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00sic_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_a878_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00sic_0' (144#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_a878_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_s00tr_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_a878_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_s00tr_0' (145#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_a878_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_a878_s00tr_0' has 82 connections declared, but only 80 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1706]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_I9HTTY' (146#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1178]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_NF95JW' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/synth/bd_a878.v:1789]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_sarn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_a878_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_sarn_0' (147#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_a878_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_a878_sawn_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_a878_sawn_0.sv:58]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_sawn_0' (148#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_a878_sawn_0.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 28 - type: integer 
	Parameter rstb_loop_iter bound to: 28 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized14' (148#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (148#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6155] done synthesizing module 'bd_a878_sbn_0' (149#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_a878_sbn_0.sv:58]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5344 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 167 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 167 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 167 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 167 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 167 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 167 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 167 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 167 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 167 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 168 - type: integer 
	Parameter rstb_loop_iter bound to: 168 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 167 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized15' (149#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized11' (149#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'bd_a888_psr_aclk_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/synth/bd_a888_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/synth/bd_a888_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_a888_psr_aclk_0' (156#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/synth/bd_a888_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_a888_psr_aclk_0' has 10 connections declared, but only 6 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/synth/bd_a888.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1GNU3PT does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/synth/bd_a888.v:779]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_a888_s00tr_0' has 82 connections declared, but only 80 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/synth/bd_a888.v:1706]
INFO: [Synth 8-638] synthesizing module 'bd_68d9_psr_aclk_0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/synth/bd_68d9_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/synth/bd_68d9_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_68d9_psr_aclk_0' (175#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/synth/bd_68d9_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_68d9_psr_aclk_0' has 10 connections declared, but only 6 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/synth/bd_68d9.v:798]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_12BNOUC does not have driver. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/synth/bd_68d9.v:779]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_68d9_s00tr_0' has 82 connections declared, but only 80 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/synth/bd_68d9.v:1706]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3296 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 103 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 103 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 103 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 103 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 103 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 104 - type: integer 
	Parameter rstb_loop_iter bound to: 104 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 103 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 3392 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 106 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 106 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 106 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 106 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 106 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 108 - type: integer 
	Parameter rstb_loop_iter bound to: 108 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 106 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter ap_ST_fsm_state1 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 95'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 95'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 95'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 95'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 95'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 95'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 95'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 95'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 95'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 95'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 95'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 95'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 95'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 95'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 95'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 95'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 95'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 95'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 95'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 95'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 95'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 95'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 95'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 95'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 95'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 95'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 95'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 95'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 95'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 95'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 95'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 95'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 95'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 95'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 95'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 95'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 95'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 95'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 95'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 95'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 95'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 95'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 95'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 95'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 95'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 95'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 95'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 95'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 95'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 95'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 95'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 95'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 95'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 95'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 95'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 95'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 95'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 95'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 95'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 95'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 95'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 95'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_F_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_F_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_F_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AXI_F_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_F_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_F_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_F_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_F_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_F_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_F_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_F_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_W_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_W_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_W_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AXI_W_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_W_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_W_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_W_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_W_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_W_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_W_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_W_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_AXI_F_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_AXI_W_WSTRB_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_GMEM_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:470]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:674]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:890]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:912]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:928]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:938]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:939]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:974]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_CHIN_V_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_CHIN_V_CTRL bound to: 8'b00010100 
	Parameter ADDR_HIN_V_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_HIN_V_CTRL bound to: 8'b00011100 
	Parameter ADDR_WIN_V_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_WIN_V_CTRL bound to: 8'b00100100 
	Parameter ADDR_CHOUT_V_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_CHOUT_V_CTRL bound to: 8'b00101100 
	Parameter ADDR_KX_V_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_KX_V_CTRL bound to: 8'b00110100 
	Parameter ADDR_KY_V_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_KY_V_CTRL bound to: 8'b00111100 
	Parameter ADDR_SX_V_DATA_0 bound to: 8'b01000000 
	Parameter ADDR_SX_V_CTRL bound to: 8'b01000100 
	Parameter ADDR_SY_V_DATA_0 bound to: 8'b01001000 
	Parameter ADDR_SY_V_CTRL bound to: 8'b01001100 
	Parameter ADDR_MODE_V_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_MODE_V_CTRL bound to: 8'b01010100 
	Parameter ADDR_RELU_EN_V_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_RELU_EN_V_CTRL bound to: 8'b01011100 
	Parameter ADDR_FEATURE_IN_V_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_FEATURE_IN_V_CTRL bound to: 8'b01100100 
	Parameter ADDR_FEATURE_IN_PRECISION_V_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_FEATURE_IN_PRECISION_V_CTRL bound to: 8'b01101100 
	Parameter ADDR_W_V_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_W_V_CTRL bound to: 8'b01110100 
	Parameter ADDR_W_PRECISION_V_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_W_PRECISION_V_CTRL bound to: 8'b01111100 
	Parameter ADDR_B_V_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_B_V_CTRL bound to: 8'b10000100 
	Parameter ADDR_B_PRECISION_V_DATA_0 bound to: 8'b10001000 
	Parameter ADDR_B_PRECISION_V_CTRL bound to: 8'b10001100 
	Parameter ADDR_FEATURE_OUT_V_DATA_0 bound to: 8'b10010000 
	Parameter ADDR_FEATURE_OUT_V_CTRL bound to: 8'b10010100 
	Parameter ADDR_FEATURE_OUT_PRECISION_V_DATA_0 bound to: 8'b10011000 
	Parameter ADDR_FEATURE_OUT_PRECISION_V_CTRL bound to: 8'b10011100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXILiteS_s_axi.v:324]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DATA_BYTES bound to: 16 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 16 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 8'b11111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_F_m_axi.v:2069]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DATA_BYTES bound to: 16 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 16 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 8'b11111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter N bound to: 130 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_F_m_axi.v:1252]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DATA_BYTES bound to: 16 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 16 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 8'b11111111 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 144 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_W_m_axi.v:2069]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 128 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter USER_DATA_BYTES bound to: 16 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 16 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 4 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 8'b11111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 131 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter N bound to: 130 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_W_m_axi.v:1252]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter DIN_WIDTH bound to: 1 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 23 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 19 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter in0_WIDTH bound to: 19 - type: integer 
	Parameter in1_WIDTH bound to: 9 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 19 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 52 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
	Parameter in0_WIDTH bound to: 48 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 48 - type: integer 
	Parameter in0_WIDTH bound to: 48 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 48 - type: integer 
	Parameter cal_WIDTH bound to: 48 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 45 - type: integer 
	Parameter dout_WIDTH bound to: 45 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 33 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3527]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3589]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3595]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3597]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3603]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3631]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3655]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3717]
WARNING: [Synth 8-7023] instance 'conv_0' of module 'design_1_conv_0_0' has 125 connections declared, but only 118 given [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:771]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_CH_DIV_K_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_CH_DIV_K_CTRL bound to: 7'b0010100 
	Parameter ADDR_HEIGHT_IN_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_HEIGHT_IN_CTRL bound to: 7'b0011100 
	Parameter ADDR_WIDTH_IN_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_WIDTH_IN_CTRL bound to: 7'b0100100 
	Parameter ADDR_HEIGHT_OUT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_HEIGHT_OUT_CTRL bound to: 7'b0101100 
	Parameter ADDR_WIDTH_OUT_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_WIDTH_OUT_CTRL bound to: 7'b0110100 
	Parameter ADDR_KX_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_KX_CTRL bound to: 7'b0111100 
	Parameter ADDR_KY_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_KY_CTRL bound to: 7'b1000100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_AXILiteS_s_axi.v:233]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state45 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:112]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 96 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2065]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:2075]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state46 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:99]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D_buf_V.v:21]
INFO: [Synth 8-3876] $readmem data file './pool_2D_buf_V_ram.dat' is read successfully [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D_buf_V.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1524]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1530]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1566]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/hs2axis.v:76]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
WARNING: [Synth 8-7023] instance 'pool_0' of module 'design_1_pool_0_1' has 27 connections declared, but only 26 given [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:890]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:875]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 245 connections declared, but only 219 given [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:917]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100001111000001000000000000000000000000000000000000000000000000010000111100000000000000000000000000000000000000000000000000000001000000010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100001111000001111111111111111100000000000000000000000000000000010000111100000011111111111111110000000000000000000000000000000001000000010000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 40 connections declared, but only 38 given [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1871]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/synth/design_1_rst_ps7_0_100M_2.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/synth/design_1_rst_ps7_0_100M_2.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (311#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (311#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_2' (312#1) [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/synth/design_1_rst_ps7_0_100M_2.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_2' has 10 connections declared, but only 6 given [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/synth/design_1.v:1236]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design generic_baseblocks_v2_1_0_mux_enc__parameterized0 has unconnected port S[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_WLAST
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_decerr_slave has unconnected port S_AXI_ARLEN[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port S_AXI_AWID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port S_AXI_ARID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_crossbar_sasd has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_rlast[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_rlast[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_rlast[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_20_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:35 ; elapsed = 00:03:41 . Memory (MB): peak = 1460.926 ; gain = 872.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:03:48 . Memory (MB): peak = 1470.797 ; gain = 882.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:41 ; elapsed = 00:03:48 . Memory (MB): peak = 1470.797 ; gain = 882.828
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_2/design_1_rst_ps7_0_100M_2.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_2/design_1_axi_dma_0_2_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 3225.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  FDR => FDRE: 72 instances
  SRL16 => SRL16E: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3225.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:00 ; elapsed = 00:06:00 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:00 ; elapsed = 00:06:00 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2965]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18758]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:18182]
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "var_ms_strb_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14021]
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:18893]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized0'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_AXI_F_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_F_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_F_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_F_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_AXI_F_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_AXI_W_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_W_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_W_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_AXI_W_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_AXI_W_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_gmem_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_gmem_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_gmem_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_gmem_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_gmem_m_axi_reg_slice__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '19' to '18' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv_sdiv_19s_9nsbkb.v:42]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter1_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2071]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter2_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2232]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter3_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2239]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter4_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2246]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter5_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2253]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter6_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2260]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter7_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2267]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter8_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2274]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter9_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2281]
INFO: [Synth 8-4471] merging register 'zext_ln808_2_reg_2626_reg[13:0]' into 'zext_ln808_1_reg_2621_reg[13:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2314]
INFO: [Synth 8-4471] merging register 'zext_ln215_reg_2636_reg[15:0]' into 'zext_ln215_1_reg_2641_reg[15:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2307]
INFO: [Synth 8-4471] merging register 'zext_ln215_3_reg_2674_reg[15:0]' into 'rhs_V_2_reg_2663_reg[15:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2305]
INFO: [Synth 8-4471] merging register 'zext_ln1352_2_reg_2684_reg[7:0]' into 'zext_ln215_4_reg_2679_reg[7:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2300]
INFO: [Synth 8-4471] merging register 'zext_ln1352_4_reg_2704_reg[13:0]' into 'zext_ln808_1_reg_2621_reg[13:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2301]
INFO: [Synth 8-4471] merging register 'zext_ln1371_10_reg_2548_reg[16:16]' into 'gmem_addr_reg_2508_reg[31:31]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3373]
INFO: [Synth 8-4471] merging register 'zext_ln1371_5_reg_2570_reg[16:16]' into 'gmem_addr_reg_2508_reg[31:31]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3371]
INFO: [Synth 8-4471] merging register 'p_cast35_reg_2596_reg[45:28]' into 'p_cast37_reg_2591_reg[45:28]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3075]
INFO: [Synth 8-4471] merging register 'zext_ln68_1_reg_2616_reg[15:8]' into 'zext_ln68_reg_2611_reg[15:8]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3713]
INFO: [Synth 8-4471] merging register 'zext_ln808_1_reg_2621_reg[21:14]' into 'zext_ln68_reg_2611_reg[15:8]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3445]
INFO: [Synth 8-4471] merging register 'zext_ln68_2_reg_2652_reg[15:8]' into 'zext_ln68_reg_2611_reg[15:8]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3345]
INFO: [Synth 8-4471] merging register 'zext_ln1352_2_reg_2684_reg[37:8]' into 'zext_ln215_3_reg_2674_reg[45:16]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3539]
INFO: [Synth 8-4471] merging register 'empty_15_reg_2699_reg[31:16]' into 'zext_ln808_2_reg_2626_reg[29:14]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3909]
INFO: [Synth 8-4471] merging register 'zext_ln1598_4_reg_2808_reg[44:32]' into 'zext_ln215_reg_2636_reg[28:16]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3079]
INFO: [Synth 8-4471] merging register 'zext_ln1598_5_reg_2819_reg[29:16]' into 'zext_ln215_2_reg_2669_reg[29:16]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3577]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_p_Val2_2_reg_546_reg[127:0]' into 'ap_phi_reg_pp0_iter10_p_Val2_1_reg_557_reg[127:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2225]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3605]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3617]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln180_reg_2997_reg' and it is trimmed from '46' to '32' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2206]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln180_1_reg_2926_reg' and it is trimmed from '47' to '32' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2199]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln180_2_reg_2931_reg' and it is trimmed from '46' to '32' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2200]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1352_9_reg_2992_reg' and it is trimmed from '45' to '32' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2396]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3439]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pool_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pool_AXILiteS_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_srem_32ns_32cud.v:55]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/fifo_w128_d8_A.v:90]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_AXI_F_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_AXI_F_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_AXI_W_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_AXI_W_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pool_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pool_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:35 ; elapsed = 00:06:37 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                    |          52|      6610|
|2     |sc_exit_v1_0_8_axi3_conv__GC0                   |           1|      4818|
|3     |sc_exit_v1_0_8_splitter__GC0                    |           1|        18|
|4     |sc_exit_v1_0_8_top__GC0                         |           1|       553|
|5     |sc_mmu_v1_0_7_top__GC0                          |           1|      2376|
|6     |sc_si_converter_v1_0_8_splitter__GC0            |           1|      5351|
|7     |sc_si_converter_v1_0_8_top__GC0                 |           1|       118|
|8     |bd_6f02_s00tr_0                                 |           1|         2|
|9     |sc_mmu_v1_0_7_top__parameterized0__GC0          |           1|      2376|
|10    |sc_si_converter_v1_0_8_top__parameterized0__GC0 |           1|       118|
|11    |bd_6f02_s01tr_0                                 |           1|         2|
|12    |bd_6f02__GC0                                    |           1|     14326|
|13    |sc_exit_v1_0_8_top__parameterized0__GC0         |           1|       527|
|14    |sc_mmu_v1_0_7_top__parameterized1__GC0          |           1|      2376|
|15    |sc_si_converter_v1_0_8_top__parameterized1__GC0 |           1|       118|
|16    |bd_a878_s00tr_0                                 |           1|         2|
|17    |bd_a878__GC0                                    |           1|      5565|
|18    |sc_exit_v1_0_8_top__parameterized1__GC0         |           1|       527|
|19    |bd_a888_s00tr_0                                 |           1|         2|
|20    |bd_a888__GC0                                    |           1|      5565|
|21    |sc_exit_v1_0_8_top__parameterized2__GC0         |           1|       527|
|22    |sc_mmu_v1_0_7_top__parameterized2__GC0          |           1|      2088|
|23    |s00_entry_pipeline_imp_1V1ACM4__GC0             |           1|       280|
|24    |bd_68d9__GC0                                    |           1|      6803|
|25    |conv__GB0                                       |           1|     18088|
|26    |conv__GB1                                       |           1|     15301|
|27    |pool_srem_32ns_32cud                            |           4|      9121|
|28    |pool_1D54__GC0                                  |           1|      8860|
|29    |pool_2D__GC0                                    |           1|      4565|
|30    |pool__GC0                                       |           1|      4228|
|31    |design_1__GC0                                   |           1|     20155|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     49 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 128   
	   2 Input     32 Bit       Adders := 49    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     26 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 6     
	   3 Input     20 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 17    
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 14    
	   2 Input      9 Bit       Adders := 17    
	   2 Input      8 Bit       Adders := 67    
	   3 Input      8 Bit       Adders := 16    
	   4 Input      8 Bit       Adders := 24    
	   2 Input      7 Bit       Adders := 12    
	   4 Input      7 Bit       Adders := 10    
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 220   
	   2 Input      5 Bit       Adders := 45    
	   3 Input      5 Bit       Adders := 12    
	   4 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 97    
	   3 Input      4 Bit       Adders := 4     
	   4 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 42    
	   3 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 14    
	   4 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 13    
	   3 Input      1 Bit       Adders := 10    
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 266   
+---Registers : 
	             2178 Bit    Registers := 142   
	              512 Bit    Registers := 16    
	              178 Bit    Registers := 3     
	              168 Bit    Registers := 1     
	              167 Bit    Registers := 2     
	              160 Bit    Registers := 10    
	              153 Bit    Registers := 2     
	              150 Bit    Registers := 3     
	              147 Bit    Registers := 2     
	              146 Bit    Registers := 2     
	              144 Bit    Registers := 6     
	              142 Bit    Registers := 4     
	              136 Bit    Registers := 2     
	              131 Bit    Registers := 6     
	              130 Bit    Registers := 4     
	              128 Bit    Registers := 35    
	              106 Bit    Registers := 1     
	              103 Bit    Registers := 1     
	               96 Bit    Registers := 8     
	               95 Bit    Registers := 1     
	               71 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 57    
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 10    
	               47 Bit    Registers := 6     
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 376   
	               31 Bit    Registers := 131   
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 6     
	               26 Bit    Registers := 13    
	               25 Bit    Registers := 3     
	               23 Bit    Registers := 5     
	               22 Bit    Registers := 3     
	               20 Bit    Registers := 8     
	               19 Bit    Registers := 10    
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 373   
	               14 Bit    Registers := 7     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 53    
	                8 Bit    Registers := 207   
	                7 Bit    Registers := 53    
	                6 Bit    Registers := 116   
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 182   
	                3 Bit    Registers := 137   
	                2 Bit    Registers := 237   
	                1 Bit    Registers := 2035  
+---Multipliers : 
	                32x64  Multipliers := 2     
	                32x32  Multipliers := 4     
	                16x32  Multipliers := 1     
	                 8x38  Multipliers := 1     
	                 8x30  Multipliers := 1     
	                16x30  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
	              36K Bit         RAMs := 2     
	              32K Bit         RAMs := 2     
	              18K Bit         RAMs := 2     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	              368 Bit         RAMs := 1     
	              176 Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 71    
	   2 Input    512 Bit        Muxes := 16    
	   2 Input    160 Bit        Muxes := 1     
	   2 Input    153 Bit        Muxes := 2     
	   2 Input    150 Bit        Muxes := 2     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    142 Bit        Muxes := 2     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 2     
	   2 Input    130 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 14    
	  96 Input     95 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   3 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 39    
	   3 Input     64 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 7     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 132   
	   3 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 128   
	   2 Input     26 Bit        Muxes := 8     
	   3 Input     26 Bit        Muxes := 1     
	   4 Input     26 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 3     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 79    
	   2 Input     14 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 17    
	  10 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 254   
	   7 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 20    
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 132   
	   4 Input      7 Bit        Muxes := 16    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 41    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 20    
	   3 Input      5 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 84    
	   4 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 60    
	  11 Input      3 Bit        Muxes := 50    
	   2 Input      3 Bit        Muxes := 123   
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 493   
	   3 Input      2 Bit        Muxes := 34    
	   4 Input      2 Bit        Muxes := 38    
	   7 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 544   
	   4 Input      1 Bit        Muxes := 182   
	  10 Input      1 Bit        Muxes := 213   
	   7 Input      1 Bit        Muxes := 148   
	  12 Input      1 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 1182  
	   3 Input      1 Bit        Muxes := 73    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 19    
	   7 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_pipeline__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_fi_regulator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_counter__parameterized1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              150 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              142 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	              168 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	              142 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    142 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	              142 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    142 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	              142 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    150 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	              150 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    150 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              150 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    160 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized9__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized10__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_fi_regulator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	              167 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized12__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized13__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized13__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_transaction_regulator_v1_0_8_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized20__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_fi_regulator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	              167 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              178 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_slice3__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module sc_node_v1_0_10_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_counter__parameterized1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	              103 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module sc_node_v1_0_10_upsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 6     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_util_v1_0_4_pipeline__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	              106 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module conv_AXI_F_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv_AXI_F_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module conv_AXI_F_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              131 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    131 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_F_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module conv_AXI_W_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv_AXI_W_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              36K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module conv_AXI_W_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	              131 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    131 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_AXI_W_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module conv_urem_48ns_16cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 1     
Module conv_urem_48ns_16cud_div 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module conv_sdiv_19s_9nsbkb_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
Module conv_sdiv_19s_9nsbkb_div__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module conv_sdiv_19s_9nsbkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
Module conv_sdiv_19s_9nsbkb_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
Module conv_gmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv_gmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module conv_gmem_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_gmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module conv_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     34 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   4 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 10    
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 14    
	               95 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 2     
	               28 Bit    Registers := 6     
	               22 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---Multipliers : 
	                16x32  Multipliers := 1     
	                 8x38  Multipliers := 1     
	                 8x30  Multipliers := 1     
	                16x30  Multipliers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	  96 Input     95 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   3 Input     86 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module pool_srem_32ns_32cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 32    
+---Registers : 
	               32 Bit    Registers := 67    
	               31 Bit    Registers := 31    
	                2 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 31    
Module pool_srem_32ns_32cud_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module pool_mul_64ns_32nbkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x64  Multipliers := 1     
Module pool_1D54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               16 Bit    Registers := 288   
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 80    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module pool_2D_buf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module pool_mul_64ns_32nbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x64  Multipliers := 1     
Module pool_2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 38    
	                1 Bit    Registers := 77    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pool_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	  12 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module hs2axis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w128_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w128_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module fifo_w128_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_pool_2DdEe_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pool_2DdEe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_hs2axiseOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_dma_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_register_s2mm 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              147 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
Module axi_datamover_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 2     
+---RAMs : 
	              368 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---RAMs : 
	              176 Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              146 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              136 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    136 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_dma_s2mm_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_dma_s2mm_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm__1 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_s2mm_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/m, operation Mode is: A*B.
DSP Report: operator conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/m is absorbed into DSP conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/m.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/p, operation Mode is: PCIN+A*B.
DSP Report: operator conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/p is absorbed into DSP conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: operator conv_mul_mul_16s_ocq_U25/conv_mul_mul_16s_ocq_DSP48_11_U/p is absorbed into DSP conv_mac_muladd_1ncg_U24/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/m, operation Mode is: A*B.
DSP Report: operator conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/m is absorbed into DSP conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/m.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/p, operation Mode is: PCIN+A*B.
DSP Report: operator conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/p is absorbed into DSP conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: operator conv_mul_mul_16s_ocq_U27/conv_mul_mul_16s_ocq_DSP48_11_U/p is absorbed into DSP conv_mac_muladd_1ncg_U26/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: Generating DSP add_ln700_5_fu_1941_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln700_5_fu_1941_p2 is absorbed into DSP add_ln700_5_fu_1941_p2.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/m, operation Mode is: A*B.
DSP Report: operator conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/m is absorbed into DSP conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/m.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/p, operation Mode is: PCIN+A*B.
DSP Report: operator conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/p is absorbed into DSP conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: operator conv_mul_mul_16s_ocq_U21/conv_mul_mul_16s_ocq_DSP48_11_U/p is absorbed into DSP conv_mac_muladd_1ncg_U20/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/m, operation Mode is: A*B.
DSP Report: operator conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/m is absorbed into DSP conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/m.
DSP Report: Generating DSP conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/p, operation Mode is: PCIN+A*B.
DSP Report: operator conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/p is absorbed into DSP conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: operator conv_mul_mul_16s_ocq_U23/conv_mul_mul_16s_ocq_DSP48_11_U/p is absorbed into DSP conv_mac_muladd_1ncg_U22/conv_mac_muladd_1ncg_DSP48_10_U/p.
DSP Report: Generating DSP add_ln700_2_fu_1925_p2, operation Mode is: PCIN+A:B.
DSP Report: operator add_ln700_2_fu_1925_p2 is absorbed into DSP add_ln700_2_fu_1925_p2.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln1352_4_reg_2838_reg' and it is trimmed from '45' to '32' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:1790]
WARNING: [Synth 8-3936] Found unconnected internal register 'ret_V_10_reg_2828_reg' and it is trimmed from '38' to '32' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:2417]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3321]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3573]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3541]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/f1de/hdl/verilog/conv.v:3429]
DSP Report: Generating DSP conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p, operation Mode is: A2*B''.
DSP Report: register conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p is absorbed into DSP conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p.
DSP Report: register conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p is absorbed into DSP conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p.
DSP Report: register i_op_assign_10_reg_454_reg is absorbed into DSP conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p.
DSP Report: operator conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p is absorbed into DSP conv_mul_mul_16s_hbi_U10/conv_mul_mul_16s_hbi_DSP48_4_U/p.
DSP Report: Generating DSP conv_mul_mul_16nsfYi_U6/conv_mul_mul_16nsfYi_DSP48_2_U/p, operation Mode is: A*B2.
DSP Report: register CHout_V_read_reg_2482_reg is absorbed into DSP conv_mul_mul_16nsfYi_U6/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: operator conv_mul_mul_16nsfYi_U6/conv_mul_mul_16nsfYi_DSP48_2_U/p is absorbed into DSP conv_mul_mul_16nsfYi_U6/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: Generating DSP conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p, operation Mode is: A2*B''.
DSP Report: register conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p is absorbed into DSP conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p.
DSP Report: register conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p is absorbed into DSP conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p.
DSP Report: register j_reg_2772_reg is absorbed into DSP conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p.
DSP Report: operator conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p is absorbed into DSP conv_mul_mul_8ns_ibs_U11/conv_mul_mul_8ns_ibs_DSP48_5_U/p.
DSP Report: Generating DSP conv_mul_mul_8ns_dEe_U4/conv_mul_mul_8ns_dEe_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register Kx_V_read_reg_2475_reg is absorbed into DSP conv_mul_mul_8ns_dEe_U4/conv_mul_mul_8ns_dEe_DSP48_0_U/p.
DSP Report: register CHin_div_K_V_reg_2524_reg is absorbed into DSP conv_mul_mul_8ns_dEe_U4/conv_mul_mul_8ns_dEe_DSP48_0_U/p.
DSP Report: operator conv_mul_mul_8ns_dEe_U4/conv_mul_mul_8ns_dEe_DSP48_0_U/p is absorbed into DSP conv_mul_mul_8ns_dEe_U4/conv_mul_mul_8ns_dEe_DSP48_0_U/p.
DSP Report: Generating DSP sub_ln1598_reg_2760_reg, operation Mode is: (-C'+A*B''+1-1)'.
DSP Report: register sub_ln1598_reg_2760_reg is absorbed into DSP sub_ln1598_reg_2760_reg.
DSP Report: register sub_ln1598_reg_2760_reg is absorbed into DSP sub_ln1598_reg_2760_reg.
DSP Report: register sub_ln1598_reg_2760_reg is absorbed into DSP sub_ln1598_reg_2760_reg.
DSP Report: register sub_ln1598_reg_2760_reg is absorbed into DSP sub_ln1598_reg_2760_reg.
DSP Report: operator conv_mac_mul_sub_g8j_U9/conv_mac_mul_sub_g8j_DSP48_3_U/p is absorbed into DSP sub_ln1598_reg_2760_reg.
DSP Report: operator conv_mac_mul_sub_g8j_U9/conv_mac_mul_sub_g8j_DSP48_3_U/m is absorbed into DSP sub_ln1598_reg_2760_reg.
DSP Report: Generating DSP bound4_reg_2715_reg, operation Mode is: (A*B2)'.
DSP Report: register Ky_V_read_reg_2467_reg is absorbed into DSP bound4_reg_2715_reg.
DSP Report: register bound4_reg_2715_reg is absorbed into DSP bound4_reg_2715_reg.
DSP Report: operator conv_mul_mul_8ns_eOg_U5/conv_mul_mul_8ns_eOg_DSP48_1_U/p is absorbed into DSP bound4_reg_2715_reg.
DSP Report: Generating DSP conv_mul_mul_16nsfYi_U7/conv_mul_mul_16nsfYi_DSP48_2_U/p, operation Mode is: A2*B2.
DSP Report: register i_op_assign_9_reg_431_reg is absorbed into DSP conv_mul_mul_16nsfYi_U7/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: register zext_ln215_1_reg_2641_reg is absorbed into DSP conv_mul_mul_16nsfYi_U7/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: operator conv_mul_mul_16nsfYi_U7/conv_mul_mul_16nsfYi_DSP48_2_U/p is absorbed into DSP conv_mul_mul_16nsfYi_U7/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: Generating DSP conv_mul_mul_16nsfYi_U8/conv_mul_mul_16nsfYi_DSP48_2_U/p, operation Mode is: (0 or C)+(A2*B or 0).
DSP Report: register zext_ln215_1_reg_2641_reg is absorbed into DSP conv_mul_mul_16nsfYi_U8/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: operator conv_mul_mul_16nsfYi_U8/conv_mul_mul_16nsfYi_DSP48_2_U/p is absorbed into DSP conv_mul_mul_16nsfYi_U8/conv_mul_mul_16nsfYi_DSP48_2_U/p.
DSP Report: Generating DSP select_ln1598_1_fu_1080_p3, operation Mode is: ((D or 0)+(0 or A2))*B2.
DSP Report: register i_op_assign_9_reg_431_reg is absorbed into DSP select_ln1598_1_fu_1080_p3.
DSP Report: register zext_ln215_1_reg_2641_reg is absorbed into DSP select_ln1598_1_fu_1080_p3.
DSP Report: operator conv_mul_mul_16nsfYi_U8/conv_mul_mul_16nsfYi_DSP48_2_U/p is absorbed into DSP select_ln1598_1_fu_1080_p3.
DSP Report: operator conv_mul_mul_16nsfYi_U7/conv_mul_mul_16nsfYi_DSP48_2_U/p is absorbed into DSP select_ln1598_1_fu_1080_p3.
DSP Report: Generating DSP conv_mul_mul_16nspcA_U28/conv_mul_mul_16nspcA_DSP48_12_U/p, operation Mode is: A2*B2.
DSP Report: register zext_ln215_1_reg_2641_reg is absorbed into DSP conv_mul_mul_16nspcA_U28/conv_mul_mul_16nspcA_DSP48_12_U/p.
DSP Report: register conv_mul_mul_16nspcA_U28/conv_mul_mul_16nspcA_DSP48_12_U/p is absorbed into DSP conv_mul_mul_16nspcA_U28/conv_mul_mul_16nspcA_DSP48_12_U/p.
DSP Report: operator conv_mul_mul_16nspcA_U28/conv_mul_mul_16nspcA_DSP48_12_U/p is absorbed into DSP conv_mul_mul_16nspcA_U28/conv_mul_mul_16nspcA_DSP48_12_U/p.
DSP Report: Generating DSP mul_ln1352_9_fu_2224_p2, operation Mode is: A*B2.
DSP Report: register mul_ln1352_9_fu_2224_p2 is absorbed into DSP mul_ln1352_9_fu_2224_p2.
DSP Report: operator mul_ln1352_9_fu_2224_p2 is absorbed into DSP mul_ln1352_9_fu_2224_p2.
DSP Report: operator mul_ln1352_9_fu_2224_p2 is absorbed into DSP mul_ln1352_9_fu_2224_p2.
DSP Report: Generating DSP mul_ln1352_9_reg_2992_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln1352_9_reg_2992_reg is absorbed into DSP mul_ln1352_9_reg_2992_reg.
DSP Report: register mul_ln1352_9_reg_2992_reg is absorbed into DSP mul_ln1352_9_reg_2992_reg.
DSP Report: operator mul_ln1352_9_fu_2224_p2 is absorbed into DSP mul_ln1352_9_reg_2992_reg.
DSP Report: operator mul_ln1352_9_fu_2224_p2 is absorbed into DSP mul_ln1352_9_reg_2992_reg.
DSP Report: Generating DSP bound52_fu_1017_p2, operation Mode is: A*B.
DSP Report: operator bound52_fu_1017_p2 is absorbed into DSP bound52_fu_1017_p2.
DSP Report: operator bound52_fu_1017_p2 is absorbed into DSP bound52_fu_1017_p2.
DSP Report: Generating DSP bound52_reg_2725_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound52_reg_2725_reg is absorbed into DSP bound52_reg_2725_reg.
DSP Report: operator bound52_fu_1017_p2 is absorbed into DSP bound52_reg_2725_reg.
DSP Report: operator bound52_fu_1017_p2 is absorbed into DSP bound52_reg_2725_reg.
DSP Report: Generating DSP conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p.
DSP Report: register conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p.
DSP Report: operator conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p.
DSP Report: Generating DSP conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p, operation Mode is: A''*B.
DSP Report: register conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p.
DSP Report: register conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p.
DSP Report: operator conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p.
DSP Report: Generating DSP p_0_out0, operation Mode is: (C or 0)+(0 or ((D or 0)+(0 or A))*B'').
DSP Report: register p_0_out0 is absorbed into DSP p_0_out0.
DSP Report: register p_0_out0 is absorbed into DSP p_0_out0.
DSP Report: operator conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP p_0_out0.
DSP Report: operator conv_mul_mul_16s_kbM_U13/conv_mul_mul_16s_kbM_DSP48_7_U/p is absorbed into DSP p_0_out0.
DSP Report: Generating DSP ret_V_6_reg_2911_reg, operation Mode is: (A''*B)'.
DSP Report: register Hin_V_read_reg_2497_reg is absorbed into DSP ret_V_6_reg_2911_reg.
DSP Report: register zext_ln215_2_reg_2669_reg is absorbed into DSP ret_V_6_reg_2911_reg.
DSP Report: register ret_V_6_reg_2911_reg is absorbed into DSP ret_V_6_reg_2911_reg.
DSP Report: operator conv_mul_mul_16nsjbC_U16/conv_mul_mul_16nsjbC_DSP48_6_U/p is absorbed into DSP ret_V_6_reg_2911_reg.
DSP Report: Generating DSP ret_V_7_fu_1628_p2, operation Mode is: A*B''.
DSP Report: register ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: register ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: operator ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: operator ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: Generating DSP ret_V_7_fu_1628_p2, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: register ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: operator ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: operator ret_V_7_fu_1628_p2 is absorbed into DSP ret_V_7_fu_1628_p2.
DSP Report: Generating DSP conv_mul_mul_8ns_lbW_U17/conv_mul_mul_8ns_lbW_DSP48_8_U/p, operation Mode is: A''*B2.
DSP Report: register i_op_assign_13_reg_511_reg is absorbed into DSP conv_mul_mul_8ns_lbW_U17/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: register CHin_div_K_V_reg_2524_reg is absorbed into DSP conv_mul_mul_8ns_lbW_U17/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: register zext_ln808_1_reg_2621_reg is absorbed into DSP conv_mul_mul_8ns_lbW_U17/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: operator conv_mul_mul_8ns_lbW_U17/conv_mul_mul_8ns_lbW_DSP48_8_U/p is absorbed into DSP conv_mul_mul_8ns_lbW_U17/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: Generating DSP conv_mul_mul_8ns_lbW_U19/conv_mul_mul_8ns_lbW_DSP48_8_U/p, operation Mode is: A''*B2.
DSP Report: register jj_reg_2887_reg is absorbed into DSP conv_mul_mul_8ns_lbW_U19/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: register CHin_div_K_V_reg_2524_reg is absorbed into DSP conv_mul_mul_8ns_lbW_U19/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: register zext_ln808_1_reg_2621_reg is absorbed into DSP conv_mul_mul_8ns_lbW_U19/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: operator conv_mul_mul_8ns_lbW_U19/conv_mul_mul_8ns_lbW_DSP48_8_U/p is absorbed into DSP conv_mul_mul_8ns_lbW_U19/conv_mul_mul_8ns_lbW_DSP48_8_U/p.
DSP Report: Generating DSP conv_mul_mul_16nsjbC_U12/conv_mul_mul_16nsjbC_DSP48_6_U/p, operation Mode is: A2*B''.
DSP Report: register CHin_div_K_V_reg_2524_reg is absorbed into DSP conv_mul_mul_16nsjbC_U12/conv_mul_mul_16nsjbC_DSP48_6_U/p.
DSP Report: register zext_ln808_1_reg_2621_reg is absorbed into DSP conv_mul_mul_16nsjbC_U12/conv_mul_mul_16nsjbC_DSP48_6_U/p.
DSP Report: register zext_ln1598_5_reg_2819_reg is absorbed into DSP conv_mul_mul_16nsjbC_U12/conv_mul_mul_16nsjbC_DSP48_6_U/p.
DSP Report: operator conv_mul_mul_16nsjbC_U12/conv_mul_mul_16nsjbC_DSP48_6_U/p is absorbed into DSP conv_mul_mul_16nsjbC_U12/conv_mul_mul_16nsjbC_DSP48_6_U/p.
DSP Report: Generating DSP ret_V_10_fu_1203_p2, operation Mode is: A*B''.
DSP Report: register ret_V_10_fu_1203_p2 is absorbed into DSP ret_V_10_fu_1203_p2.
DSP Report: register ret_V_10_fu_1203_p2 is absorbed into DSP ret_V_10_fu_1203_p2.
DSP Report: operator ret_V_10_fu_1203_p2 is absorbed into DSP ret_V_10_fu_1203_p2.
DSP Report: operator ret_V_10_fu_1203_p2 is absorbed into DSP ret_V_10_fu_1203_p2.
DSP Report: Generating DSP mul_ln1352_4_fu_1211_p2, operation Mode is: A2*B''.
DSP Report: register mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_fu_1211_p2.
DSP Report: register mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_fu_1211_p2.
DSP Report: register mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_fu_1211_p2.
DSP Report: operator mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_fu_1211_p2.
DSP Report: operator mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_fu_1211_p2.
DSP Report: Generating DSP ret_V_10_reg_2828_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register ret_V_10_reg_2828_reg is absorbed into DSP ret_V_10_reg_2828_reg.
DSP Report: register ret_V_10_reg_2828_reg is absorbed into DSP ret_V_10_reg_2828_reg.
DSP Report: register ret_V_10_reg_2828_reg is absorbed into DSP ret_V_10_reg_2828_reg.
DSP Report: operator ret_V_10_fu_1203_p2 is absorbed into DSP ret_V_10_reg_2828_reg.
DSP Report: operator ret_V_10_fu_1203_p2 is absorbed into DSP ret_V_10_reg_2828_reg.
DSP Report: Generating DSP mul_ln1352_4_reg_2838_reg, operation Mode is: (PCIN>>17)+A*B''.
DSP Report: register mul_ln1352_4_reg_2838_reg is absorbed into DSP mul_ln1352_4_reg_2838_reg.
DSP Report: register mul_ln1352_4_reg_2838_reg is absorbed into DSP mul_ln1352_4_reg_2838_reg.
DSP Report: register mul_ln1352_4_reg_2838_reg is absorbed into DSP mul_ln1352_4_reg_2838_reg.
DSP Report: operator mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_reg_2838_reg.
DSP Report: operator mul_ln1352_4_fu_1211_p2 is absorbed into DSP mul_ln1352_4_reg_2838_reg.
DSP Report: Generating DSP mul_ln1598_1_reg_2877_reg, operation Mode is: (A''*B)'.
DSP Report: register CHin_div_K_V_reg_2524_reg is absorbed into DSP mul_ln1598_1_reg_2877_reg.
DSP Report: register zext_ln808_1_reg_2621_reg is absorbed into DSP mul_ln1598_1_reg_2877_reg.
DSP Report: register mul_ln1598_1_reg_2877_reg is absorbed into DSP mul_ln1598_1_reg_2877_reg.
DSP Report: operator conv_mul_mul_8ns_dEe_U15/conv_mul_mul_8ns_dEe_DSP48_0_U/p is absorbed into DSP mul_ln1598_1_reg_2877_reg.
DSP Report: Generating DSP conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p, operation Mode is: C+A*B''.
DSP Report: register conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p is absorbed into DSP conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p.
DSP Report: register conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p is absorbed into DSP conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p.
DSP Report: operator conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p is absorbed into DSP conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p.
DSP Report: operator conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/m is absorbed into DSP conv_mac_muladd_2mb6_U18/conv_mac_muladd_2mb6_DSP48_9_U/p.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_1D54.v:1955]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_mul_64ns_32nbkb.v:23]
DSP Report: Generating DSP bound_fu_312_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_fu_312_p2.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_fu_312_p2.
DSP Report: Generating DSP bound_reg_792_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_792_reg is absorbed into DSP bound_reg_792_reg.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_reg_792_reg.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_reg_792_reg.
DSP Report: Generating DSP bound_fu_312_p2, operation Mode is: A*B.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_fu_312_p2.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_fu_312_p2.
DSP Report: Generating DSP bound_reg_792_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_792_reg is absorbed into DSP bound_reg_792_reg.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_reg_792_reg.
DSP Report: operator bound_fu_312_p2 is absorbed into DSP bound_reg_792_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_2D.v:1444]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/pool_mul_64ns_32nbkb.v:23]
DSP Report: Generating DSP bound_fu_301_p2, operation Mode is: A2*B.
DSP Report: register bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: Generating DSP bound_reg_836_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_836_reg is absorbed into DSP bound_reg_836_reg.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_reg_836_reg.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_reg_836_reg.
DSP Report: Generating DSP bound_fu_301_p2, operation Mode is: A2*B2.
DSP Report: register bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: register bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_fu_301_p2.
DSP Report: Generating DSP bound_reg_836_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_836_reg is absorbed into DSP bound_reg_836_reg.
DSP Report: register bound_reg_836_reg is absorbed into DSP bound_reg_836_reg.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_reg_836_reg.
DSP Report: operator bound_fu_301_p2 is absorbed into DSP bound_reg_836_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product, operation Mode is: PCIN+(A2*B'')'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: register pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
DSP Report: operator pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/tmp_product is absorbed into DSP pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff1_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/hs2axis.v:612]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/0e9a/hdl/verilog/hs2axis.v:610]
DSP Report: Generating DSP hs2axis_U0/mul_ln48_fu_144_p2, operation Mode is: A2*B2.
DSP Report: register hs2axis_U0/ch_div_K_read_reg_177_reg is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: register hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_reg_192_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register hs2axis_U0/width_out_read_reg_187_reg is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: register hs2axis_U0/ch_div_K_read_reg_177_reg is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: register hs2axis_U0/mul_ln48_reg_192_reg is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_fu_144_p2, operation Mode is: A2*B2.
DSP Report: register hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: register hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_fu_144_p2.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_reg_192_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register hs2axis_U0/width_out_read_reg_187_reg is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: register hs2axis_U0/mul_ln48_reg_192_reg is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: register hs2axis_U0/mul_ln48_reg_192_reg is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: operator hs2axis_U0/mul_ln48_fu_144_p2 is absorbed into DSP hs2axis_U0/mul_ln48_reg_192_reg.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_1_fu_148_p2, operation Mode is: A2*B.
DSP Report: register hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_fu_148_p2.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_fu_148_p2.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_fu_148_p2.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_1_reg_197_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hs2axis_U0/mul_ln48_1_reg_197_reg is absorbed into DSP hs2axis_U0/mul_ln48_1_reg_197_reg.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_reg_197_reg.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_reg_197_reg.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_1_fu_148_p2, operation Mode is: A*B2.
DSP Report: register hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_fu_148_p2.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_fu_148_p2.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_fu_148_p2.
DSP Report: Generating DSP hs2axis_U0/mul_ln48_1_reg_197_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register hs2axis_U0/mul_ln48_1_reg_197_reg is absorbed into DSP hs2axis_U0/mul_ln48_1_reg_197_reg.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_reg_197_reg.
DSP Report: operator hs2axis_U0/mul_ln48_1_fu_148_p2 is absorbed into DSP hs2axis_U0/mul_ln48_1_reg_197_reg.
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:727]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44276]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:44271]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [f:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element bus_write/buff_wdata/mem_reg was removed. 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 147 bits, new ram width 146 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[7]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'sc_exit_v1_0_8_axi3_conv__GC0:/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_axi3_conv__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_1_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_8_splitter__GC0:/\gen_wsplitter.aw_target_mi_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_si_converter_v1_0_8_splitter__GC0:/\gen_wsplitter.awsplit_len_middle_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_8_splitter__GC0:/\gen_wsplitter.awsplit_len_last_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_8_splitter__GC0:/\gen_rsplitter.ar_target_mi_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_si_converter_v1_0_8_splitter__GC0:/\gen_rsplitter.arsplit_len_middle_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_si_converter_v1_0_8_splitter__GC0:/\gen_rsplitter.arsplit_len_last_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s01_entry_pipeline/s01_mmu/inst /i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s01_entry_pipeline/s01_mmu/inst /i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s01_entry_pipeline/s01_mmu/inst /i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /p_0_out_inferred__11/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /p_0_out_inferred__11/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /p_0_out_inferred__11/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /p_0_out_inferred__11/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized1:/i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized1:/i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized1:/i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_1/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /p_0_out_inferred__8/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_2/insti_1_0/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/\inst/s00_entry_pipeline/s00_mmu/inst /i_1_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/p_0_out_inferred /\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[sc_route][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.post_pntr_shift_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc_3/insti_1_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/\ap_phi_reg_pp0_iter1_p_Val2_1_reg_557_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/\bus_write/rs_wreq/data_p2_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module conv_AXI_W_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module conv_AXI_W_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module conv_gmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv_AXILiteS_s_axi.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover_s2mm_full_wrap.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:12:12 ; elapsed = 00:12:18 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_AXI_F_m_axi_buffer:                 | mem_reg                          | 256 x 144(READ_FIRST)  | W |   | 256 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|conv_AXI_F_m_axi_buffer__parameterized0: | mem_reg                          | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|conv_AXI_W_m_axi_buffer__parameterized0: | mem_reg                          | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|conv_gmem_m_axi_buffer__parameterized0:  | mem_reg                          | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|pool_2D_buf_V_ram:                       | ram_reg                          | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|xpm_memory_base:                         | gen_wr_a.gen_word_narrow.mem_reg | 128 x 147(NO_CHANGE)   | W |   | 128 x 147(NO_CHANGE)   |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base__parameterized2:         | gen_wr_a.gen_word_narrow.mem_reg | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(NO_CHANGE)   |   | R | Port A and B     | 1      | 2      | 
+-----------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 150             | RAM32M x 25    | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 178             | RAM32M x 30    | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 168             | RAM32M x 28    | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M x 28    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 178             | RAM32M x 30    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M x 28    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 178             | RAM32M x 30    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18    | 
|design_1_i/i_1_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 23              | RAM32M x 4     | 
|design_1_i/i_1_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 11              | RAM32M x 2     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------------------+-----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping                             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_mac_muladd_1ncg_DSP48_10 | A*B                                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | PCIN+A*B                                | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | A*B                                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | PCIN+A*B                                | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | PCIN+A:B                                | 15     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | A*B                                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | PCIN+A*B                                | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | A*B                                     | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_mac_muladd_1ncg_DSP48_10 | PCIN+A*B                                | 16     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | PCIN+A:B                                | 15     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A2*B''                                  | 16     | 9      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A*B2                                    | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A2*B''                                  | 16     | 9      | -      | -      | 25     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A2*B2                                   | 14     | 8      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (-C'+A*B''+1-1)'                        | 16     | 9      | 16     | -      | 16     | 0    | 2    | 1    | -    | -     | 0    | 1    | 
|design_1_conv_0_0             | (A*B2)'                                 | 22     | 8      | -      | -      | 30     | 0    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_conv_0_0             | A2*B2                                   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (0 or C)+(A2*B or 0)                    | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | ((D or 0)+(0 or A2))*B2                 | 16     | 16     | -      | 16     | 32     | 1    | 1    | -    | 0    | 0     | 0    | 0    | 
|design_1_conv_0_0             | A2*B2                                   | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A*B2                                    | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (PCIN>>17)+A2*B                         | 17     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_conv_0_0             | A*B                                     | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (PCIN>>17)+A*B                          | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_conv_0_0             | A''*B                                   | 17     | 16     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A''*B                                   | 17     | 16     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (C or 0)+(0 or ((D or 0)+(0 or A))*B'') | 16     | 17     | 32     | 16     | 32     | 0    | 2    | 0    | 0    | 0     | 0    | 0    | 
|design_1_conv_0_0             | (A''*B)'                                | 16     | 14     | -      | -      | 30     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_conv_0_0             | A*B''                                   | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (PCIN>>17)+A''*B                        | 17     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A''*B2                                  | 14     | 8      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A''*B2                                  | 14     | 8      | -      | -      | 22     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A2*B''                                  | 16     | 14     | -      | -      | 30     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A*B''                                   | 18     | 9      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | A2*B''                                  | 18     | 9      | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|design_1_conv_0_0             | (PCIN>>17)+A*B''                        | 14     | 9      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_conv_0_0             | (PCIN>>17)+A*B''                        | 16     | 9      | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|design_1_conv_0_0             | (A''*B)'                                | 14     | 8      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_conv_0_0             | C+A*B''                                 | 23     | 9      | 32     | -      | 32     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | A*B                                     | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A*B                          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | A*B                                     | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A*B                          | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | (A2*B2)'                                | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+(A*B2)'                      | 16     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_pool_0_1             | (A2*B)'                                 | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | PCIN+(A2*B2)'                           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+(A2*B)'                      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_pool_0_1             | (A2*B2)'                                | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+(A2*B)'                      | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN+(A2*B2)')'                        | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_pool_0_1             | A2*B                                    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A*B                          | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | A2*B2                                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A2*B                         | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | (A''*B2)'                               | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+(A2*B2)'                     | 16     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_pool_0_1             | (A2*B2)'                                | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | PCIN+(A2*B'')'                          | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+(A2*B2)'                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_pool_0_1             | (A2*B'')'                               | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+(A2*B2)'                     | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|design_1_pool_0_1             | (PCIN+(A2*B'')')'                       | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|design_1_pool_0_1             | A2*B2                                   | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A2*B2                        | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | A2*B2                                   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A2*B2                        | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | A2*B                                    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A*B                          | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|design_1_pool_0_1             | A*B2                                    | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|design_1_pool_0_1             | (PCIN>>17)+A*B                          | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------------------+-----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_0/conv_AXI_F_m_axi_U/i_1_2/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_0/conv_AXI_F_m_axi_U/i_1_2/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_0/conv_AXI_F_m_axi_U/i_1_60/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_0/conv_AXI_F_m_axi_U/i_1_60/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/bus_readi_1_60/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_0/conv_AXI_W_m_axi_U/bus_readi_1_60/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/insti_1_1/conv_gmem_m_axi_U/bus_readi_1_66/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/pool_0/pool_2D_U0i_1_1/i_1_0/buf_V_U/pool_2D_buf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/pool_0/pool_2D_U0i_1_1/i_1_0/buf_V_U/pool_2D_buf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                    |           4|       352|
|2     |sc_exit_v1_0_8_axi3_conv__GC0                   |           3|      1012|
|3     |sc_exit_v1_0_8_splitter__GC0                    |           3|        19|
|4     |sc_exit_v1_0_8_top__GC0                         |           1|       260|
|5     |sc_mmu_v1_0_7_top__GC0                          |           1|       387|
|6     |sc_si_converter_v1_0_8_splitter__GC0            |           1|      1089|
|7     |sc_si_converter_v1_0_8_top__GC0                 |           1|        46|
|8     |sc_mmu_v1_0_7_top__parameterized0__GC0          |           1|       282|
|9     |sc_si_converter_v1_0_8_top__parameterized0__GC0 |           1|        46|
|10    |bd_6f02__GC0                                    |           1|      9518|
|11    |sc_exit_v1_0_8_top__parameterized0__GC0         |           1|       247|
|12    |sc_mmu_v1_0_7_top__parameterized1__GC0          |           2|       443|
|13    |sc_si_converter_v1_0_8_top__parameterized1__GC0 |           2|        90|
|14    |bd_a878__GC0                                    |           1|      2667|
|15    |sc_exit_v1_0_8_top__parameterized1__GC0         |           1|       247|
|16    |bd_a888__GC0                                    |           1|      2667|
|17    |sc_exit_v1_0_8_top__parameterized2__GC0         |           1|       247|
|18    |sc_mmu_v1_0_7_top__parameterized2__GC0          |           1|       347|
|19    |s00_entry_pipeline_imp_1V1ACM4__GC0             |           1|       257|
|20    |bd_68d9__GC0                                    |           1|      2506|
|21    |conv__GB0                                       |           1|      8031|
|22    |conv__GB1                                       |           1|      8147|
|23    |pool_srem_32ns_32cud                            |           4|      6006|
|24    |pool_1D54__GC0                                  |           1|      8092|
|25    |pool_2D__GC0                                    |           1|      3349|
|26    |pool__GC0                                       |           1|      4035|
|27    |design_1__GC0                                   |           1|     13137|
|28    |sc_exit_v1_0_8_axi3_conv__GC0__1                |           1|      1012|
|29    |sc_si_converter_v1_0_8_splitter__GC0__1         |           1|       359|
|30    |sc_si_converter_v1_0_8_splitter__GC0__2         |           1|       725|
|31    |sc_si_converter_v1_0_8_splitter__GC0__3         |           1|      1089|
|32    |sc_util_v1_0_4_axi_reg_stall__1                 |           4|       387|
|33    |sc_util_v1_0_4_axi_reg_stall__2                 |           8|       292|
|34    |sc_util_v1_0_4_axi_reg_stall__3                 |           4|       412|
|35    |sc_util_v1_0_4_axi_reg_stall__4                 |           4|       382|
|36    |sc_util_v1_0_4_axi_reg_stall__5                 |           4|        57|
|37    |sc_util_v1_0_4_axi_reg_stall__6                 |           1|       334|
|38    |sc_util_v1_0_4_axi_reg_stall__7                 |           1|        41|
|39    |sc_util_v1_0_4_axi_reg_stall__8                 |           8|       332|
|40    |sc_util_v1_0_4_axi_reg_stall__9                 |           1|        30|
|41    |sc_util_v1_0_4_axi_reg_stall__10                |           1|        30|
|42    |sc_util_v1_0_4_axi_reg_stall__11                |           3|       702|
|43    |sc_util_v1_0_4_axi_reg_stall__12                |           1|        28|
|44    |sc_util_v1_0_4_axi_reg_stall__13                |           1|       357|
|45    |sc_util_v1_0_4_axi_reg_stall__14                |           1|        41|
|46    |sc_util_v1_0_4_axi_reg_stall__15                |           1|        30|
|47    |sc_util_v1_0_4_axi_reg_stall__16                |           3|       772|
|48    |sc_util_v1_0_4_axi_reg_stall__17                |           1|        28|
|49    |sc_util_v1_0_4_axi_reg_stall__18                |           4|        57|
|50    |sc_util_v1_0_4_axi_reg_stall__19                |           2|       334|
|51    |sc_util_v1_0_4_axi_reg_stall__20                |           1|       232|
|52    |sc_util_v1_0_4_axi_reg_stall__21                |           1|       222|
|53    |sc_util_v1_0_4_axi_reg_stall__23                |           1|       362|
|54    |sc_util_v1_0_4_axi_reg_stall__24                |           1|       357|
|55    |sc_exit_v1_0_8_splitter__GC0__1                 |           1|        19|
|56    |sc_util_v1_0_4_axi_reg_stall__25                |           5|       334|
|57    |sc_util_v1_0_4_axi_reg_stall__26                |           1|       357|
|58    |sc_util_v1_0_4_axi_reg_stall__27                |           1|       362|
|59    |sc_util_v1_0_4_axi_reg_stall__28                |           1|       357|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:29 ; elapsed = 00:12:35 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:24 ; elapsed = 00:13:31 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_AXI_F_m_axi_buffer:                 | mem_reg                          | 256 x 144(READ_FIRST)  | W |   | 256 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|conv_AXI_F_m_axi_buffer__parameterized0: | mem_reg                          | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|conv_AXI_W_m_axi_buffer__parameterized0: | mem_reg                          | 256 x 131(READ_FIRST)  | W |   | 256 x 131(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|conv_gmem_m_axi_buffer__parameterized0:  | mem_reg                          | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|pool_2D_buf_V_ram:                       | ram_reg                          | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|xpm_memory_base:                         | gen_wr_a.gen_word_narrow.mem_reg | 128 x 147(NO_CHANGE)   | W |   | 128 x 147(NO_CHANGE)   |   | R | Port A and B     | 1      | 2      | 
|xpm_memory_base__parameterized2:         | gen_wr_a.gen_word_narrow.mem_reg | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(NO_CHANGE)   |   | R | Port A and B     | 1      | 2      | 
+-----------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 8               | RAM32M x 2     | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M x 4     | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 150             | RAM32M x 25    | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                      | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 178             | RAM32M x 30    | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 168             | RAM32M x 28    | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                         | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 142             | RAM32M x 24    | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 26              | RAM32M x 5     | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M x 3     | 
|design_1_i/axi_smc/insti_1_0/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M x 28    | 
|design_1_i/axi_smc_1/insti_1_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 178             | RAM32M x 30    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M x 28    | 
|design_1_i/axi_smc_2/insti_1_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 178             | RAM32M x 30    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                             | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M x 27    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M x 5     | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 103             | RAM32M x 18    | 
|design_1_i/axi_smc_3/insti_1_1/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                              | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18    | 
|design_1_i/i_1_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 23              | RAM32M x 4     | 
|design_1_i/i_1_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg | Implied        | 16 x 11              | RAM32M x 2     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------+------------+----------+
|      |RTL Partition                                   |Replication |Instances |
+------+------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                    |           4|       352|
|2     |sc_exit_v1_0_8_axi3_conv__GC0                   |           3|      1012|
|3     |sc_exit_v1_0_8_splitter__GC0                    |           3|        19|
|4     |sc_exit_v1_0_8_top__GC0                         |           1|       260|
|5     |sc_mmu_v1_0_7_top__GC0                          |           1|       387|
|6     |sc_si_converter_v1_0_8_splitter__GC0            |           1|      1089|
|7     |sc_si_converter_v1_0_8_top__GC0                 |           1|        46|
|8     |sc_mmu_v1_0_7_top__parameterized0__GC0          |           1|       282|
|9     |sc_si_converter_v1_0_8_top__parameterized0__GC0 |           1|        46|
|10    |bd_6f02__GC0                                    |           1|      9518|
|11    |sc_exit_v1_0_8_top__parameterized0__GC0         |           1|       247|
|12    |sc_mmu_v1_0_7_top__parameterized1__GC0          |           2|       443|
|13    |sc_si_converter_v1_0_8_top__parameterized1__GC0 |           2|        90|
|14    |bd_a878__GC0                                    |           1|      2667|
|15    |sc_exit_v1_0_8_top__parameterized1__GC0         |           1|       247|
|16    |bd_a888__GC0                                    |           1|      2667|
|17    |sc_exit_v1_0_8_top__parameterized2__GC0         |           1|       247|
|18    |sc_mmu_v1_0_7_top__parameterized2__GC0          |           1|       347|
|19    |s00_entry_pipeline_imp_1V1ACM4__GC0             |           1|       257|
|20    |bd_68d9__GC0                                    |           1|      2506|
|21    |pool_srem_32ns_32cud                            |           4|      6006|
|22    |pool_1D54__GC0                                  |           1|      8092|
|23    |pool_2D__GC0                                    |           1|      3349|
|24    |pool__GC0                                       |           1|      4035|
|25    |design_1__GC0                                   |           1|     13137|
|26    |sc_exit_v1_0_8_axi3_conv__GC0__1                |           1|      1012|
|27    |sc_si_converter_v1_0_8_splitter__GC0__1         |           1|       359|
|28    |sc_si_converter_v1_0_8_splitter__GC0__2         |           1|       725|
|29    |sc_si_converter_v1_0_8_splitter__GC0__3         |           1|      1089|
|30    |sc_util_v1_0_4_axi_reg_stall__1                 |           4|       387|
|31    |sc_util_v1_0_4_axi_reg_stall__2                 |           8|       292|
|32    |sc_util_v1_0_4_axi_reg_stall__3                 |           4|       412|
|33    |sc_util_v1_0_4_axi_reg_stall__4                 |           4|       382|
|34    |sc_util_v1_0_4_axi_reg_stall__5                 |           4|        57|
|35    |sc_util_v1_0_4_axi_reg_stall__6                 |           1|       334|
|36    |sc_util_v1_0_4_axi_reg_stall__7                 |           1|        41|
|37    |sc_util_v1_0_4_axi_reg_stall__8                 |           8|       332|
|38    |sc_util_v1_0_4_axi_reg_stall__9                 |           1|        30|
|39    |sc_util_v1_0_4_axi_reg_stall__10                |           1|        30|
|40    |sc_util_v1_0_4_axi_reg_stall__11                |           3|       702|
|41    |sc_util_v1_0_4_axi_reg_stall__12                |           1|        28|
|42    |sc_util_v1_0_4_axi_reg_stall__13                |           1|       357|
|43    |sc_util_v1_0_4_axi_reg_stall__14                |           1|        41|
|44    |sc_util_v1_0_4_axi_reg_stall__15                |           1|        30|
|45    |sc_util_v1_0_4_axi_reg_stall__16                |           3|       772|
|46    |sc_util_v1_0_4_axi_reg_stall__17                |           1|        28|
|47    |sc_util_v1_0_4_axi_reg_stall__18                |           4|        57|
|48    |sc_util_v1_0_4_axi_reg_stall__19                |           2|       334|
|49    |sc_util_v1_0_4_axi_reg_stall__20                |           1|       232|
|50    |sc_util_v1_0_4_axi_reg_stall__21                |           1|       222|
|51    |sc_util_v1_0_4_axi_reg_stall__23                |           1|       357|
|52    |sc_util_v1_0_4_axi_reg_stall__24                |           1|       357|
|53    |sc_exit_v1_0_8_splitter__GC0__1                 |           1|        19|
|54    |sc_util_v1_0_4_axi_reg_stall__25                |           5|       334|
|55    |sc_util_v1_0_4_axi_reg_stall__26                |           1|       357|
|56    |sc_util_v1_0_4_axi_reg_stall__27                |           1|       362|
|57    |sc_util_v1_0_4_axi_reg_stall__28                |           1|       357|
|58    |design_1_conv_0_0_GT0                           |           1|     16130|
+------+------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_AXI_W_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_AXI_W_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/pool_0/inst/pool_2D_U0/buf_V_U/pool_2D_buf_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/pool_0/inst/pool_2D_U0/buf_V_U/pool_2D_buf_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:13 ; elapsed = 00:14:20 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:19 ; elapsed = 00:14:26 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:19 ; elapsed = 00:14:27 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:32 ; elapsed = 00:14:40 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:33 ; elapsed = 00:14:40 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:35 ; elapsed = 00:14:42 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:35 ; elapsed = 00:14:43 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_conv_0_0 | inst/select_ln1598_20_reg_2897_pp0_iter8_reg_reg[0]                                                                                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_conv_0_0 | inst/icmp_ln90_reg_2858_pp0_iter8_reg_reg[0]                                                                                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_conv_0_0 | inst/conv_sdiv_19s_9nsbkb_U2/conv_sdiv_19s_9nsbkb_div_U/conv_sdiv_19s_9nsbkb_div_u_0/r_stage_reg[19]                                | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_conv_0_0 | inst/conv_sdiv_19s_9nsbkb_U1/conv_sdiv_19s_9nsbkb_div_U/conv_sdiv_19s_9nsbkb_div_u_0/r_stage_reg[19]                                | 19     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[0].dividend_tmp_reg[1][31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].dividend_tmp_reg[2][31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].dividend_tmp_reg[3][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[3].dividend_tmp_reg[4][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[4].dividend_tmp_reg[5][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[5].dividend_tmp_reg[6][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[6].dividend_tmp_reg[7][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[7].dividend_tmp_reg[8][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[8].dividend_tmp_reg[9][31]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[9].dividend_tmp_reg[10][31]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[10].dividend_tmp_reg[11][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[11].dividend_tmp_reg[12][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[12].dividend_tmp_reg[13][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[13].dividend_tmp_reg[14][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[14].dividend_tmp_reg[15][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[15].dividend_tmp_reg[16][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[16].dividend_tmp_reg[17][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[17].dividend_tmp_reg[18][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[18].dividend_tmp_reg[19][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[19].dividend_tmp_reg[20][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[20].dividend_tmp_reg[21][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[21].dividend_tmp_reg[22][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[22].dividend_tmp_reg[23][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[23].dividend_tmp_reg[24][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[24].dividend_tmp_reg[25][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[25].dividend_tmp_reg[26][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[26].dividend_tmp_reg[27][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[27].dividend_tmp_reg[28][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[28].dividend_tmp_reg[29][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[29].dividend_tmp_reg[30][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[30].dividend_tmp_reg[31][31] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[0].dividend_tmp_reg[1][31]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].dividend_tmp_reg[2][31]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].dividend_tmp_reg[3][31]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[3].dividend_tmp_reg[4][31]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[4].dividend_tmp_reg[5][31]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[5].dividend_tmp_reg[6][31]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[6].dividend_tmp_reg[7][31]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[7].dividend_tmp_reg[8][31]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[8].dividend_tmp_reg[9][31]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[9].dividend_tmp_reg[10][31]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[10].dividend_tmp_reg[11][31] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[11].dividend_tmp_reg[12][31] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[12].dividend_tmp_reg[13][31] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[13].dividend_tmp_reg[14][31] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[14].dividend_tmp_reg[15][31] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[15].dividend_tmp_reg[16][31] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[16].dividend_tmp_reg[17][31] | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[17].dividend_tmp_reg[18][31] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[18].dividend_tmp_reg[19][31] | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[19].dividend_tmp_reg[20][31] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[20].dividend_tmp_reg[21][31] | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[21].dividend_tmp_reg[22][31] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[22].dividend_tmp_reg[23][31] | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[23].dividend_tmp_reg[24][31] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[24].dividend_tmp_reg[25][31] | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[25].dividend_tmp_reg[26][31] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[26].dividend_tmp_reg[27][31] | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[27].dividend_tmp_reg[28][31] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[28].dividend_tmp_reg[29][31] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[29].dividend_tmp_reg[30][31] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/pool_srem_32ns_32cud_U3/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[30].dividend_tmp_reg[31][31] | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/icmp_ln75_reg_824_pp0_iter35_reg_reg[0]                                                                           | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_1_pool_0_1 | inst/pool_1D54_U0/trunc_ln647_reg_838_pp0_iter35_reg_reg[15]                                                                        | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_1_i_i_i_reg_845_pp0_iter35_reg_reg[15]                                                                   | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_pp0_iter35_reg_reg[15]                                                                   | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_3_i_i_i_reg_859_pp0_iter35_reg_reg[15]                                                                   | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_i_i_i_reg_866_pp0_iter35_reg_reg[15]                                                                     | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_10_i_i_i_reg_873_pp0_iter35_reg_reg[15]                                                                  | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_11_i_i_i_reg_880_pp0_iter35_reg_reg[15]                                                                  | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_1D54_U0/p_Result_7_i_i_i_reg_887_pp0_iter35_reg_reg[15]                                                                   | 34     | 16    | NO           | NO                 | YES               | 0      | 32      | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[0].dividend_tmp_reg[1][31]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].dividend_tmp_reg[2][31]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].dividend_tmp_reg[3][31]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[3].dividend_tmp_reg[4][31]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[4].dividend_tmp_reg[5][31]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[5].dividend_tmp_reg[6][31]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[6].dividend_tmp_reg[7][31]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[7].dividend_tmp_reg[8][31]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[8].dividend_tmp_reg[9][31]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[9].dividend_tmp_reg[10][31]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[10].dividend_tmp_reg[11][31]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[11].dividend_tmp_reg[12][31]  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[12].dividend_tmp_reg[13][31]  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[13].dividend_tmp_reg[14][31]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[14].dividend_tmp_reg[15][31]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[15].dividend_tmp_reg[16][31]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[16].dividend_tmp_reg[17][31]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[17].dividend_tmp_reg[18][31]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[18].dividend_tmp_reg[19][31]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[19].dividend_tmp_reg[20][31]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[20].dividend_tmp_reg[21][31]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[21].dividend_tmp_reg[22][31]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[22].dividend_tmp_reg[23][31]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[23].dividend_tmp_reg[24][31]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[24].dividend_tmp_reg[25][31]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[25].dividend_tmp_reg[26][31]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[26].dividend_tmp_reg[27][31]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[27].dividend_tmp_reg[28][31]  | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[28].dividend_tmp_reg[29][31]  | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[29].dividend_tmp_reg[30][31]  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U21/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[30].dividend_tmp_reg[31][31]  | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[0].dividend_tmp_reg[1][31]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].dividend_tmp_reg[2][31]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].dividend_tmp_reg[3][31]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[3].dividend_tmp_reg[4][31]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[4].dividend_tmp_reg[5][31]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[5].dividend_tmp_reg[6][31]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[6].dividend_tmp_reg[7][31]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[7].dividend_tmp_reg[8][31]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[8].dividend_tmp_reg[9][31]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[9].dividend_tmp_reg[10][31]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[10].dividend_tmp_reg[11][31]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[11].dividend_tmp_reg[12][31]  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[12].dividend_tmp_reg[13][31]  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[13].dividend_tmp_reg[14][31]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[14].dividend_tmp_reg[15][31]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[15].dividend_tmp_reg[16][31]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[16].dividend_tmp_reg[17][31]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[17].dividend_tmp_reg[18][31]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[18].dividend_tmp_reg[19][31]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[19].dividend_tmp_reg[20][31]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[20].dividend_tmp_reg[21][31]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[21].dividend_tmp_reg[22][31]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[22].dividend_tmp_reg[23][31]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[23].dividend_tmp_reg[24][31]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[24].dividend_tmp_reg[25][31]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[25].dividend_tmp_reg[26][31]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[26].dividend_tmp_reg[27][31]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[27].dividend_tmp_reg[28][31]  | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[28].dividend_tmp_reg[29][31]  | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[29].dividend_tmp_reg[30][31]  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/pool_srem_32ns_32cud_U22/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[30].dividend_tmp_reg[31][31]  | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_pool_0_1 | inst/pool_2D_U0/icmp_ln119_reg_862_pp0_iter35_reg_reg[0]                                                                            | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_1_pool_0_1 | inst/pool_2D_U0/buf_V_addr_reg_882_pp0_iter34_reg_reg[8]                                                                            | 33     | 9     | NO           | NO                 | YES               | 0      | 9       | 
+------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                 | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3] | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3] | 55     | 55         | 55     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5] | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3] | 53     | 53         | 53     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[3] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__7     | shift_reg_reg            | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]               | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[4]               | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]              | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]               | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[4]               | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]              | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[4]               | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[4]               | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]              | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[4]               | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[2]           | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__21    | SRL_SIG_reg[7]           | 128    | 128        | 128    | 0       | 0      | 0      | 0      | 
|dsrl__22    | SRL_SIG_reg[2]           | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__23    | memory_reg[3]            | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__24    | memory_reg[3]            | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__25    | memory_reg[31]           | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__26    | memory_reg[31]           | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |  2096|
|4     |DSP48E1    |     9|
|5     |DSP48E1_1  |     2|
|6     |DSP48E1_10 |     1|
|7     |DSP48E1_11 |     3|
|8     |DSP48E1_12 |     1|
|9     |DSP48E1_14 |     2|
|10    |DSP48E1_15 |     2|
|11    |DSP48E1_16 |     1|
|12    |DSP48E1_17 |     2|
|13    |DSP48E1_18 |     3|
|14    |DSP48E1_19 |     5|
|15    |DSP48E1_2  |     4|
|16    |DSP48E1_21 |     2|
|17    |DSP48E1_22 |     2|
|18    |DSP48E1_24 |     1|
|19    |DSP48E1_25 |     2|
|20    |DSP48E1_26 |     2|
|21    |DSP48E1_27 |     3|
|22    |DSP48E1_28 |     1|
|23    |DSP48E1_29 |     1|
|24    |DSP48E1_3  |     3|
|25    |DSP48E1_30 |     2|
|26    |DSP48E1_4  |     8|
|27    |DSP48E1_5  |     3|
|28    |DSP48E1_7  |     1|
|29    |DSP48E1_8  |     1|
|30    |DSP48E1_9  |     2|
|31    |LUT1       |   931|
|32    |LUT2       |  6183|
|33    |LUT3       | 11299|
|34    |LUT4       |  4369|
|35    |LUT5       |  2581|
|36    |LUT6       |  3684|
|37    |MUXF7      |     3|
|38    |PS7        |     1|
|39    |RAM16X1D   |     2|
|40    |RAM32M     |   571|
|41    |RAM32X1D   |     5|
|42    |RAMB18E1   |     1|
|43    |RAMB18E1_2 |     2|
|44    |RAMB36E1   |     6|
|45    |RAMB36E1_1 |     2|
|46    |RAMB36E1_3 |     4|
|47    |SRL16      |     5|
|48    |SRL16E     |   756|
|49    |SRLC32E    |   382|
|50    |FDR        |    32|
|51    |FDRE       | 36347|
|52    |FDSE       |   489|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                            |Module                                                         |Cells |
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                                 |                                                               | 69951|
|2     |  design_1_i                                                                                        |design_1                                                       | 69951|
|3     |    axi_smc                                                                                         |design_1_axi_smc_1                                             |  8933|
|4     |      inst                                                                                          |bd_6f02                                                        |  8933|
|5     |        clk_map                                                                                     |clk_map_imp_19UC7HI                                            |    41|
|6     |          psr_aclk                                                                                  |bd_6f02_psr_aclk_0                                             |    41|
|7     |            U0                                                                                      |proc_sys_reset_547                                             |    41|
|8     |              EXT_LPF                                                                               |lpf_548                                                        |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized0_551                                   |     5|
|10    |              SEQ                                                                                   |sequence_psr_549                                               |    31|
|11    |                SEQ_COUNTER                                                                         |upcnt_n_550                                                    |    13|
|12    |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_PYUQT9                                   |  1897|
|13    |          m00_exit                                                                                  |bd_6f02_m00e_0                                                 |  1897|
|14    |            inst                                                                                    |sc_exit_v1_0_8_top                                             |  1897|
|15    |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_506                               |   157|
|16    |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_507                               |   157|
|17    |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_508                               |    19|
|18    |              exit_inst                                                                             |sc_exit_v1_0_8_exit                                            |   128|
|19    |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_525           |    91|
|20    |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_530                                     |     2|
|21    |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_531                                     |     2|
|22    |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_532                                     |     2|
|23    |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_533                                     |     2|
|24    |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_534                                     |     2|
|25    |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_535                                     |     2|
|26    |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_536                                     |     2|
|27    |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_537                                     |     3|
|28    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_538                                     |     2|
|29    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_539                                     |     2|
|30    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_540                                     |     2|
|31    |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_541                                     |     2|
|32    |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_542                                     |     2|
|33    |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_543                                     |     2|
|34    |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_544                                     |     2|
|35    |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_545                                     |     2|
|36    |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_546                                     |     2|
|37    |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_526           |    34|
|38    |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_527                                     |     1|
|39    |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_528                                     |     1|
|40    |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_529                                     |     2|
|41    |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_509                               |   217|
|42    |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter_510                                    |   971|
|43    |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_512                                   |   970|
|44    |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_513                               |   304|
|45    |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_514                               |   279|
|46    |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_515                           |    27|
|47    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_524                                     |     3|
|48    |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_516                           |    34|
|49    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_523                                     |     5|
|50    |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_517           |    59|
|51    |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_518                                     |     3|
|52    |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_519                                     |     2|
|53    |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_520                                     |     2|
|54    |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_521                                     |     2|
|55    |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_522                                     |     3|
|56    |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_511                               |   229|
|57    |        m00_nodes                                                                                   |m00_nodes_imp_3S6IOH                                           |  1925|
|58    |          m00_ar_node                                                                               |bd_6f02_m00arn_0                                               |   335|
|59    |            inst                                                                                    |sc_node_v1_0_10_top                                            |   335|
|60    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler                                     |   317|
|61    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__1                                |    70|
|62    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__1                      |    70|
|63    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram                                              |     4|
|64    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3                                |     4|
|65    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_503                     |    14|
|66    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_504                     |    13|
|67    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_505                     |    29|
|68    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__1                |   244|
|69    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__1      |   244|
|70    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__11                          |   188|
|71    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__11                            |   188|
|72    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_500                     |    14|
|73    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_501                     |    13|
|74    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_502                     |    21|
|75    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress                                        |     1|
|76    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_499                                    |     1|
|77    |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler                                     |    14|
|78    |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr_497                                 |     6|
|79    |                \gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter            |sc_util_v1_0_4_counter_498                                     |     7|
|80    |          m00_aw_node                                                                               |bd_6f02_m00awn_0                                               |   364|
|81    |            inst                                                                                    |sc_node_v1_0_10_top__parameterized0                            |   364|
|82    |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |   318|
|83    |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__2                                |    70|
|84    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__2                      |    70|
|85    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__8                                           |     4|
|86    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__8                             |     4|
|87    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_494                     |    14|
|88    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_495                     |    13|
|89    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_496                     |    29|
|90    |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__2                |   244|
|91    |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__2      |   244|
|92    |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__10                          |   188|
|93    |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__10                            |   188|
|94    |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_491                     |    14|
|95    |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_492                     |    13|
|96    |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_493                     |    21|
|97    |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized0                        |     2|
|98    |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3_489                    |     1|
|99    |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_490                                    |     1|
|100   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized0                     |    42|
|101   |                \gen_m_axis_arb_fifo.inst_axis_arb_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4               |    32|
|102   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_488                                     |     2|
|103   |                \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                             |sc_node_v1_0_10_arb_alg_rr                                     |     3|
|104   |                \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter            |sc_util_v1_0_4_counter                                         |     6|
|105   |          m00_b_node                                                                                |bd_6f02_m00bn_0                                                |   184|
|106   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized1                            |   184|
|107   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized1                     |   177|
|108   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized1                           |    80|
|109   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized1                 |    80|
|110   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1                              |    24|
|111   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5                                |    24|
|112   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_485                     |    14|
|113   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_486                     |    13|
|114   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_487                     |    22|
|115   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized2                           |    78|
|116   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized2                 |    78|
|117   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized2                              |    11|
|118   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized6                                |    11|
|119   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_482                     |    14|
|120   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_483                     |    13|
|121   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_484                     |    30|
|122   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0_481                 |    17|
|123   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_479                 |     3|
|124   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_480                                    |     3|
|125   |          m00_r_node                                                                                |bd_6f02_m00rn_0                                                |   575|
|126   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized2                            |   575|
|127   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized2                     |   568|
|128   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_472                               |     4|
|129   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized3                           |    79|
|130   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized3                 |    79|
|131   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized1__1                           |    24|
|132   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized5__1                             |    24|
|133   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_476                     |    14|
|134   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_477                     |    13|
|135   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_478                     |    21|
|136   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer                                        |   223|
|137   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized6                        |     7|
|138   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized4                           |   243|
|139   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized4                 |   243|
|140   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized3                              |   176|
|141   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized7                                |   176|
|142   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_473                     |    14|
|143   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_474                     |    13|
|144   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_475                     |    31|
|145   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized0                     |    17|
|146   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_470                 |     3|
|147   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_471                                    |     3|
|148   |          m00_w_node                                                                                |bd_6f02_m00wn_0                                                |   467|
|149   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized3                            |   467|
|150   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized3                     |   418|
|151   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_462                                  |     5|
|152   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__3                                |    69|
|153   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__3                      |    69|
|154   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__7                                           |     4|
|155   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__7                             |     4|
|156   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_467                     |    13|
|157   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_468                     |    13|
|158   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_469                     |    30|
|159   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6__xdcDup__1                |   340|
|160   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__1      |   340|
|161   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__3                           |   209|
|162   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__3                             |   209|
|163   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_464                     |    15|
|164   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_465                     |    13|
|165   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_466                     |    21|
|166   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized3                        |     2|
|167   |                  inst_pipeline_recv                                                                |sc_util_v1_0_4_pipeline__parameterized3                        |     1|
|168   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_463                                    |     1|
|169   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized3                     |    45|
|170   |                \gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late          |sc_util_v1_0_4_pipeline_460                                    |     2|
|171   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized5__xdcDup__1                |    12|
|172   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5__xdcDup__1      |    12|
|173   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4                              |     2|
|174   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8                                |     2|
|175   |                \gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                     |sc_node_v1_0_10_fifo__parameterized5                           |    30|
|176   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized5                 |    30|
|177   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized4__2                           |     2|
|178   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized8__2                             |     2|
|179   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized3                         |     6|
|180   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized3_461                     |     6|
|181   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized4                         |    10|
|182   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1PSXOAM                                 |  1420|
|183   |          s00_mmu                                                                                   |bd_6f02_s00mmu_0                                               |   968|
|184   |            inst                                                                                    |sc_mmu_v1_0_7_top                                              |   968|
|185   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_456                               |   187|
|186   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_457                               |   196|
|187   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_458                                 |    34|
|188   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_459                               |   538|
|189   |          s00_si_converter                                                                          |bd_6f02_s00sic_0                                               |   452|
|190   |            inst                                                                                    |sc_si_converter_v1_0_8_top                                     |   452|
|191   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter_452                            |   450|
|192   |                ar_cmd_reg                                                                          |sc_util_v1_0_4_axi_reg_stall_453                               |   300|
|193   |                \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo_454                           |    35|
|194   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_455                                     |     4|
|195   |        s00_nodes                                                                                   |s00_nodes_imp_1KC0NQC                                          |   665|
|196   |          s00_ar_node                                                                               |bd_6f02_sarn_0                                                 |   330|
|197   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized4                            |   330|
|198   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized4                     |   323|
|199   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized7__xdcDup__1                |    78|
|200   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__1      |    78|
|201   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6                              |    22|
|202   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10                               |    22|
|203   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_449                     |    14|
|204   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_450                     |    13|
|205   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_451                     |    22|
|206   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8__xdcDup__1                |   234|
|207   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8__xdcDup__1      |   234|
|208   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7                              |   167|
|209   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11                               |   167|
|210   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_446                     |    14|
|211   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_447                     |    13|
|212   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_448                     |    30|
|213   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_445                 |     9|
|214   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_443                 |     3|
|215   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_444                                    |     3|
|216   |          s00_r_node                                                                                |bd_6f02_srn_0                                                  |   335|
|217   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized5                            |   335|
|218   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized5                     |   328|
|219   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo__xdcDup__4                                |    70|
|220   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__xdcDup__4                      |    70|
|221   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__6                                           |     4|
|222   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__6                             |     4|
|223   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_440                     |    14|
|224   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_441                     |    13|
|225   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_442                     |    29|
|226   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized9                           |   255|
|227   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized9                 |   255|
|228   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized8                              |   197|
|229   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized12                               |   197|
|230   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_437                     |    14|
|231   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_438                     |    13|
|232   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_439                     |    21|
|233   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized5                        |     1|
|234   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_436                                    |     1|
|235   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_434                 |     3|
|236   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_435                                    |     3|
|237   |        s01_entry_pipeline                                                                          |s01_entry_pipeline_imp_JD8B8Q                                  |  1535|
|238   |          s01_mmu                                                                                   |bd_6f02_s01mmu_0                                               |   900|
|239   |            inst                                                                                    |sc_mmu_v1_0_7_top__parameterized0                              |   900|
|240   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_429                               |   184|
|241   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_430                               |   198|
|242   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_431                               |    27|
|243   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_432                                 |    18|
|244   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_433                               |   451|
|245   |          s01_si_converter                                                                          |bd_6f02_s01sic_0                                               |   635|
|246   |            inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized0                     |   635|
|247   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter_404                            |   633|
|248   |                aw_cmd_reg                                                                          |sc_util_v1_0_4_axi_reg_stall_405                               |   269|
|249   |                \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo_406                           |    33|
|250   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_428                                     |     4|
|251   |                \gen_wsplitter.w_split_fifo                                                         |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_407           |    56|
|252   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_424                                     |     3|
|253   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_425                                     |     2|
|254   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_426                                     |     2|
|255   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_427                                     |     3|
|256   |                \gen_wsplitter.wsplit_first_offset_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_408           |    59|
|257   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_417                                     |     3|
|258   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_418                                     |     3|
|259   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_419                                     |     3|
|260   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_420                                     |     3|
|261   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_421                                     |     3|
|262   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_422                                     |     3|
|263   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_423                                     |     4|
|264   |                \gen_wsplitter.wsplit_last_offset_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_409           |    80|
|265   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_410                                     |     5|
|266   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_411                                     |     3|
|267   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_412                                     |     3|
|268   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_413                                     |     3|
|269   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_414                                     |     3|
|270   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_415                                     |     3|
|271   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_416                                     |    22|
|272   |        s01_nodes                                                                                   |s01_nodes_imp_NVCCIA                                           |   851|
|273   |          s01_aw_node                                                                               |bd_6f02_sawn_0                                                 |   330|
|274   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized6                            |   330|
|275   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized6                     |   323|
|276   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized7__xdcDup__2                |    78|
|277   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7__xdcDup__2      |    78|
|278   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__4                           |    22|
|279   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__4                            |    22|
|280   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_401                     |    14|
|281   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_402                     |    13|
|282   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_403                     |    22|
|283   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized8                           |   234|
|284   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized8                 |   234|
|285   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized7__2                           |   167|
|286   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized11__2                            |   167|
|287   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_398                     |    14|
|288   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_399                     |    13|
|289   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_400                     |    30|
|290   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2_397                 |     9|
|291   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5_395                 |     3|
|292   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_396                                    |     3|
|293   |          s01_b_node                                                                                |bd_6f02_sbn_0                                                  |   169|
|294   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized7                            |   169|
|295   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized7                     |   162|
|296   |                \gen_normal_area.gen_node_prog_full.inst_node_prog_full                             |sc_node_v1_0_10_fifo                                           |    70|
|297   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo                                 |    70|
|298   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__5                                           |     4|
|299   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized3__5                             |     4|
|300   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_392                     |    14|
|301   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_393                     |    13|
|302   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_394                     |    29|
|303   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized10                          |    89|
|304   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized10                |    89|
|305   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized9                              |    32|
|306   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized13                               |    32|
|307   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_389                     |    14|
|308   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_390                     |    13|
|309   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_391                     |    21|
|310   |                inst_ingress                                                                        |sc_node_v1_0_10_ingress__parameterized7                        |     1|
|311   |                  inst_pipeline_valid                                                               |sc_util_v1_0_4_pipeline_388                                    |     1|
|312   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_386                 |     3|
|313   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_387                                    |     3|
|314   |          s01_w_node                                                                                |bd_6f02_swn_0                                                  |   352|
|315   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized8                            |   352|
|316   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized8                     |   345|
|317   |                \gen_normal_area.gen_fifo_req.inst_fifo_req                                         |sc_node_v1_0_10_fifo__parameterized7                           |    79|
|318   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized7                 |    79|
|319   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized6__3                           |    22|
|320   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized10__3                            |    22|
|321   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_383                     |    14|
|322   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_384                     |    13|
|323   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_385                     |    22|
|324   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__3                |   255|
|325   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__3      |   255|
|326   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__9                           |   188|
|327   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__9                             |   188|
|328   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_380                     |    14|
|329   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_381                     |    13|
|330   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_382                     |    30|
|331   |                \gen_normal_area.inst_fifo_send                                                     |sc_node_v1_0_10_reg_slice3__parameterized2                     |     9|
|332   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6_378                 |     3|
|333   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_379                                    |     3|
|334   |        switchboards                                                                                |switchboards_imp_18NKQB4                                       |   599|
|335   |          ar_switchboard                                                                            |bd_6f02_arsw_0                                                 |   141|
|336   |            inst                                                                                    |sc_switchboard_v1_0_6_top                                      |   141|
|337   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11_377                   |   141|
|338   |          aw_switchboard                                                                            |bd_6f02_awsw_0                                                 |   142|
|339   |            inst                                                                                    |sc_switchboard_v1_0_6_top__1                                   |   142|
|340   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized11                       |   142|
|341   |          b_switchboard                                                                             |bd_6f02_bsw_0                                                  |     7|
|342   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized0                      |     7|
|343   |              \gen_mi[1].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized13                       |     7|
|344   |          r_switchboard                                                                             |bd_6f02_rsw_0                                                  |   149|
|345   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized1                      |   149|
|346   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized15                       |   149|
|347   |          w_switchboard                                                                             |bd_6f02_wsw_0                                                  |   160|
|348   |            inst                                                                                    |sc_switchboard_v1_0_6_top__parameterized2                      |   160|
|349   |              \gen_mi[0].inst_opipe_payld                                                           |sc_util_v1_0_4_pipeline__parameterized17                       |   160|
|350   |    axi_smc_1                                                                                       |design_1_axi_smc_1_0                                           |  6382|
|351   |      inst                                                                                          |bd_a878                                                        |  6382|
|352   |        clk_map                                                                                     |clk_map_imp_G6MO4E                                             |    41|
|353   |          psr_aclk                                                                                  |bd_a878_psr_aclk_0                                             |    41|
|354   |            U0                                                                                      |proc_sys_reset_372                                             |    41|
|355   |              EXT_LPF                                                                               |lpf_373                                                        |     9|
|356   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized0_376                                   |     5|
|357   |              SEQ                                                                                   |sequence_psr_374                                               |    31|
|358   |                SEQ_COUNTER                                                                         |upcnt_n_375                                                    |    13|
|359   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_1I3LT8L                                  |  1893|
|360   |          m00_exit                                                                                  |bd_a878_m00e_0                                                 |  1893|
|361   |            inst                                                                                    |sc_exit_v1_0_8_top__parameterized0                             |  1893|
|362   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_331                               |   156|
|363   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_332                               |   156|
|364   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_333                               |    20|
|365   |              exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized0                            |   125|
|366   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_350           |    91|
|367   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_355                                     |     2|
|368   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_356                                     |     2|
|369   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_357                                     |     2|
|370   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_358                                     |     2|
|371   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_359                                     |     2|
|372   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_360                                     |     2|
|373   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_361                                     |     2|
|374   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_362                                     |     3|
|375   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_363                                     |     2|
|376   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_364                                     |     2|
|377   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_365                                     |     2|
|378   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_366                                     |     2|
|379   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_367                                     |     2|
|380   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_368                                     |     2|
|381   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_369                                     |     2|
|382   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_370                                     |     2|
|383   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_371                                     |     2|
|384   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_351           |    33|
|385   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_352                                     |     1|
|386   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_353                                     |     1|
|387   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_354                                     |     2|
|388   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_334                               |   217|
|389   |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter_335                                    |   971|
|390   |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_337                                   |   970|
|391   |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_338                               |   304|
|392   |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_339                               |   281|
|393   |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_340                           |    27|
|394   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_349                                     |     3|
|395   |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_341                           |    32|
|396   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_348                                     |     5|
|397   |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_342           |    59|
|398   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_343                                     |     3|
|399   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_344                                     |     2|
|400   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_345                                     |     2|
|401   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_346                                     |     2|
|402   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_347                                     |     3|
|403   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_336                               |   229|
|404   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_I9HTTY                                  |  2939|
|405   |          s00_mmu                                                                                   |bd_a878_s00mmu_0                                               |  1866|
|406   |            inst                                                                                    |sc_mmu_v1_0_7_top__parameterized1__1                           |  1866|
|407   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_323                               |   186|
|408   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_324                               |   197|
|409   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_325                               |   185|
|410   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_326                               |   204|
|411   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_327                               |    20|
|412   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave_328                                 |    54|
|413   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_329                               |   536|
|414   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_330                               |   451|
|415   |          s00_si_converter                                                                          |bd_a878_s00sic_0                                               |  1073|
|416   |            inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized1__1                  |  1073|
|417   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter_295                            |  1071|
|418   |                ar_cmd_reg                                                                          |sc_util_v1_0_4_axi_reg_stall_296                               |   299|
|419   |                aw_cmd_reg                                                                          |sc_util_v1_0_4_axi_reg_stall_297                               |   266|
|420   |                \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo_298                           |    30|
|421   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_322                                     |     4|
|422   |                \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo_299                           |    33|
|423   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_321                                     |     4|
|424   |                \gen_wsplitter.w_split_fifo                                                         |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_300           |    56|
|425   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_317                                     |     3|
|426   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_318                                     |     2|
|427   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_319                                     |     2|
|428   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_320                                     |     3|
|429   |                \gen_wsplitter.wsplit_first_offset_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_301           |    58|
|430   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_310                                     |     3|
|431   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_311                                     |     3|
|432   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_312                                     |     3|
|433   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_313                                     |     3|
|434   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_314                                     |     3|
|435   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_315                                     |     3|
|436   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_316                                     |     4|
|437   |                \gen_wsplitter.wsplit_last_offset_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_302           |    79|
|438   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_303                                     |     3|
|439   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_304                                     |     3|
|440   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_305                                     |     3|
|441   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_306                                     |     4|
|442   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_307                                     |     3|
|443   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_308                                     |     3|
|444   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_309                                     |    22|
|445   |        s00_nodes                                                                                   |s00_nodes_imp_NF95JW                                           |  1509|
|446   |          s00_ar_node                                                                               |bd_a878_sarn_0                                                 |   265|
|447   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized9__xdcDup__1                 |   265|
|448   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized9__xdcDup__1          |   258|
|449   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__4                |   256|
|450   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__4      |   256|
|451   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__13                          |   188|
|452   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__13                            |   188|
|453   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_292                     |    14|
|454   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_293                     |    13|
|455   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_294                     |    31|
|456   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_290                 |     3|
|457   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_291                                    |     3|
|458   |          s00_aw_node                                                                               |bd_a878_sawn_0                                                 |   265|
|459   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized10__xdcDup__1                |   265|
|460   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized10__xdcDup__1         |   258|
|461   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__5                |   256|
|462   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__5      |   256|
|463   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__12                          |   188|
|464   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__12                            |   188|
|465   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_287                     |    14|
|466   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_288                     |    13|
|467   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_289                     |    31|
|468   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5_285                 |     3|
|469   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_286                                    |     3|
|470   |          s00_b_node                                                                                |bd_a878_sbn_0                                                  |   109|
|471   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized11__xdcDup__1                |   109|
|472   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized11__xdcDup__1         |   101|
|473   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11__xdcDup__1               |    99|
|474   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__1     |    99|
|475   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__3                          |    31|
|476   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized14__3                            |    31|
|477   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_282                     |    14|
|478   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_283                     |    13|
|479   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_284                     |    31|
|480   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_280                 |     4|
|481   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_281                                    |     4|
|482   |          s00_r_node                                                                                |bd_a878_srn_0                                                  |   505|
|483   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized12__xdcDup__1                |   505|
|484   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized12__xdcDup__1         |   498|
|485   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_274                               |     3|
|486   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer__parameterized0_275                    |   222|
|487   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized20_279                   |     6|
|488   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized12__xdcDup__1               |   271|
|489   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized12__xdcDup__1     |   271|
|490   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11__2                          |   196|
|491   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized15__2                            |   196|
|492   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_276                     |    14|
|493   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_277                     |    13|
|494   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_278                     |    33|
|495   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_272                 |     3|
|496   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_273                                    |     3|
|497   |          s00_w_node                                                                                |bd_a878_swn_0                                                  |   365|
|498   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized13__xdcDup__1                |   365|
|499   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized13__xdcDup__1         |   358|
|500   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer_268                                  |     5|
|501   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6__xdcDup__2                |   351|
|502   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6__xdcDup__2      |   351|
|503   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5__4                           |   209|
|504   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9__4                             |   209|
|505   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_269                     |    14|
|506   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_270                     |    13|
|507   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_271                     |    31|
|508   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6_266                 |     3|
|509   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_267                                    |     3|
|510   |    axi_smc_2                                                                                       |design_1_axi_smc_2_0                                           |  6382|
|511   |      inst                                                                                          |bd_a888                                                        |  6382|
|512   |        clk_map                                                                                     |clk_map_imp_1GNU3PT                                            |    41|
|513   |          psr_aclk                                                                                  |bd_a888_psr_aclk_0                                             |    41|
|514   |            U0                                                                                      |proc_sys_reset_261                                             |    41|
|515   |              EXT_LPF                                                                               |lpf_262                                                        |     9|
|516   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized0_265                                   |     5|
|517   |              SEQ                                                                                   |sequence_psr_263                                               |    31|
|518   |                SEQ_COUNTER                                                                         |upcnt_n_264                                                    |    13|
|519   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_J937NU                                   |  1893|
|520   |          m00_exit                                                                                  |bd_a888_m00e_0                                                 |  1893|
|521   |            inst                                                                                    |sc_exit_v1_0_8_top__parameterized1                             |  1893|
|522   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_220                               |   156|
|523   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_221                               |   156|
|524   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_222                               |    20|
|525   |              exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized1                            |   125|
|526   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2_239           |    91|
|527   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_244                                     |     2|
|528   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_245                                     |     2|
|529   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_246                                     |     2|
|530   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_247                                     |     2|
|531   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_248                                     |     2|
|532   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_249                                     |     2|
|533   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_250                                     |     2|
|534   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_251                                     |     3|
|535   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_252                                     |     2|
|536   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_253                                     |     2|
|537   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_254                                     |     2|
|538   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_255                                     |     2|
|539   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_256                                     |     2|
|540   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_257                                     |     2|
|541   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_258                                     |     2|
|542   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_259                                     |     2|
|543   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_260                                     |     2|
|544   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3_240           |    33|
|545   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_241                                     |     1|
|546   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_242                                     |     1|
|547   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_243                                     |     2|
|548   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_223                               |   217|
|549   |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter_224                                    |   971|
|550   |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv_226                                   |   970|
|551   |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_227                               |   304|
|552   |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_228                               |   281|
|553   |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_229                           |    27|
|554   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_238                                     |     3|
|555   |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_230                           |    32|
|556   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_237                                     |     5|
|557   |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_231           |    59|
|558   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_232                                     |     3|
|559   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_233                                     |     2|
|560   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_234                                     |     2|
|561   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_235                                     |     2|
|562   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_236                                     |     3|
|563   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_225                               |   229|
|564   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1J0OY2X                                 |  2939|
|565   |          s00_mmu                                                                                   |bd_a888_s00mmu_0                                               |  1866|
|566   |            inst                                                                                    |sc_mmu_v1_0_7_top__parameterized1                              |  1866|
|567   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_213                               |   186|
|568   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_214                               |   197|
|569   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_215                               |   185|
|570   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_216                               |   204|
|571   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_217                               |    20|
|572   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave                                     |    54|
|573   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_218                               |   536|
|574   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_219                               |   451|
|575   |          s00_si_converter                                                                          |bd_a888_s00sic_0                                               |  1073|
|576   |            inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized1                     |  1073|
|577   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter                                |  1071|
|578   |                ar_cmd_reg                                                                          |sc_util_v1_0_4_axi_reg_stall_187                               |   299|
|579   |                aw_cmd_reg                                                                          |sc_util_v1_0_4_axi_reg_stall_188                               |   266|
|580   |                \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo_189                           |    30|
|581   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_212                                     |     4|
|582   |                \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                     |sc_util_v1_0_4_axic_reg_srl_fifo_190                           |    33|
|583   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_211                                     |     4|
|584   |                \gen_wsplitter.w_split_fifo                                                         |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0_191           |    56|
|585   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_207                                     |     3|
|586   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_208                                     |     2|
|587   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_209                                     |     2|
|588   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_210                                     |     3|
|589   |                \gen_wsplitter.wsplit_first_offset_fifo                                             |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1               |    58|
|590   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_200                                     |     3|
|591   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_201                                     |     3|
|592   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_202                                     |     3|
|593   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_203                                     |     3|
|594   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_204                                     |     3|
|595   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_205                                     |     3|
|596   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_206                                     |     4|
|597   |                \gen_wsplitter.wsplit_last_offset_fifo                                              |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1_192           |    79|
|598   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_193                                     |     3|
|599   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_194                                     |     3|
|600   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_195                                     |     3|
|601   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_196                                     |     4|
|602   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_197                                     |     3|
|603   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_198                                     |     3|
|604   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_199                                     |    22|
|605   |        s00_nodes                                                                                   |s00_nodes_imp_1MT4N83                                          |  1509|
|606   |          s00_ar_node                                                                               |bd_a888_sarn_0                                                 |   265|
|607   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized9                            |   265|
|608   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized9                     |   258|
|609   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__6                |   256|
|610   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__6      |   256|
|611   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__15                          |   188|
|612   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__15                            |   188|
|613   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_184                     |    14|
|614   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_185                     |    13|
|615   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_186                     |    31|
|616   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4_182                 |     3|
|617   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_183                                    |     3|
|618   |          s00_aw_node                                                                               |bd_a888_sawn_0                                                 |   265|
|619   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized10                           |   265|
|620   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized10                    |   258|
|621   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__7                |   256|
|622   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__7      |   256|
|623   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__14                          |   188|
|624   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__14                            |   188|
|625   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_179                     |    14|
|626   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_180                     |    13|
|627   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_181                     |    31|
|628   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5_177                 |     3|
|629   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_178                                    |     3|
|630   |          s00_b_node                                                                                |bd_a888_sbn_0                                                  |   109|
|631   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized11                           |   109|
|632   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized11                    |   101|
|633   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11__xdcDup__2               |    99|
|634   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11__xdcDup__2     |    99|
|635   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10__4                          |    31|
|636   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized14__4                            |    31|
|637   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_174                     |    14|
|638   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_175                     |    13|
|639   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_176                     |    31|
|640   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1_172                 |     4|
|641   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_173                                    |     4|
|642   |          s00_r_node                                                                                |bd_a888_srn_0                                                  |   505|
|643   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized12                           |   505|
|644   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized12                    |   498|
|645   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator_167                               |     3|
|646   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer__parameterized0                        |   222|
|647   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized20_171                   |     6|
|648   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized12                          |   271|
|649   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized12                |   271|
|650   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized11                             |   196|
|651   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized15                               |   196|
|652   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_168                     |    14|
|653   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_169                     |    13|
|654   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_170                     |    33|
|655   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2_165                 |     3|
|656   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_166                                    |     3|
|657   |          s00_w_node                                                                                |bd_a888_swn_0                                                  |   365|
|658   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized13                           |   365|
|659   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized13                    |   358|
|660   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer                                      |     5|
|661   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized6                           |   351|
|662   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized6                 |   351|
|663   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized5                              |   209|
|664   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized9                                |   209|
|665   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_162                     |    14|
|666   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_163                     |    13|
|667   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_164                     |    31|
|668   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6_160                 |     3|
|669   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_161                                    |     3|
|670   |    axi_smc_3                                                                                       |design_1_axi_smc_3_0                                           |  4453|
|671   |      inst                                                                                          |bd_68d9                                                        |  4453|
|672   |        clk_map                                                                                     |clk_map_imp_12BNOUC                                            |    41|
|673   |          psr_aclk                                                                                  |bd_68d9_psr_aclk_0                                             |    41|
|674   |            U0                                                                                      |proc_sys_reset                                                 |    41|
|675   |              EXT_LPF                                                                               |lpf                                                            |     9|
|676   |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |cdc_sync__parameterized0_159                                   |     5|
|677   |              SEQ                                                                                   |sequence_psr_157                                               |    31|
|678   |                SEQ_COUNTER                                                                         |upcnt_n_158                                                    |    13|
|679   |        m00_exit_pipeline                                                                           |m00_exit_pipeline_imp_VTKZTR                                   |  1893|
|680   |          m00_exit                                                                                  |bd_68d9_m00e_0                                                 |  1893|
|681   |            inst                                                                                    |sc_exit_v1_0_8_top__parameterized2                             |  1893|
|682   |              ar_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_122                               |   156|
|683   |              aw_reg                                                                                |sc_util_v1_0_4_axi_reg_stall_123                               |   156|
|684   |              b_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_124                               |    20|
|685   |              exit_inst                                                                             |sc_exit_v1_0_8_exit__parameterized2                            |   125|
|686   |                \gen_r_cmd_fifo.r_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    91|
|687   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_140                                     |     2|
|688   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_141                                     |     2|
|689   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_142                                     |     2|
|690   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_143                                     |     2|
|691   |                  \gen_srls[14].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_144                                     |     2|
|692   |                  \gen_srls[15].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_145                                     |     2|
|693   |                  \gen_srls[16].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_146                                     |     2|
|694   |                  \gen_srls[17].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_147                                     |     3|
|695   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_148                                     |     2|
|696   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_149                                     |     2|
|697   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_150                                     |     2|
|698   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_151                                     |     2|
|699   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_152                                     |     2|
|700   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_153                                     |     2|
|701   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_154                                     |     2|
|702   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_155                                     |     2|
|703   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_156                                     |     2|
|704   |                \gen_w_cmd_fifo.w_cmd_fifo                                                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3               |    33|
|705   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_137                                     |     1|
|706   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_138                                     |     1|
|707   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_139                                     |     2|
|708   |              r_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_125                               |   217|
|709   |              splitter_inst                                                                         |sc_exit_v1_0_8_splitter                                        |   971|
|710   |                \gen_axi3.splitter_inst                                                             |sc_exit_v1_0_8_axi3_conv                                       |   970|
|711   |                  ar_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_127                               |   304|
|712   |                  aw_cmd_reg                                                                        |sc_util_v1_0_4_axi_reg_stall_128                               |   281|
|713   |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo                               |    27|
|714   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_136                                     |     3|
|715   |                  \gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                   |sc_util_v1_0_4_axic_reg_srl_fifo_129                           |    32|
|716   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_135                                     |     5|
|717   |                  \gen_wsplitter.w_split_fifo                                                       |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0               |    59|
|718   |                    \gen_srls[0].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_130                                     |     3|
|719   |                    \gen_srls[1].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_131                                     |     2|
|720   |                    \gen_srls[2].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_132                                     |     2|
|721   |                    \gen_srls[3].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_133                                     |     2|
|722   |                    \gen_srls[4].srl_nx1                                                            |sc_util_v1_0_4_srl_rtl_134                                     |     3|
|723   |              w_reg                                                                                 |sc_util_v1_0_4_axi_reg_stall_126                               |   229|
|724   |        s00_entry_pipeline                                                                          |s00_entry_pipeline_imp_1V1ACM4                                 |  1290|
|725   |          s00_mmu                                                                                   |bd_68d9_s00mmu_0                                               |  1155|
|726   |            inst                                                                                    |sc_mmu_v1_0_7_top__parameterized2                              |  1155|
|727   |              ar_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall                                   |   186|
|728   |              ar_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_116                               |   196|
|729   |              aw_reg_stall                                                                          |sc_util_v1_0_4_axi_reg_stall_117                               |   185|
|730   |              aw_sreg                                                                               |sc_util_v1_0_4_axi_reg_stall_118                               |   204|
|731   |              b_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_119                               |    20|
|732   |              \gen_endpoint.decerr_slave_inst                                                       |sc_mmu_v1_0_7_decerr_slave__parameterized0                     |    55|
|733   |              r_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_120                               |   150|
|734   |              w_sreg                                                                                |sc_util_v1_0_4_axi_reg_stall_121                               |   126|
|735   |          s00_si_converter                                                                          |bd_68d9_s00sic_0                                               |   135|
|736   |            inst                                                                                    |sc_si_converter_v1_0_8_top__parameterized2                     |   135|
|737   |              splitter_inst                                                                         |sc_si_converter_v1_0_8_splitter__parameterized0                |   104|
|738   |                \gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo  |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized5               |   103|
|739   |                  \gen_srls[0].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl                                         |     2|
|740   |                  \gen_srls[10].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_103                                     |     2|
|741   |                  \gen_srls[11].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_104                                     |     2|
|742   |                  \gen_srls[12].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_105                                     |     2|
|743   |                  \gen_srls[13].srl_nx1                                                             |sc_util_v1_0_4_srl_rtl_106                                     |     3|
|744   |                  \gen_srls[1].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_107                                     |     2|
|745   |                  \gen_srls[2].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_108                                     |     2|
|746   |                  \gen_srls[3].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_109                                     |     2|
|747   |                  \gen_srls[4].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_110                                     |     2|
|748   |                  \gen_srls[5].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_111                                     |     2|
|749   |                  \gen_srls[6].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_112                                     |    13|
|750   |                  \gen_srls[7].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_113                                     |     2|
|751   |                  \gen_srls[8].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_114                                     |     2|
|752   |                  \gen_srls[9].srl_nx1                                                              |sc_util_v1_0_4_srl_rtl_115                                     |     2|
|753   |        s00_nodes                                                                                   |s00_nodes_imp_1RAPA9Y                                          |  1229|
|754   |          s00_ar_node                                                                               |bd_68d9_sarn_0                                                 |   265|
|755   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized14                           |   265|
|756   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized14                    |   258|
|757   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0__xdcDup__8                |   256|
|758   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0__xdcDup__8      |   256|
|759   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0                              |   188|
|760   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4                                |   188|
|761   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_100                     |    14|
|762   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_101                     |    13|
|763   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_102                     |    31|
|764   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized4                     |     3|
|765   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_99                                     |     3|
|766   |          s00_aw_node                                                                               |bd_68d9_sawn_0                                                 |   265|
|767   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized15                           |   265|
|768   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized15                    |   258|
|769   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized0                           |   256|
|770   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |   256|
|771   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized0__16                          |   188|
|772   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized4__16                            |   188|
|773   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_96                      |    14|
|774   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_97                      |    13|
|775   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_98                      |    31|
|776   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized5                     |     3|
|777   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_95                                     |     3|
|778   |          s00_b_node                                                                                |bd_68d9_sbn_0                                                  |   109|
|779   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized16                           |   109|
|780   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized16                    |   101|
|781   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized11                          |    99|
|782   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized11                |    99|
|783   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized10                             |    31|
|784   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized14                               |    31|
|785   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_92                      |    14|
|786   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_93                      |    13|
|787   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_94                      |    31|
|788   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized1                     |     4|
|789   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_91                                     |     4|
|790   |          s00_r_node                                                                                |bd_68d9_srn_0                                                  |   243|
|791   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized17                           |   243|
|792   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized17                    |   235|
|793   |                \gen_normal_area.gen_downsizer.inst_downsizer                                       |sc_node_v1_0_10_downsizer__parameterized0                      |     5|
|794   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized13                          |   228|
|795   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized13                |   228|
|796   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized12                             |   122|
|797   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized16                               |   122|
|798   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0_88                      |    14|
|799   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_89                      |    13|
|800   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1_90                      |    33|
|801   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized2                     |     4|
|802   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline_87                                     |     4|
|803   |          s00_w_node                                                                                |bd_68d9_swn_0                                                  |   347|
|804   |            inst                                                                                    |sc_node_v1_0_10_top__parameterized18                           |   347|
|805   |              inst_mi_handler                                                                       |sc_node_v1_0_10_mi_handler__parameterized18                    |   341|
|806   |                \gen_normal_area.gen_fi_regulator.inst_fi_regulator                                 |sc_node_v1_0_10_fi_regulator                                   |     4|
|807   |                \gen_normal_area.gen_upsizer.inst_upsizer                                           |sc_node_v1_0_10_upsizer__parameterized1                        |   138|
|808   |                  inst_upsizer_target_pipeline                                                      |sc_util_v1_0_4_pipeline__parameterized20                       |     6|
|809   |                \gen_normal_area.inst_fifo_node_payld                                               |sc_node_v1_0_10_fifo__parameterized14                          |   197|
|810   |                  \gen_xpm_memory_fifo.inst_fifo                                                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized14                |   197|
|811   |                    \gen_mem_rep[0].inst_xpm_memory                                                 |xpm_memory_sdpram__parameterized13                             |   125|
|812   |                      xpm_memory_base_inst                                                          |xpm_memory_base__parameterized17                               |   125|
|813   |                    \gen_mem_rep[0].inst_rd_addrb                                                   |sc_util_v1_0_4_counter__parameterized0                         |    14|
|814   |                    \gen_mem_rep[0].inst_wr_addra                                                   |sc_util_v1_0_4_counter__parameterized0_86                      |    13|
|815   |                    \gen_wr.inst_wr_addra_p1                                                        |sc_util_v1_0_4_counter__parameterized1                         |    32|
|816   |              inst_si_handler                                                                       |sc_node_v1_0_10_si_handler__parameterized6                     |     2|
|817   |                inst_arb_stall_late                                                                 |sc_util_v1_0_4_pipeline                                        |     2|
|818   |    conv_0                                                                                          |design_1_conv_0_0                                              | 10846|
|819   |      inst                                                                                          |conv                                                           | 10845|
|820   |        conv_AXILiteS_s_axi_U                                                                       |conv_AXILiteS_s_axi                                            |   796|
|821   |        conv_AXI_F_m_axi_U                                                                          |conv_AXI_F_m_axi                                               |  2862|
|822   |          bus_read                                                                                  |conv_AXI_F_m_axi_read                                          |  1567|
|823   |            buff_rdata                                                                              |conv_AXI_F_m_axi_buffer__parameterized0                        |   459|
|824   |            fifo_rctl                                                                               |conv_AXI_F_m_axi_fifo__parameterized1_83                       |    39|
|825   |            fifo_rreq                                                                               |conv_AXI_F_m_axi_fifo__parameterized0_84                       |   107|
|826   |            rs_rdata                                                                                |conv_AXI_F_m_axi_reg_slice__parameterized0                     |   398|
|827   |            rs_rreq                                                                                 |conv_AXI_F_m_axi_reg_slice_85                                  |   120|
|828   |          bus_write                                                                                 |conv_AXI_F_m_axi_write                                         |  1274|
|829   |            buff_wdata                                                                              |conv_AXI_F_m_axi_buffer                                        |   493|
|830   |            \bus_equal_gen.fifo_burst                                                               |conv_AXI_F_m_axi_fifo                                          |    61|
|831   |            fifo_resp                                                                               |conv_AXI_F_m_axi_fifo__parameterized1                          |    24|
|832   |            fifo_resp_to_user                                                                       |conv_AXI_F_m_axi_fifo__parameterized2                          |    20|
|833   |            fifo_wreq                                                                               |conv_AXI_F_m_axi_fifo__parameterized0                          |    88|
|834   |            rs_wreq                                                                                 |conv_AXI_F_m_axi_reg_slice                                     |    97|
|835   |          wreq_throttl                                                                              |conv_AXI_F_m_axi_throttl                                       |    21|
|836   |        conv_AXI_W_m_axi_U                                                                          |conv_AXI_W_m_axi                                               |  1550|
|837   |          bus_read                                                                                  |conv_AXI_W_m_axi_read                                          |  1550|
|838   |            buff_rdata                                                                              |conv_AXI_W_m_axi_buffer__parameterized0                        |   459|
|839   |            fifo_rctl                                                                               |conv_AXI_W_m_axi_fifo__parameterized1                          |    64|
|840   |            fifo_rreq                                                                               |conv_AXI_W_m_axi_fifo__parameterized0                          |    89|
|841   |            rs_rdata                                                                                |conv_AXI_W_m_axi_reg_slice__parameterized0                     |   398|
|842   |            rs_rreq                                                                                 |conv_AXI_W_m_axi_reg_slice                                     |    96|
|843   |        conv_gmem_m_axi_U                                                                           |conv_gmem_m_axi                                                |  1078|
|844   |          bus_read                                                                                  |conv_gmem_m_axi_read                                           |  1078|
|845   |            buff_rdata                                                                              |conv_gmem_m_axi_buffer__parameterized0                         |   185|
|846   |            \bus_wide_gen.fifo_burst                                                                |conv_gmem_m_axi_fifo                                           |    95|
|847   |            fifo_rctl                                                                               |conv_gmem_m_axi_fifo__parameterized1                           |    15|
|848   |            fifo_rreq                                                                               |conv_gmem_m_axi_fifo__parameterized0                           |   138|
|849   |            rs_rdata                                                                                |conv_gmem_m_axi_reg_slice__parameterized0                      |    63|
|850   |            rs_rreq                                                                                 |conv_gmem_m_axi_reg_slice                                      |   153|
|851   |        conv_mac_muladd_1ncg_U20                                                                    |conv_mac_muladd_1ncg                                           |    66|
|852   |          conv_mac_muladd_1ncg_DSP48_10_U                                                           |conv_mac_muladd_1ncg_DSP48_10_82                               |    66|
|853   |        conv_mac_muladd_1ncg_U22                                                                    |conv_mac_muladd_1ncg_66                                        |    66|
|854   |          conv_mac_muladd_1ncg_DSP48_10_U                                                           |conv_mac_muladd_1ncg_DSP48_10_81                               |    66|
|855   |        conv_mac_muladd_1ncg_U24                                                                    |conv_mac_muladd_1ncg_67                                        |    66|
|856   |          conv_mac_muladd_1ncg_DSP48_10_U                                                           |conv_mac_muladd_1ncg_DSP48_10_80                               |    66|
|857   |        conv_mac_muladd_1ncg_U26                                                                    |conv_mac_muladd_1ncg_68                                        |    66|
|858   |          conv_mac_muladd_1ncg_DSP48_10_U                                                           |conv_mac_muladd_1ncg_DSP48_10                                  |    66|
|859   |        conv_mac_muladd_2mb6_U18                                                                    |conv_mac_muladd_2mb6                                           |    29|
|860   |          conv_mac_muladd_2mb6_DSP48_9_U                                                            |conv_mac_muladd_2mb6_DSP48_9                                   |    29|
|861   |        conv_mul_mul_16nsfYi_U6                                                                     |conv_mul_mul_16nsfYi                                           |     1|
|862   |          conv_mul_mul_16nsfYi_DSP48_2_U                                                            |conv_mul_mul_16nsfYi_DSP48_2_79                                |     1|
|863   |        conv_mul_mul_16nsfYi_U7                                                                     |conv_mul_mul_16nsfYi_69                                        |    25|
|864   |          conv_mul_mul_16nsfYi_DSP48_2_U                                                            |conv_mul_mul_16nsfYi_DSP48_2_78                                |    25|
|865   |        conv_mul_mul_16nsfYi_U8                                                                     |conv_mul_mul_16nsfYi_70                                        |    56|
|866   |          conv_mul_mul_16nsfYi_DSP48_2_U                                                            |conv_mul_mul_16nsfYi_DSP48_2                                   |    56|
|867   |        conv_mul_mul_16nsjbC_U12                                                                    |conv_mul_mul_16nsjbC                                           |    17|
|868   |          conv_mul_mul_16nsjbC_DSP48_6_U                                                            |conv_mul_mul_16nsjbC_DSP48_6                                   |    17|
|869   |        conv_mul_mul_16nspcA_U28                                                                    |conv_mul_mul_16nspcA                                           |     1|
|870   |          conv_mul_mul_16nspcA_DSP48_12_U                                                           |conv_mul_mul_16nspcA_DSP48_12                                  |     1|
|871   |        conv_mul_mul_16s_hbi_U10                                                                    |conv_mul_mul_16s_hbi                                           |    16|
|872   |          conv_mul_mul_16s_hbi_DSP48_4_U                                                            |conv_mul_mul_16s_hbi_DSP48_4                                   |    16|
|873   |        conv_mul_mul_16s_kbM_U13                                                                    |conv_mul_mul_16s_kbM                                           |    13|
|874   |          conv_mul_mul_16s_kbM_DSP48_7_U                                                            |conv_mul_mul_16s_kbM_DSP48_7_77                                |    13|
|875   |        conv_mul_mul_16s_kbM_U14                                                                    |conv_mul_mul_16s_kbM_71                                        |    52|
|876   |          conv_mul_mul_16s_kbM_DSP48_7_U                                                            |conv_mul_mul_16s_kbM_DSP48_7                                   |    52|
|877   |        conv_mul_mul_8ns_dEe_U4                                                                     |conv_mul_mul_8ns_dEe                                           |     1|
|878   |          conv_mul_mul_8ns_dEe_DSP48_0_U                                                            |conv_mul_mul_8ns_dEe_DSP48_0                                   |     1|
|879   |        conv_mul_mul_8ns_ibs_U11                                                                    |conv_mul_mul_8ns_ibs                                           |    41|
|880   |          conv_mul_mul_8ns_ibs_DSP48_5_U                                                            |conv_mul_mul_8ns_ibs_DSP48_5                                   |    41|
|881   |        conv_mul_mul_8ns_lbW_U17                                                                    |conv_mul_mul_8ns_lbW                                           |    19|
|882   |          conv_mul_mul_8ns_lbW_DSP48_8_U                                                            |conv_mul_mul_8ns_lbW_DSP48_8_76                                |    19|
|883   |        conv_mul_mul_8ns_lbW_U19                                                                    |conv_mul_mul_8ns_lbW_72                                        |    37|
|884   |          conv_mul_mul_8ns_lbW_DSP48_8_U                                                            |conv_mul_mul_8ns_lbW_DSP48_8                                   |    37|
|885   |        conv_sdiv_19s_9nsbkb_U1                                                                     |conv_sdiv_19s_9nsbkb                                           |   243|
|886   |          conv_sdiv_19s_9nsbkb_div_U                                                                |conv_sdiv_19s_9nsbkb_div_74                                    |   243|
|887   |            conv_sdiv_19s_9nsbkb_div_u_0                                                            |conv_sdiv_19s_9nsbkb_div_u_75                                  |   158|
|888   |        conv_sdiv_19s_9nsbkb_U2                                                                     |conv_sdiv_19s_9nsbkb_73                                        |   301|
|889   |          conv_sdiv_19s_9nsbkb_div_U                                                                |conv_sdiv_19s_9nsbkb_div                                       |   301|
|890   |            conv_sdiv_19s_9nsbkb_div_u_0                                                            |conv_sdiv_19s_9nsbkb_div_u                                     |   176|
|891   |        conv_urem_48ns_16cud_U3                                                                     |conv_urem_48ns_16cud                                           |   524|
|892   |          conv_urem_48ns_16cud_div_U                                                                |conv_urem_48ns_16cud_div                                       |   524|
|893   |            conv_urem_48ns_16cud_div_u_0                                                            |conv_urem_48ns_16cud_div_u                                     |   392|
|894   |    pool_0                                                                                          |design_1_pool_0_1                                              | 24839|
|895   |      inst                                                                                          |pool                                                           | 24839|
|896   |        Ky_c_U                                                                                      |fifo_w32_d2_A                                                  |   107|
|897   |          U_fifo_w32_d2_A_ram                                                                       |fifo_w32_d2_A_shiftReg_65                                      |    96|
|898   |        ch_div_K_c7_U                                                                               |fifo_w32_d2_A_45                                               |   106|
|899   |          U_fifo_w32_d2_A_ram                                                                       |fifo_w32_d2_A_shiftReg_64                                      |    96|
|900   |        ch_div_K_c_U                                                                                |fifo_w32_d2_A_46                                               |   108|
|901   |          U_fifo_w32_d2_A_ram                                                                       |fifo_w32_d2_A_shiftReg_63                                      |    97|
|902   |        height_in_c_U                                                                               |fifo_w32_d2_A_47                                               |   107|
|903   |          U_fifo_w32_d2_A_ram                                                                       |fifo_w32_d2_A_shiftReg_62                                      |    96|
|904   |        height_out_c_U                                                                              |fifo_w32_d3_A                                                  |    47|
|905   |          U_fifo_w32_d3_A_ram                                                                       |fifo_w32_d3_A_shiftReg                                         |    34|
|906   |        hs2axis_U0                                                                                  |hs2axis                                                        |   685|
|907   |        pool_1D54_U0                                                                                |pool_1D54                                                      | 11518|
|908   |          pool_mul_64ns_32nbkb_U1                                                                   |pool_mul_64ns_32nbkb_54                                        |   335|
|909   |            pool_mul_64ns_32nbkb_MulnS_0_U                                                          |pool_mul_64ns_32nbkb_MulnS_0_61                                |   335|
|910   |          pool_srem_32ns_32cud_U2                                                                   |pool_srem_32ns_32cud_55                                        |  4490|
|911   |            pool_srem_32ns_32cud_div_U                                                              |pool_srem_32ns_32cud_div_59                                    |  3497|
|912   |              pool_srem_32ns_32cud_div_u_0                                                          |pool_srem_32ns_32cud_div_u_60                                  |  3327|
|913   |          pool_srem_32ns_32cud_U3                                                                   |pool_srem_32ns_32cud_56                                        |  4612|
|914   |            pool_srem_32ns_32cud_div_U                                                              |pool_srem_32ns_32cud_div_57                                    |  3619|
|915   |              pool_srem_32ns_32cud_div_u_0                                                          |pool_srem_32ns_32cud_div_u_58                                  |  3482|
|916   |        pool_2D_U0                                                                                  |pool_2D                                                        | 10608|
|917   |          buf_V_U                                                                                   |pool_2D_buf_V                                                  |   221|
|918   |            pool_2D_buf_V_ram_U                                                                     |pool_2D_buf_V_ram                                              |   221|
|919   |          pool_mul_64ns_32nbkb_U20                                                                  |pool_mul_64ns_32nbkb                                           |   336|
|920   |            pool_mul_64ns_32nbkb_MulnS_0_U                                                          |pool_mul_64ns_32nbkb_MulnS_0                                   |   336|
|921   |          pool_srem_32ns_32cud_U21                                                                  |pool_srem_32ns_32cud                                           |  4571|
|922   |            pool_srem_32ns_32cud_div_U                                                              |pool_srem_32ns_32cud_div_52                                    |  3578|
|923   |              pool_srem_32ns_32cud_div_u_0                                                          |pool_srem_32ns_32cud_div_u_53                                  |  3442|
|924   |          pool_srem_32ns_32cud_U22                                                                  |pool_srem_32ns_32cud_51                                        |  4363|
|925   |            pool_srem_32ns_32cud_div_U                                                              |pool_srem_32ns_32cud_div                                       |  3370|
|926   |              pool_srem_32ns_32cud_div_u_0                                                          |pool_srem_32ns_32cud_div_u                                     |  3327|
|927   |        pool_AXILiteS_s_axi_U                                                                       |pool_AXILiteS_s_axi                                            |   715|
|928   |        start_for_hs2axiseOg_U                                                                      |start_for_hs2axiseOg                                           |    14|
|929   |        start_for_pool_2DdEe_U                                                                      |start_for_pool_2DdEe                                           |    12|
|930   |        stream_tp2_V_V_U                                                                            |fifo_w128_d2_A                                                 |   393|
|931   |          U_fifo_w128_d2_A_ram                                                                      |fifo_w128_d2_A_shiftReg                                        |   385|
|932   |        stream_tp_V_V_U                                                                             |fifo_w128_d8_A                                                 |   205|
|933   |          U_fifo_w128_d8_A_ram                                                                      |fifo_w128_d8_A_shiftReg                                        |   188|
|934   |        width_out_c8_U                                                                              |fifo_w32_d2_A_48                                               |   105|
|935   |          U_fifo_w32_d2_A_ram                                                                       |fifo_w32_d2_A_shiftReg_50                                      |    96|
|936   |        width_out_c_U                                                                               |fifo_w32_d2_A_49                                               |   109|
|937   |          U_fifo_w32_d2_A_ram                                                                       |fifo_w32_d2_A_shiftReg                                         |    96|
|938   |    axi_dma_0                                                                                       |design_1_axi_dma_0_2                                           |  6358|
|939   |      U0                                                                                            |axi_dma                                                        |  6358|
|940   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                             |axi_dma_mm2s_mngr                                              |    95|
|941   |          \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                  |axi_dma_smple_sm_44                                            |    76|
|942   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                       |axi_dma_mm2s_cmdsts_if                                         |    13|
|943   |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                     |axi_dma_mm2s_sts_mngr                                          |     5|
|944   |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                           |axi_dma_sofeof_gen                                             |    12|
|945   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                             |axi_dma_s2mm_mngr                                              |   149|
|946   |          \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                  |axi_dma_smple_sm                                               |    76|
|947   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                       |axi_dma_s2mm_cmdsts_if                                         |    67|
|948   |          \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                     |axi_dma_s2mm_sts_mngr                                          |     5|
|949   |        \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                           |axi_dma_sofeof_gen_5                                           |    12|
|950   |        I_AXI_DMA_REG_MODULE                                                                        |axi_dma_reg_module                                             |   420|
|951   |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                            |axi_dma_lite_if                                                |   200|
|952   |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                   |axi_dma_register                                               |   112|
|953   |          \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                   |axi_dma_register_s2mm                                          |   106|
|954   |        I_PRMRY_DATAMOVER                                                                           |axi_datamover                                                  |  5598|
|955   |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                        |axi_datamover_mm2s_full_wrap                                   |  1588|
|956   |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                       |axi_datamover_skid_buf_26                                      |   447|
|957   |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                                                            |axi_datamover_rd_sf                                            |   288|
|958   |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord                                     |   247|
|959   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg                                                   |   247|
|960   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync                                                  |   224|
|961   |                    xpm_fifo_base_inst                                                              |xpm_fifo_base                                                  |   224|
|962   |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base                                                |     3|
|963   |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1_36                            |     8|
|964   |                      rdp_inst                                                                      |xpm_counter_updn__parameterized2_37                            |    50|
|965   |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized3_38                            |    18|
|966   |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit_39                                            |    12|
|967   |                      wrp_inst                                                                      |xpm_counter_updn__parameterized2_40                            |    26|
|968   |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized3_41                            |    25|
|969   |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized0_42                            |    19|
|970   |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst_43                                                |    10|
|971   |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                        |axi_datamover_fifo__parameterized3                             |    12|
|972   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized1                                     |     9|
|973   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized1                                 |     9|
|974   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_35                                       |     8|
|975   |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl                                        |    97|
|976   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1_30                          |    54|
|977   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f_31                                                  |    49|
|978   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f_32                                              |    49|
|979   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_33                                       |     9|
|980   |                    DYNSHREG_F_I                                                                    |dynshreg_f_34                                                  |    39|
|981   |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status                                       |    79|
|982   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized0                             |    15|
|983   |              I_CMD_FIFO                                                                            |axi_datamover_fifo_29                                          |    64|
|984   |            I_MSTR_PCC                                                                              |axi_datamover_pcc                                              |   489|
|985   |            I_RD_DATA_CNTL                                                                          |axi_datamover_rddata_cntl                                      |   172|
|986   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized2                             |    69|
|987   |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized0                                     |    66|
|988   |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized0                                 |    66|
|989   |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_28                                       |    21|
|990   |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized0                                     |    44|
|991   |            I_RD_STATUS_CNTLR                                                                       |axi_datamover_rd_status_cntl                                   |     7|
|992   |            I_RESET                                                                                 |axi_datamover_reset_27                                         |     9|
|993   |          \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                        |axi_datamover_s2mm_full_wrap                                   |  4010|
|994   |            \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                  |axi_datamover_skid_buf                                         |   465|
|995   |            \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                    |axi_datamover_indet_btt                                        |   947|
|996   |              \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                |axi_datamover_skid_buf__parameterized0                         |   474|
|997   |              I_DATA_FIFO                                                                           |axi_datamover_sfifo_autord__parameterized2                     |   250|
|998   |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                        |sync_fifo_fg__parameterized2                                   |   250|
|999   |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync__parameterized5                                  |   224|
|1000  |                    xpm_fifo_base_inst                                                              |xpm_fifo_base__parameterized2                                  |   224|
|1001  |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base__parameterized2                                |     3|
|1002  |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1_21                            |     8|
|1003  |                      rdp_inst                                                                      |xpm_counter_updn__parameterized2                               |    50|
|1004  |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized3                               |    18|
|1005  |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit_22                                            |    12|
|1006  |                      wrp_inst                                                                      |xpm_counter_updn__parameterized2_23                            |    26|
|1007  |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized3_24                            |    25|
|1008  |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized0                               |    19|
|1009  |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst_25                                                |    10|
|1010  |              I_XD_FIFO                                                                             |axi_datamover_sfifo_autord__parameterized1                     |   195|
|1011  |                \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |sync_fifo_fg__parameterized1                                   |   195|
|1012  |                  \xpm_fifo_instance.xpm_fifo_sync_inst                                             |xpm_fifo_sync__parameterized3                                  |   170|
|1013  |                    xpm_fifo_base_inst                                                              |xpm_fifo_base__parameterized1                                  |   170|
|1014  |                      \gen_sdpram.xpm_memory_base_inst                                              |xpm_memory_base__parameterized1                                |    24|
|1015  |                      \gen_fwft.rdpp1_inst                                                          |xpm_counter_updn__parameterized1_13                            |     9|
|1016  |                      rdp_inst                                                                      |xpm_counter_updn__parameterized6_14                            |    17|
|1017  |                      rdpp1_inst                                                                    |xpm_counter_updn__parameterized7_15                            |    10|
|1018  |                      rst_d1_inst                                                                   |xpm_fifo_reg_bit_16                                            |    13|
|1019  |                      wrp_inst                                                                      |xpm_counter_updn__parameterized6_17                            |    22|
|1020  |                      wrpp1_inst                                                                    |xpm_counter_updn__parameterized7_18                            |    12|
|1021  |                      wrpp2_inst                                                                    |xpm_counter_updn__parameterized5_19                            |    11|
|1022  |                      xpm_fifo_rst_inst                                                             |xpm_fifo_rst_20                                                |    10|
|1023  |            \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                  |axi_datamover_ibttcc                                           |   497|
|1024  |            \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                 |axi_datamover_s2mm_realign                                     |  1091|
|1025  |              \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                   |axi_datamover_s2mm_scatter                                     |  1026|
|1026  |                I_MSSAI_SKID_BUF                                                                    |axi_datamover_mssai_skid_buf                                   |   531|
|1027  |                I_TSTRB_FIFO                                                                        |axi_datamover_fifo__parameterized8                             |   224|
|1028  |                  \USE_SYNC_FIFO.I_SYNC_FIFO                                                        |axi_datamover_sfifo_autord__parameterized0                     |   217|
|1029  |                    \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                |sync_fifo_fg__parameterized0                                   |   217|
|1030  |                      \xpm_fifo_instance.xpm_fifo_sync_inst                                         |xpm_fifo_sync__parameterized1                                  |   196|
|1031  |                        xpm_fifo_base_inst                                                          |xpm_fifo_base__parameterized0                                  |   196|
|1032  |                          \gen_sdpram.xpm_memory_base_inst                                          |xpm_memory_base__parameterized0                                |    50|
|1033  |                          \gen_fwft.rdpp1_inst                                                      |xpm_counter_updn__parameterized1                               |     9|
|1034  |                          rdp_inst                                                                  |xpm_counter_updn__parameterized6                               |    17|
|1035  |                          rdpp1_inst                                                                |xpm_counter_updn__parameterized7                               |    10|
|1036  |                          rst_d1_inst                                                               |xpm_fifo_reg_bit                                               |    13|
|1037  |                          wrp_inst                                                                  |xpm_counter_updn__parameterized6_11                            |    22|
|1038  |                          wrpp1_inst                                                                |xpm_counter_updn__parameterized7_12                            |    12|
|1039  |                          wrpp2_inst                                                                |xpm_counter_updn__parameterized5                               |    11|
|1040  |                          xpm_fifo_rst_inst                                                         |xpm_fifo_rst                                                   |    10|
|1041  |                SLICE_INSERTION                                                                     |axi_datamover_slice                                            |   103|
|1042  |              I_DRE_CNTL_FIFO                                                                       |axi_datamover_fifo__parameterized7                             |    58|
|1043  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized4                                     |    50|
|1044  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized4                                 |    50|
|1045  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_10                                       |    11|
|1046  |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized4                                     |    38|
|1047  |            I_ADDR_CNTL                                                                             |axi_datamover_addr_cntl__parameterized0                        |   101|
|1048  |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                       |axi_datamover_fifo__parameterized1                             |    55|
|1049  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f                                                     |    52|
|1050  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f                                                 |    52|
|1051  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f_9                                        |     9|
|1052  |                    DYNSHREG_F_I                                                                    |dynshreg_f                                                     |    42|
|1053  |            I_CMD_STATUS                                                                            |axi_datamover_cmd_status__parameterized0                       |   134|
|1054  |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                   |axi_datamover_fifo__parameterized4                             |    68|
|1055  |              I_CMD_FIFO                                                                            |axi_datamover_fifo                                             |    66|
|1056  |            I_RESET                                                                                 |axi_datamover_reset                                            |     8|
|1057  |            I_S2MM_MMAP_SKID_BUF                                                                    |axi_datamover_skid2mm_buf                                      |   426|
|1058  |            I_WR_DATA_CNTL                                                                          |axi_datamover_wrdata_cntl                                      |   209|
|1059  |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                  |axi_datamover_fifo__parameterized9                             |    47|
|1060  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized5                                     |    44|
|1061  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized5                                 |    44|
|1062  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f                                          |    18|
|1063  |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized5                                     |    25|
|1064  |              \GEN_INDET_BTT.I_STRT_STRB_GEN                                                        |axi_datamover_strb_gen2                                        |    12|
|1065  |            I_WR_STATUS_CNTLR                                                                       |axi_datamover_wr_status_cntl                                   |   132|
|1066  |              \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                      |axi_datamover_fifo__parameterized6                             |    51|
|1067  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized3                                     |    48|
|1068  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized3                                 |    48|
|1069  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__parameterized0_8                        |    15|
|1070  |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized3                                     |    32|
|1071  |              I_WRESP_STATUS_FIFO                                                                   |axi_datamover_fifo__parameterized5                             |    31|
|1072  |                \USE_SRL_FIFO.I_SYNC_FIFO                                                           |srl_fifo_f__parameterized2                                     |    22|
|1073  |                  I_SRL_FIFO_RBU_F                                                                  |srl_fifo_rbu_f__parameterized2                                 |    22|
|1074  |                    CNTR_INCR_DECR_ADDN_F_I                                                         |cntr_incr_decr_addn_f__parameterized0                          |    11|
|1075  |                    DYNSHREG_F_I                                                                    |dynshreg_f__parameterized2                                     |     5|
|1076  |        I_RST_MODULE                                                                                |axi_dma_rst_module                                             |    72|
|1077  |          \GEN_RESET_FOR_MM2S.RESET_I                                                               |axi_dma_reset                                                  |    31|
|1078  |          \GEN_RESET_FOR_S2MM.RESET_I                                                               |axi_dma_reset_6                                                |    30|
|1079  |          REG_HRD_RST                                                                               |cdc_sync                                                       |     4|
|1080  |          REG_HRD_RST_OUT                                                                           |cdc_sync_7                                                     |     4|
|1081  |    processing_system7_0                                                                            |design_1_processing_system7_0_0                                |   244|
|1082  |      inst                                                                                          |processing_system7_v5_5_processing_system7                     |   244|
|1083  |    ps7_0_axi_periph                                                                                |design_1_ps7_0_axi_periph_2                                    |  1448|
|1084  |      xbar                                                                                          |design_1_xbar_1                                                |   308|
|1085  |        inst                                                                                        |axi_crossbar_v2_1_20_axi_crossbar                              |   308|
|1086  |          \gen_sasd.crossbar_sasd_0                                                                 |axi_crossbar_v2_1_20_crossbar_sasd                             |   308|
|1087  |            addr_arbiter_inst                                                                       |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   126|
|1088  |            \gen_decerr.decerr_slave_inst                                                           |axi_crossbar_v2_1_20_decerr_slave                              |    13|
|1089  |            reg_slice_r                                                                             |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   147|
|1090  |            splitter_ar                                                                             |axi_crossbar_v2_1_20_splitter__parameterized0                  |     4|
|1091  |            splitter_aw                                                                             |axi_crossbar_v2_1_20_splitter                                  |     7|
|1092  |      s00_couplers                                                                                  |s00_couplers_imp_UYSKKA                                        |  1140|
|1093  |        auto_pc                                                                                     |design_1_auto_pc_0                                             |  1140|
|1094  |          inst                                                                                      |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1140|
|1095  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                   |axi_protocol_converter_v2_1_19_b2s                             |  1140|
|1096  |              \RD.ar_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   177|
|1097  |                ar_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    32|
|1098  |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2            |   133|
|1099  |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd_3                  |    67|
|1100  |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4                  |    61|
|1101  |              \RD.r_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    92|
|1102  |                rd_data_fifo_0                                                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    50|
|1103  |                transaction_fifo_0                                                                  |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    28|
|1104  |              SI_REG                                                                                |axi_register_slice_v2_1_19_axi_register_slice                  |   636|
|1105  |                \ar.ar_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice                 |   219|
|1106  |                \aw.aw_pipe                                                                         |axi_register_slice_v2_1_19_axic_register_slice_1               |   223|
|1107  |                \b.b_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    48|
|1108  |                \r.r_pipe                                                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   146|
|1109  |              \WR.aw_channel_0                                                                      |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   173|
|1110  |                aw_cmd_fsm_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    16|
|1111  |                cmd_translator_0                                                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   141|
|1112  |                  incr_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    64|
|1113  |                  wrap_cmd_0                                                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    73|
|1114  |              \WR.b_channel_0                                                                       |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    60|
|1115  |                bid_fifo_0                                                                          |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    26|
|1116  |                bresp_fifo_0                                                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |    10|
|1117  |    rst_ps7_0_100M                                                                                  |design_1_rst_ps7_0_100M_2                                      |    66|
|1118  |      U0                                                                                            |proc_sys_reset__parameterized2                                 |    66|
|1119  |        EXT_LPF                                                                                     |lpf__parameterized0                                            |    23|
|1120  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |cdc_sync__parameterized0                                       |     6|
|1121  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |cdc_sync__parameterized0_0                                     |     6|
|1122  |        SEQ                                                                                         |sequence_psr                                                   |    38|
|1123  |          SEQ_COUNTER                                                                               |upcnt_n                                                        |    13|
+------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:36 ; elapsed = 00:14:43 . Memory (MB): peak = 3226.328 ; gain = 2638.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18983 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:44 ; elapsed = 00:12:39 . Memory (MB): peak = 3226.328 ; gain = 882.828
Synthesis Optimization Complete : Time (s): cpu = 00:14:36 ; elapsed = 00:14:44 . Memory (MB): peak = 3226.328 ; gain = 2638.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3226.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 615 instances were transformed.
  FDR => FDRE: 32 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 571 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  SRL16 => SRL16E: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
1087 Infos, 378 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:06 ; elapsed = 00:15:15 . Memory (MB): peak = 3226.328 ; gain = 2933.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3226.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/BEng_Project/SoC_PRJ/base_v2/project_2/project_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3226.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 16 09:55:15 2022...
