<stg><name>blockmatmul_Pipeline_ps_i</name>


<trans_list>

<trans id="283" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp_a_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_15

]]></Node>
<StgValue><ssdm name="tmp_a_15_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %tmp_a_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_14

]]></Node>
<StgValue><ssdm name="tmp_a_14_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_a_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_13

]]></Node>
<StgValue><ssdm name="tmp_a_13_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %tmp_a_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_12

]]></Node>
<StgValue><ssdm name="tmp_a_12_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_a_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_11

]]></Node>
<StgValue><ssdm name="tmp_a_11_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_a_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_10

]]></Node>
<StgValue><ssdm name="tmp_a_10_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %tmp_a_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_9

]]></Node>
<StgValue><ssdm name="tmp_a_9_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_a_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_8

]]></Node>
<StgValue><ssdm name="tmp_a_8_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %tmp_a_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_7

]]></Node>
<StgValue><ssdm name="tmp_a_7_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %tmp_a_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_6

]]></Node>
<StgValue><ssdm name="tmp_a_6_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %tmp_a_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_5

]]></Node>
<StgValue><ssdm name="tmp_a_5_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %tmp_a_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_4

]]></Node>
<StgValue><ssdm name="tmp_a_4_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %tmp_a_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_3

]]></Node>
<StgValue><ssdm name="tmp_a_3_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %tmp_a_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_2

]]></Node>
<StgValue><ssdm name="tmp_a_2_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %tmp_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_1

]]></Node>
<StgValue><ssdm name="tmp_a_1_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %tmp_a_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_0

]]></Node>
<StgValue><ssdm name="tmp_a_0_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:17 %zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19 %br_ln0 = br void %ps_j

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
ps_j:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="5">
<![CDATA[
ps_j:1 %empty = trunc i5 %i_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ps_j:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ps_j:3 %icmp_ln26 = icmp_eq  i5 %i_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ps_j:4 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ps_j:5 %add_ln26 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ps_j:6 %br_ln26 = br i1 %icmp_ln26, void %ps_j.split, void %for.inc48.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
ps_j.split:0 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 %zext_ln23_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="10">
<![CDATA[
ps_j.split:1 %p_cast = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:2 %A_addr = getelementptr i32 %A, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
ps_j.split:3 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:4 %zext_ln28 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:5 %AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="AB_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:6 %or_ln28 = or i8 %tmp_s, i8 1

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:7 %zext_ln28_1 = zext i8 %or_ln28

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:8 %AB_addr_1 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="AB_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
ps_j.split:52 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:53 %AB_load = load i8 %AB_addr

]]></Node>
<StgValue><ssdm name="AB_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:57 %AB_load_1 = load i8 %AB_addr_1

]]></Node>
<StgValue><ssdm name="AB_load_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
ps_j.split:117 %store_ln26 = store i5 %add_ln26, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:9 %or_ln28_1 = or i8 %tmp_s, i8 2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:10 %zext_ln28_2 = zext i8 %or_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:11 %AB_addr_2 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="AB_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:12 %or_ln28_2 = or i8 %tmp_s, i8 3

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:13 %zext_ln28_3 = zext i8 %or_ln28_2

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:14 %AB_addr_3 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="AB_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="10">
<![CDATA[
ps_j.split:52 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:53 %AB_load = load i8 %AB_addr

]]></Node>
<StgValue><ssdm name="AB_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:57 %AB_load_1 = load i8 %AB_addr_1

]]></Node>
<StgValue><ssdm name="AB_load_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:61 %AB_load_2 = load i8 %AB_addr_2

]]></Node>
<StgValue><ssdm name="AB_load_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:65 %AB_load_3 = load i8 %AB_addr_3

]]></Node>
<StgValue><ssdm name="AB_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:15 %or_ln28_3 = or i8 %tmp_s, i8 4

]]></Node>
<StgValue><ssdm name="or_ln28_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:16 %zext_ln28_4 = zext i8 %or_ln28_3

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:17 %AB_addr_4 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="AB_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:18 %or_ln28_4 = or i8 %tmp_s, i8 5

]]></Node>
<StgValue><ssdm name="or_ln28_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:19 %zext_ln28_5 = zext i8 %or_ln28_4

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:20 %AB_addr_5 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="AB_addr_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:54 %mul_ln28 = mul i32 %A_load, i32 %tmp_a_0_read

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:61 %AB_load_2 = load i8 %AB_addr_2

]]></Node>
<StgValue><ssdm name="AB_load_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:65 %AB_load_3 = load i8 %AB_addr_3

]]></Node>
<StgValue><ssdm name="AB_load_3"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:69 %AB_load_4 = load i8 %AB_addr_4

]]></Node>
<StgValue><ssdm name="AB_load_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:73 %AB_load_5 = load i8 %AB_addr_5

]]></Node>
<StgValue><ssdm name="AB_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:21 %or_ln28_5 = or i8 %tmp_s, i8 6

]]></Node>
<StgValue><ssdm name="or_ln28_5"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:22 %zext_ln28_6 = zext i8 %or_ln28_5

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:23 %AB_addr_6 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="AB_addr_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:24 %or_ln28_6 = or i8 %tmp_s, i8 7

]]></Node>
<StgValue><ssdm name="or_ln28_6"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:25 %zext_ln28_7 = zext i8 %or_ln28_6

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:26 %AB_addr_7 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="AB_addr_7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:54 %mul_ln28 = mul i32 %A_load, i32 %tmp_a_0_read

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:58 %mul_ln28_1 = mul i32 %A_load, i32 %tmp_a_1_read

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:69 %AB_load_4 = load i8 %AB_addr_4

]]></Node>
<StgValue><ssdm name="AB_load_4"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:73 %AB_load_5 = load i8 %AB_addr_5

]]></Node>
<StgValue><ssdm name="AB_load_5"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:77 %AB_load_6 = load i8 %AB_addr_6

]]></Node>
<StgValue><ssdm name="AB_load_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:81 %AB_load_7 = load i8 %AB_addr_7

]]></Node>
<StgValue><ssdm name="AB_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:27 %or_ln28_7 = or i8 %tmp_s, i8 8

]]></Node>
<StgValue><ssdm name="or_ln28_7"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:28 %zext_ln28_8 = zext i8 %or_ln28_7

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:29 %AB_addr_8 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="AB_addr_8"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:30 %or_ln28_8 = or i8 %tmp_s, i8 9

]]></Node>
<StgValue><ssdm name="or_ln28_8"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:31 %zext_ln28_9 = zext i8 %or_ln28_8

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:32 %AB_addr_9 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_9

]]></Node>
<StgValue><ssdm name="AB_addr_9"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:55 %add_ln28 = add i32 %AB_load, i32 %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:58 %mul_ln28_1 = mul i32 %A_load, i32 %tmp_a_1_read

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:62 %mul_ln28_2 = mul i32 %A_load, i32 %tmp_a_2_read

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:77 %AB_load_6 = load i8 %AB_addr_6

]]></Node>
<StgValue><ssdm name="AB_load_6"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:81 %AB_load_7 = load i8 %AB_addr_7

]]></Node>
<StgValue><ssdm name="AB_load_7"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:85 %AB_load_8 = load i8 %AB_addr_8

]]></Node>
<StgValue><ssdm name="AB_load_8"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:89 %AB_load_9 = load i8 %AB_addr_9

]]></Node>
<StgValue><ssdm name="AB_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:33 %or_ln28_9 = or i8 %tmp_s, i8 10

]]></Node>
<StgValue><ssdm name="or_ln28_9"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:34 %zext_ln28_10 = zext i8 %or_ln28_9

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:35 %AB_addr_10 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_10

]]></Node>
<StgValue><ssdm name="AB_addr_10"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:36 %or_ln28_10 = or i8 %tmp_s, i8 11

]]></Node>
<StgValue><ssdm name="or_ln28_10"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:37 %zext_ln28_11 = zext i8 %or_ln28_10

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:38 %AB_addr_11 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="AB_addr_11"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:59 %add_ln28_1 = add i32 %AB_load_1, i32 %mul_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:62 %mul_ln28_2 = mul i32 %A_load, i32 %tmp_a_2_read

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:66 %mul_ln28_3 = mul i32 %A_load, i32 %tmp_a_3_read

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:85 %AB_load_8 = load i8 %AB_addr_8

]]></Node>
<StgValue><ssdm name="AB_load_8"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:89 %AB_load_9 = load i8 %AB_addr_9

]]></Node>
<StgValue><ssdm name="AB_load_9"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:93 %AB_load_10 = load i8 %AB_addr_10

]]></Node>
<StgValue><ssdm name="AB_load_10"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:97 %AB_load_11 = load i8 %AB_addr_11

]]></Node>
<StgValue><ssdm name="AB_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="135" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:63 %add_ln28_2 = add i32 %AB_load_2, i32 %mul_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:66 %mul_ln28_3 = mul i32 %A_load, i32 %tmp_a_3_read

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:70 %mul_ln28_4 = mul i32 %A_load, i32 %tmp_a_4_read

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:93 %AB_load_10 = load i8 %AB_addr_10

]]></Node>
<StgValue><ssdm name="AB_load_10"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:97 %AB_load_11 = load i8 %AB_addr_11

]]></Node>
<StgValue><ssdm name="AB_load_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:67 %add_ln28_3 = add i32 %AB_load_3, i32 %mul_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:70 %mul_ln28_4 = mul i32 %A_load, i32 %tmp_a_4_read

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:74 %mul_ln28_5 = mul i32 %A_load, i32 %tmp_a_5_read

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="143" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:56 %store_ln28 = store i32 %add_ln28, i8 %AB_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:60 %store_ln28 = store i32 %add_ln28_1, i8 %AB_addr_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:71 %add_ln28_4 = add i32 %AB_load_4, i32 %mul_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:74 %mul_ln28_5 = mul i32 %A_load, i32 %tmp_a_5_read

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:78 %mul_ln28_6 = mul i32 %A_load, i32 %tmp_a_6_read

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:64 %store_ln28 = store i32 %add_ln28_2, i8 %AB_addr_2

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:68 %store_ln28 = store i32 %add_ln28_3, i8 %AB_addr_3

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:75 %add_ln28_5 = add i32 %AB_load_5, i32 %mul_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:78 %mul_ln28_6 = mul i32 %A_load, i32 %tmp_a_6_read

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:82 %mul_ln28_7 = mul i32 %A_load, i32 %tmp_a_7_read

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="153" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:72 %store_ln28 = store i32 %add_ln28_4, i8 %AB_addr_4

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:76 %store_ln28 = store i32 %add_ln28_5, i8 %AB_addr_5

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:79 %add_ln28_6 = add i32 %AB_load_6, i32 %mul_ln28_6

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:82 %mul_ln28_7 = mul i32 %A_load, i32 %tmp_a_7_read

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:86 %mul_ln28_8 = mul i32 %A_load, i32 %tmp_a_8_read

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="158" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:80 %store_ln28 = store i32 %add_ln28_6, i8 %AB_addr_6

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:83 %add_ln28_7 = add i32 %AB_load_7, i32 %mul_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:84 %store_ln28 = store i32 %add_ln28_7, i8 %AB_addr_7

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:86 %mul_ln28_8 = mul i32 %A_load, i32 %tmp_a_8_read

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:90 %mul_ln28_9 = mul i32 %A_load, i32 %tmp_a_9_read

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="163" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:87 %add_ln28_8 = add i32 %AB_load_8, i32 %mul_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:88 %store_ln28 = store i32 %add_ln28_8, i8 %AB_addr_8

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:90 %mul_ln28_9 = mul i32 %A_load, i32 %tmp_a_9_read

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:94 %mul_ln28_10 = mul i32 %A_load, i32 %tmp_a_10_read

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="167" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:91 %add_ln28_9 = add i32 %AB_load_9, i32 %mul_ln28_9

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:92 %store_ln28 = store i32 %add_ln28_9, i8 %AB_addr_9

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:94 %mul_ln28_10 = mul i32 %A_load, i32 %tmp_a_10_read

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:98 %mul_ln28_11 = mul i32 %A_load, i32 %tmp_a_11_read

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="171" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:95 %add_ln28_10 = add i32 %AB_load_10, i32 %mul_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:96 %store_ln28 = store i32 %add_ln28_10, i8 %AB_addr_10

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:98 %mul_ln28_11 = mul i32 %A_load, i32 %tmp_a_11_read

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:102 %mul_ln28_12 = mul i32 %A_load, i32 %tmp_a_12_read

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="175" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:99 %add_ln28_11 = add i32 %AB_load_11, i32 %mul_ln28_11

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:100 %store_ln28 = store i32 %add_ln28_11, i8 %AB_addr_11

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:102 %mul_ln28_12 = mul i32 %A_load, i32 %tmp_a_12_read

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:106 %mul_ln28_13 = mul i32 %A_load, i32 %tmp_a_13_read

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
for.inc48.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="179" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:106 %mul_ln28_13 = mul i32 %A_load, i32 %tmp_a_13_read

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:110 %mul_ln28_14 = mul i32 %A_load, i32 %tmp_a_14_read

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="181" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:110 %mul_ln28_14 = mul i32 %A_load, i32 %tmp_a_14_read

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:114 %mul_ln28_15 = mul i32 %A_load, i32 %tmp_a_15_read

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="183" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:114 %mul_ln28_15 = mul i32 %A_load, i32 %tmp_a_15_read

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">
</state>

<state id="21" st_id="22">
</state>

<state id="22" st_id="23">
</state>

<state id="23" st_id="24">

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:39 %or_ln28_11 = or i8 %tmp_s, i8 12

]]></Node>
<StgValue><ssdm name="or_ln28_11"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:40 %zext_ln28_12 = zext i8 %or_ln28_11

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:41 %AB_addr_12 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="AB_addr_12"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:42 %or_ln28_12 = or i8 %tmp_s, i8 13

]]></Node>
<StgValue><ssdm name="or_ln28_12"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:43 %zext_ln28_13 = zext i8 %or_ln28_12

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:44 %AB_addr_13 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_13

]]></Node>
<StgValue><ssdm name="AB_addr_13"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:101 %AB_load_12 = load i8 %AB_addr_12

]]></Node>
<StgValue><ssdm name="AB_load_12"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:105 %AB_load_13 = load i8 %AB_addr_13

]]></Node>
<StgValue><ssdm name="AB_load_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:45 %or_ln28_13 = or i8 %tmp_s, i8 14

]]></Node>
<StgValue><ssdm name="or_ln28_13"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:46 %zext_ln28_14 = zext i8 %or_ln28_13

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:47 %AB_addr_14 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_14

]]></Node>
<StgValue><ssdm name="AB_addr_14"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ps_j.split:48 %or_ln28_14 = or i8 %tmp_s, i8 15

]]></Node>
<StgValue><ssdm name="or_ln28_14"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
ps_j.split:49 %zext_ln28_15 = zext i8 %or_ln28_14

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ps_j.split:50 %AB_addr_15 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="AB_addr_15"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:101 %AB_load_12 = load i8 %AB_addr_12

]]></Node>
<StgValue><ssdm name="AB_load_12"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:103 %add_ln28_12 = add i32 %AB_load_12, i32 %mul_ln28_12

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:105 %AB_load_13 = load i8 %AB_addr_13

]]></Node>
<StgValue><ssdm name="AB_load_13"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:107 %add_ln28_13 = add i32 %AB_load_13, i32 %mul_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:109 %AB_load_14 = load i8 %AB_addr_14

]]></Node>
<StgValue><ssdm name="AB_load_14"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:113 %AB_load_15 = load i8 %AB_addr_15

]]></Node>
<StgValue><ssdm name="AB_load_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="204" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:109 %AB_load_14 = load i8 %AB_addr_14

]]></Node>
<StgValue><ssdm name="AB_load_14"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:111 %add_ln28_14 = add i32 %AB_load_14, i32 %mul_ln28_14

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
ps_j.split:113 %AB_load_15 = load i8 %AB_addr_15

]]></Node>
<StgValue><ssdm name="AB_load_15"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ps_j.split:115 %add_ln28_15 = add i32 %AB_load_15, i32 %mul_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">
</state>

<state id="27" st_id="28">
</state>

<state id="28" st_id="29">
</state>

<state id="29" st_id="30">

<operation id="208" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:104 %store_ln28 = store i32 %add_ln28_12, i8 %AB_addr_12

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="209" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:108 %store_ln28 = store i32 %add_ln28_13, i8 %AB_addr_13

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="210" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:112 %store_ln28 = store i32 %add_ln28_14, i8 %AB_addr_14

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="211" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ps_j.split:51 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="212" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
ps_j.split:116 %store_ln28 = store i32 %add_ln28_15, i8 %AB_addr_15

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
ps_j.split:118 %br_ln26 = br void %ps_j

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
