# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ip/div_gen_0/ip/div_gen_0/sim/div_gen_0.vhd" \

# Do not sort compile order
nosort
