16:54
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 16:54:43 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(71): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(74): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 132 of 7680 (1 % )
SB_CARRY => 342
SB_DFF => 78
SB_DFFE => 1
SB_DFFESR => 11
SB_DFFSR => 42
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 726
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 133
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_divider_31, loads : 48
  Net : counter_31__N_139, loads : 48
  Net : n2, loads : 44
  Net : n3843, loads : 30
  Net : n3546, loads : 24
  Net : n3744, loads : 20
  Net : n3645, loads : 19
  Net : n3447, loads : 17
  Net : n3348, loads : 16
  Net : n3249, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.700 MHz|   170 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 269.926  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.369  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	726
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	342
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	727
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	342

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	102
    Combinational LogicCells
        Only LUT         	:	357
        CARRY Only       	:	0
        LUT with CARRY   	:	240
    LogicCells                  :	727/7680
    PLBs                        :	101/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.3 (sec)

Final Design Statistics
    Number of LUTs      	:	727
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	342
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	727/7680
    PLBs                        :	119/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 9.27 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2251
used logic cells: 727
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2251
used logic cells: 727
Translating sdc file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1138 
I1212: Iteration  1 :   342 unrouted : 0 seconds
I1212: Iteration  2 :   197 unrouted : 1 seconds
I1212: Iteration  3 :   189 unrouted : 0 seconds
I1212: Iteration  4 :   150 unrouted : 0 seconds
I1212: Iteration  5 :   114 unrouted : 0 seconds
I1212: Iteration  6 :    63 unrouted : 0 seconds
I1212: Iteration  7 :    47 unrouted : 0 seconds
I1212: Iteration  8 :    41 unrouted : 0 seconds
I1212: Iteration  9 :    40 unrouted : 0 seconds
I1212: Iteration 10 :    33 unrouted : 0 seconds
I1212: Iteration 11 :    30 unrouted : 0 seconds
I1212: Iteration 12 :    28 unrouted : 0 seconds
I1212: Iteration 13 :    28 unrouted : 0 seconds
I1212: Iteration 14 :    28 unrouted : 0 seconds
I1212: Iteration 15 :    26 unrouted : 0 seconds
I1212: Iteration 16 :    24 unrouted : 0 seconds
I1212: Iteration 17 :    24 unrouted : 0 seconds
I1212: Iteration 18 :    22 unrouted : 0 seconds
I1212: Iteration 19 :    18 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           333972K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 24 16:56:15 2020


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/adc_lvds (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/cic.v
Verilog design file = verilog/uart_tx.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(71): identifier send is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(74): identifier send is used before its declaration. VERI-1875
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/cic.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/adc_lvds". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(47): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,IO_STANDARD="SB_LVDS_INPUT"). VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(71): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(89): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(99): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(119): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(63): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port USBPU to input.
######## Converting I/O port PIN_1 to output.
######## Converting I/O port PIN_2 to output.
######## Converting I/O port PIN_3 to input.
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to output.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Converting I/O port SPI_IO2 to input.



WARNING - synthesis: Skipping pad insertion on PIN_13 due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 132 of 7680 (1 % )
SB_CARRY => 342
SB_DFF => 78
SB_DFFE => 1
SB_DFFESR => 11
SB_DFFSR => 42
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 722
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 133
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : counter_31__N_139, loads : 48
  Net : clk_divider_31, loads : 46
  Net : n2, loads : 44
  Net : n3843, loads : 30
  Net : n3645, loads : 26
  Net : n3744, loads : 20
  Net : n3546, loads : 18
  Net : n3447, loads : 17
  Net : n3348, loads : 16
  Net : n3249, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.841 MHz|   164 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 267.902  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.010  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 50 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf
parse file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/adc_lvds/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity differential_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity differential_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity PIN_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity PIN_18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_IO2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for USBPU, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/adc_lvds/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	722
    Number of DFFs      	:	132
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	342
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	723
    Number of DFFs      	:	130
    Number of DFFs packed to IO	:	2
    Number of Carrys    	:	342

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	102
    Combinational LogicCells
        Only LUT         	:	353
        CARRY Only       	:	0
        LUT with CARRY   	:	240
    LogicCells                  :	723/7680
    PLBs                        :	100/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
16:56
