// Seed: 2829595009
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  not primCall (id_1, id_0);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4
    , id_7,
    output tri1 id_5
);
  logic id_8;
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    output wor id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    input wire id_14,
    output wand id_15,
    output wand id_16,
    output tri id_17,
    output wor id_18,
    input tri0 id_19,
    input tri id_20,
    output wand id_21,
    output tri id_22,
    input tri0 id_23,
    output tri1 id_24,
    input wor id_25,
    output tri id_26
);
  parameter id_28 = 1;
  assign module_0.id_0 = 0;
endmodule
