// Seed: 2399345478
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endprogram
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    output supply1 id_3,
    input logic id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11
);
  reg id_13;
  id_14 :
  assert property (@(posedge id_11) id_10)
  else id_13 <= id_4;
  wire id_15;
  module_0(
      id_15, id_15, id_15, id_15, id_15
  );
endmodule
