<html><body><samp><pre>
<!@TC:1649845025>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Wed Apr 13 13:17:05 2022

#Implementation: SBCTI22WORK_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1649845025> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1649845025> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1649845025> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:6:7:6:10:@N::@XP_MSG">Top.vhd(6)</a><!@TM:1649845025> | Top entity is set to TOP.
<a name=error3></a><font color=red>@E:<a href="@E:CD541:@XP_HELP">CD541</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:58:2:58:12:@E:CD541:@XP_MSG">Top.vhd(58)</a><!@TM:1649845025> | Expecting ;</font>
<a name=error4></a><font color=red>@E:<a href="@E:CG234:@XP_HELP">CG234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:63:2:63:11:@E:CG234:@XP_MSG">Top.vhd(63)</a><!@TM:1649845025> | Duplicate definition of sys_pwrok</font>
<a name=error5></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:189:1:189:12:@E:CD213:@XP_MSG">Top.vhd(189)</a><!@TM:1649845025> | Undefined identifier</font>
<a name=error6></a><font color=red>@E:<a href="@E:CD213:@XP_HELP">CD213</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:190:1:190:8:@E:CD213:@XP_MSG">Top.vhd(190)</a><!@TM:1649845025> | Undefined identifier</font>
<a name=error7></a><font color=red>@E:<a href="@E:CD184:@XP_HELP">CD184</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:195:11:195:13:@E:CD184:@XP_MSG">Top.vhd(195)</a><!@TM:1649845025> | target sys_pwrok of assignment is not writeable</font>
5 errors parsing file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd
<a name=error8></a><font color=red>@E: : <!@TM:1649845025> | Parse errors encountered - exiting</font> 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 13:17:05 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 13:17:05 2022

###########################################################]

</pre></samp></body></html>
