<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/cortexm_common/thread_arch.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_7addd8712ae950a23de5ceb1c6b88c82.html">cortexm_common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">thread_arch.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cortexm__common_2thread__arch_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014-2015 Freie Universität Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * General Public License v2.1. See the file LICENSE in the top level</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * directory for more details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="stdio_8h.html">stdio.h</a>&gt;</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="thread__arch_8h.html">arch/thread_arch.h</a>&quot;</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sched_8h.html">sched.h</a>&quot;</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="thread_8h.html">thread.h</a>&quot;</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="irq_8h.html">irq.h</a>&quot;</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#include &quot;cpu.h&quot;</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="cortexm__common_2thread__arch_8c.html#a69247aef56f755ef3b08265060dea50f">_estack</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">extern</span> uint32_t <a class="code" href="cortexm__common_2thread__arch_8c.html#ae588877090aec0bc36ee7c0ecf084ed4">_sstack</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#a6ac4168498b6888a490e4b8c85aaae52">  112</a></span>&#160;<span class="preprocessor">#define STACK_MARKER                (0x77777777)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#ad5c0dac29d55433c185cbb4744c7c286">  119</a></span>&#160;<span class="preprocessor">#define INITIAL_XPSR                (0x01000000)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#a3eb4a5cc65f4d9eecf345a7418ab48f1">  125</a></span>&#160;<span class="preprocessor">#define EXCEPT_RET_TASK_MODE        (0xfffffffd)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#a61fd193550825d2899c8ae10479e802d">  127</a></span>&#160;<span class="keywordtype">char</span> *<a class="code" href="atmega__common_2thread__arch_8c.html#a61fd193550825d2899c8ae10479e802d">thread_arch_stack_init</a>(<a class="code" href="thread__arch_8h.html#ab1b7486500c7dbaabdd2ac9a085ac39a">thread_task_func_t</a> task_func,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                             <span class="keywordtype">void</span> *arg,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                             <span class="keywordtype">void</span> *stack_start,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                             <span class="keywordtype">int</span> stack_size)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    uint32_t *stk;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    stk = (uint32_t *)((uintptr_t)stack_start + stack_size);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">/* adjust to 32 bit boundary by clearing the last two bits in the address */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    stk = (uint32_t *)(((uint32_t)stk) &amp; ~((uint32_t)0x3));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="comment">/* stack start marker */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    stk--;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    *stk = <a class="code" href="cortexm__common_2thread__arch_8c.html#a6ac4168498b6888a490e4b8c85aaae52">STACK_MARKER</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="comment">/* make sure the stack is double word aligned (8 bytes) */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">/* This is required in order to conform with Procedure Call Standard for the</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">     * ARM® Architecture (AAPCS) */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">/* http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042e/IHI0042E_aapcs.pdf */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (((uint32_t) stk &amp; 0x7) != 0) {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="comment">/* add a single word padding */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        --stk;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        *stk = ~((uint32_t)<a class="code" href="cortexm__common_2thread__arch_8c.html#a6ac4168498b6888a490e4b8c85aaae52">STACK_MARKER</a>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#ifdef CPU_ARCH_CORTEX_M4F</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="comment">/* TODO: fix FPU handling for Cortex-M4f */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    stk--;</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">    *stk = (unsigned int) 0;</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">/* S0 - S15 */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">    for (int i = 15; i &gt;= 0; i--) {</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">        stk--;</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">        *stk = i;</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">/* ****************************** */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="comment">/* Automatically popped registers */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="comment">/* ****************************** */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">/* The following eight stacked registers are popped by the hardware upon</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">     * return from exception. (bx instruction in context_restore) */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">/* xPSR - initial status register */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    stk--;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    *stk = (uint32_t)<a class="code" href="cortexm__common_2thread__arch_8c.html#ad5c0dac29d55433c185cbb4744c7c286">INITIAL_XPSR</a>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">/* pc - initial program counter value := thread entry function */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    stk--;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    *stk = (uint32_t)task_func;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="comment">/* lr - contains the return address when the thread exits */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    stk--;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    *stk = (uint32_t)<a class="code" href="group__core__sched.html#gaace030b4c5b7a4b1021cdbc29683d04c">sched_task_exit</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="comment">/* r12 */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    stk--;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    *stk = 0;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">/* r3 - r1 */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> = 3; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> &gt;= 1; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>--) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        stk--;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        *stk = <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="comment">/* r0 - contains the thread function parameter */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    stk--;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    *stk = (uint32_t)arg;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/* ************************* */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <span class="comment">/* Manually popped registers */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">/* ************************* */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="comment">/* The following registers are not handled by hardware in return from</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">     * exception, but manually by context_restore.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">     * For the Cortex-M0(plus) we write registers R11-R4 in two groups to allow</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">     * for more efficient context save/restore code.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">     * For the Cortex-M3 and Cortex-M4 we write them continuously onto the stack</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">     * as they can be read/written continuously by stack instructions. */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#if defined(CPU_ARCH_CORTEX_M0) || defined(CPU_ARCH_CORTEX_M0PLUS)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">/* start with r7 - r4 */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> = 7; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> &gt;= 4; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>--) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        stk--;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        *stk = <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">/* and put r11 - r8 on top of them */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> = 11; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> &gt;= 8; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>--) {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        stk--;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        *stk = <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">/* r11 - r4 */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> = 11; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a> &gt;= 4; <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>--) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        stk--;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        *stk = <a class="code" href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="comment">/* exception return code  - return to task-mode process stack pointer */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    stk--;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    *stk = (uint32_t)<a class="code" href="cortexm__common_2thread__arch_8c.html#a3eb4a5cc65f4d9eecf345a7418ab48f1">EXCEPT_RET_TASK_MODE</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">/* The returned stack pointer will be aligned on a 32 bit boundary not on a</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">     * 64 bit boundary because of the odd number of registers above (8+9).</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">     * This is not a problem since the initial stack pointer upon process entry</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">     * _will_ be 64 bit aligned (because of the cleared bit 9 in the stacked</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">     * xPSR and aligned stacking of the hardware-handled registers). */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">char</span>*) stk;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#adffa313e9dd9315c6aeca032fb5c8937">  239</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="atmega__common_2thread__arch_8c.html#adffa313e9dd9315c6aeca032fb5c8937">thread_arch_stack_print</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="tests_2xtimer__hang_2main_8c.html#a16ff2d8e15ade4948398b0aeb80124a8">count</a> = 0;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint32_t *<a class="code" href="ucontext_8h.html#aa32094cd15e38739dd543b2da27da3ff">sp</a> = (uint32_t *)<a class="code" href="group__core__sched.html#ga5aed9d30fb31c14c7ddff73c35f85818">sched_active_thread</a>-&gt;<a class="code" href="struct__thread.html#a146355f70252f3b5cf26cb127efca255">sp</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <a class="code" href="pll__freq_8m.html#a9a95eca22a70333f9ea42672239eb55e">printf</a>(<span class="stringliteral">&quot;printing the current stack of thread %&quot;</span> <a class="code" href="group__core__util.html#gacbdb91f768b6240701dcb6cfaf0216ac">PRIkernel_pid</a> <span class="stringliteral">&quot;\n&quot;</span>,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;           thread_getpid());</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="pll__freq_8m.html#a9a95eca22a70333f9ea42672239eb55e">printf</a>(<span class="stringliteral">&quot;  address:      data:\n&quot;</span>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <a class="code" href="pll__freq_8m.html#a9a95eca22a70333f9ea42672239eb55e">printf</a>(<span class="stringliteral">&quot;  0x%08x:   0x%08x\n&quot;</span>, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)sp, (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)*sp);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        sp++;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        count++;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    } <span class="keywordflow">while</span> (*sp != <a class="code" href="cortexm__common_2thread__arch_8c.html#a6ac4168498b6888a490e4b8c85aaae52">STACK_MARKER</a>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="pll__freq_8m.html#a9a95eca22a70333f9ea42672239eb55e">printf</a>(<span class="stringliteral">&quot;current stack size: %i byte\n&quot;</span>, count);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* This function returns the number of bytes used on the ISR stack */</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#ab9218af33499fd435a36c035c00675cb">  258</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="atmega__common_2thread__arch_8c.html#ab9218af33499fd435a36c035c00675cb">thread_arch_isr_stack_usage</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    uint32_t *ptr = &amp;<a class="code" href="cortexm__common_2thread__arch_8c.html#ae588877090aec0bc36ee7c0ecf084ed4">_sstack</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">while</span>(((*ptr) == <a class="code" href="group__cpu__cortexm__common.html#ga2f0d4a98f077a68bc8e4046d80b9027b">STACK_CANARY_WORD</a>) &amp;&amp; (ptr &lt; &amp;<a class="code" href="cortexm__common_2thread__arch_8c.html#a69247aef56f755ef3b08265060dea50f">_estack</a>)) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        ++ptr;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    ptrdiff_t num_used_words = &amp;<a class="code" href="cortexm__common_2thread__arch_8c.html#a69247aef56f755ef3b08265060dea50f">_estack</a> - ptr;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="keywordflow">return</span> num_used_words * <span class="keyword">sizeof</span>(*ptr);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#a155a7fae7b317917f0291a97dfc8cf17">  270</a></span>&#160;<span class="keywordtype">void</span> *<a class="code" href="atmega__common_2thread__arch_8c.html#a155a7fae7b317917f0291a97dfc8cf17">thread_arch_isr_stack_pointer</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;{</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordtype">void</span> *msp = (<span class="keywordtype">void</span> *)<a class="code" href="group___c_m_s_i_s___core___reg_acc_functions.html#gac5267c10c9b15b5349eea0a959ea014c">__get_MSP</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">return</span> msp;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;}</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#af90b7dbad4e7f652bb3a98696ba926d7">  276</a></span>&#160;<span class="keywordtype">void</span> *<a class="code" href="atmega__common_2thread__arch_8c.html#af90b7dbad4e7f652bb3a98696ba926d7">thread_arch_isr_stack_start</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">void</span> *)&amp;<a class="code" href="cortexm__common_2thread__arch_8c.html#ae588877090aec0bc36ee7c0ecf084ed4">_sstack</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#a2804a023941a956288c32ad08b2cf59e">  281</a></span>&#160;<a class="code" href="atmega__common_2thread__arch_8c.html#aea7ccb1f68c35c1ace876675a6c406d7">__attribute__</a>((naked)) <span class="keywordtype">void</span> <a class="code" href="group__core__internal.html#gaa1728270d73c5d1598de1fd691762eb1">NORETURN</a> <a class="code" href="atmega__common_2thread__arch_8c.html#a03e662bc9f8a96f9a08321a1262c06b9">thread_arch_start_threading</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;{</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="stringliteral">&quot;bl     irq_arch_enable               \n&quot;</span> <span class="comment">/* enable IRQs to make the SVC</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">                                           * interrupt is reachable */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="stringliteral">&quot;svc    #1                            \n&quot;</span> <span class="comment">/* trigger the SVC interrupt */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="stringliteral">&quot;unreachable%=:                       \n&quot;</span> <span class="comment">/* this loop is unreachable */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="stringliteral">&quot;b      unreachable%=                 \n&quot;</span> <span class="comment">/* loop indefinitely */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    :::);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="cortexm__common_2thread__arch_8c.html#a3a915a2da4aaaf3ced602a810a504564">  292</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="atmega__common_2thread__arch_8c.html#a3a915a2da4aaaf3ced602a810a504564">thread_arch_yield</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* trigger the PENDSV interrupt to run scheduler and schedule new thread if</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">     * applicable */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICSR |= <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keywordtype">void</span> <a class="code" href="atmega__common_2thread__arch_8c.html#aea7ccb1f68c35c1ace876675a6c406d7">__attribute__</a>((naked)) <a class="code" href="atmega__common_2thread__arch_8c.html#aea7ccb1f68c35c1ace876675a6c406d7">__attribute__</a>((used)) <a class="code" href="cc2538_2vectors_8c.html#a8e1c2c2848fa123dacdefe4042dd331f">isr_pendsv</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">/* PendSV handler entry point */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">/* save context by pushing unsaved registers to the stack */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="comment">/* {r0-r3,r12,LR,PC,xPSR} are saved automatically on exception entry */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="stringliteral">&quot;.thumb_func                      \n&quot;</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="stringliteral">&quot;mrs    r0, psp                   \n&quot;</span> <span class="comment">/* get stack pointer from user mode */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#if defined(CPU_ARCH_CORTEX_M0) || defined(CPU_ARCH_CORTEX_M0PLUS)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="stringliteral">&quot;mov    r12, sp                   \n&quot;</span> <span class="comment">/* remember the exception SP */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="stringliteral">&quot;mov    sp, r0                    \n&quot;</span> <span class="comment">/* set user mode SP as active SP */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">/* we can not push high registers directly, so we move R11-R8 into</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">     * R4-R0, as these are already saved */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="stringliteral">&quot;mov    r0, r8                    \n&quot;</span> <span class="comment">/* move R11-R8 into R3-R0 */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="stringliteral">&quot;mov    r1, r9                    \n&quot;</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <span class="stringliteral">&quot;mov    r2, r10                   \n&quot;</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <span class="stringliteral">&quot;mov    r3, r11                   \n&quot;</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="stringliteral">&quot;push   {r0-r7}                   \n&quot;</span> <span class="comment">/* now push them onto the stack */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="stringliteral">&quot;mov    r0, lr                    \n&quot;</span> <span class="comment">/* next we save the link register */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="stringliteral">&quot;push   {r0}                      \n&quot;</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="stringliteral">&quot;mov    r0, sp                    \n&quot;</span> <span class="comment">/* switch back to the exception SP */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="stringliteral">&quot;mov    sp, r12                   \n&quot;</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="stringliteral">&quot;stmdb  r0!,{r4-r11}              \n&quot;</span> <span class="comment">/* save regs */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="stringliteral">&quot;stmdb  r0!,{lr}                  \n&quot;</span> <span class="comment">/* exception return value */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#ifdef CPU_ARCH_CORTEX_M4F</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/*  &quot;vstmdb sp!, {s16-s31}            \n&quot; */</span> <span class="comment">/* TODO save FPU registers */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="stringliteral">&quot;ldr    r1, =sched_active_thread  \n&quot;</span> <span class="comment">/* load address of current tcb */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="stringliteral">&quot;ldr    r1, [r1]                  \n&quot;</span> <span class="comment">/* dereference pdc */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="stringliteral">&quot;str    r0, [r1]                  \n&quot;</span> <span class="comment">/* write r0 to pdc-&gt;sp */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="stringliteral">&quot;bl     isr_svc                   \n&quot;</span> <span class="comment">/* continue with svc */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    );</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keywordtype">void</span> <a class="code" href="atmega__common_2thread__arch_8c.html#aea7ccb1f68c35c1ace876675a6c406d7">__attribute__</a>((naked)) <a class="code" href="atmega__common_2thread__arch_8c.html#aea7ccb1f68c35c1ace876675a6c406d7">__attribute__</a>((used)) <a class="code" href="cc2538_2vectors_8c.html#a7b39c00dc592268696776e38cf415781">isr_svc</a>(<span class="keywordtype">void</span>) {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    __asm__ <span class="keyword">volatile</span> (</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">/* SVC handler entry point */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">/* PendSV will continue here as well (via jump) */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="stringliteral">&quot;.thumb_func                      \n&quot;</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">/* perform scheduling */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="stringliteral">&quot;bl     sched_run                 \n&quot;</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="comment">/* restore context and return from exception */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="stringliteral">&quot;.thumb_func                      \n&quot;</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="stringliteral">&quot;context_restore:                 \n&quot;</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#if defined(CPU_ARCH_CORTEX_M0) || defined(CPU_ARCH_CORTEX_M0PLUS)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="stringliteral">&quot;mov    lr, sp                    \n&quot;</span> <span class="comment">/* save MSR stack pointer for later */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="stringliteral">&quot;ldr    r0, =sched_active_thread  \n&quot;</span> <span class="comment">/* load address of current TCB */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="stringliteral">&quot;ldr    r0, [r0]                  \n&quot;</span> <span class="comment">/* dereference TCB */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="stringliteral">&quot;ldr    r0, [r0]                  \n&quot;</span> <span class="comment">/* load tcb-sp to R0 */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="stringliteral">&quot;mov    sp, r0                    \n&quot;</span> <span class="comment">/* make user mode SP active SP */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="stringliteral">&quot;pop    {r0}                      \n&quot;</span> <span class="comment">/* restore LR from stack */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="stringliteral">&quot;mov    r12, r0                   \n&quot;</span> <span class="comment">/* remember LR by parking it in R12 */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="stringliteral">&quot;pop    {r0-r7}                   \n&quot;</span> <span class="comment">/* get R11-R8 and R7-R4 from stack */</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="stringliteral">&quot;mov    r8, r0                    \n&quot;</span> <span class="comment">/* move R11-R8 to correct registers */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="stringliteral">&quot;mov    r9, r1                    \n&quot;</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="stringliteral">&quot;mov    r10, r2                   \n&quot;</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="stringliteral">&quot;mov    r11, r3                   \n&quot;</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <span class="comment">/* restore the application mode stack pointer PSP */</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="stringliteral">&quot;mov    r0, sp                    \n&quot;</span> <span class="comment">/* restore the user mode SP */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="stringliteral">&quot;msr    psp, r0                   \n&quot;</span> <span class="comment">/* for this write it to the PSP reg */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="stringliteral">&quot;mov    sp, lr                    \n&quot;</span> <span class="comment">/* and get the parked MSR SP back */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">/* return from exception mode to application mode */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="stringliteral">&quot;bx     r12                       \n&quot;</span> <span class="comment">/* return from exception mode */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="stringliteral">&quot;ldr    r0, =sched_active_thread  \n&quot;</span> <span class="comment">/* load address of current TCB */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="stringliteral">&quot;ldr    r0, [r0]                  \n&quot;</span> <span class="comment">/* dereference TCB */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="stringliteral">&quot;ldr    r1, [r0]                  \n&quot;</span> <span class="comment">/* load tcb-&gt;sp to register 1 */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="stringliteral">&quot;ldmia  r1!, {r0}                 \n&quot;</span> <span class="comment">/* restore exception return value */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#ifdef CPU_ARCH_CORTEX_M4F</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/*  &quot;pop    {s16-s31}                 \n&quot; */</span> <span class="comment">/* TODO load FPU registers */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="stringliteral">&quot;ldmia  r1!, {r4-r11}             \n&quot;</span> <span class="comment">/* restore other registers */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="stringliteral">&quot;msr    psp, r1                   \n&quot;</span> <span class="comment">/* restore user mode SP to PSP reg */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="stringliteral">&quot;bx     r0                        \n&quot;</span> <span class="comment">/* load exception return value to PC,</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">                                           * causes end of exception*/</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">/* {r0-r3,r12,LR,PC,xPSR} are restored automatically on exception return */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    );</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;}</div><div class="ttc" id="cc2538_2vectors_8c_html_a7b39c00dc592268696776e38cf415781"><div class="ttname"><a href="cc2538_2vectors_8c.html#a7b39c00dc592268696776e38cf415781">isr_svc</a></div><div class="ttdeci">WEAK_DEFAULT void isr_svc(void)</div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_ab9218af33499fd435a36c035c00675cb"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#ab9218af33499fd435a36c035c00675cb">thread_arch_isr_stack_usage</a></div><div class="ttdeci">int thread_arch_isr_stack_usage(void)</div><div class="ttdoc">Get the number of bytes used on the ISR stack. </div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00227">thread_arch.c:227</a></div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_a155a7fae7b317917f0291a97dfc8cf17"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#a155a7fae7b317917f0291a97dfc8cf17">thread_arch_isr_stack_pointer</a></div><div class="ttdeci">void * thread_arch_isr_stack_pointer(void)</div><div class="ttdoc">Get the current ISR stack pointer. </div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00233">thread_arch.c:233</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___core___reg_acc_functions_html_gac5267c10c9b15b5349eea0a959ea014c"><div class="ttname"><a href="group___c_m_s_i_s___core___reg_acc_functions.html#gac5267c10c9b15b5349eea0a959ea014c">__get_MSP</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __get_MSP(void)</div><div class="ttdoc">Get Main Stack Pointer. </div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00144">cmsis_armcc.h:144</a></div></div>
<div class="ttc" id="thread__arch_8h_html"><div class="ttname"><a href="thread__arch_8h.html">thread_arch.h</a></div><div class="ttdoc">Architecture dependent kernel interface for handling and managing threads. </div></div>
<div class="ttc" id="cortexm__common_2thread__arch_8c_html_a69247aef56f755ef3b08265060dea50f"><div class="ttname"><a href="cortexm__common_2thread__arch_8c.html#a69247aef56f755ef3b08265060dea50f">_estack</a></div><div class="ttdeci">uint32_t _estack</div></div>
<div class="ttc" id="cortexm__common_2thread__arch_8c_html_ae588877090aec0bc36ee7c0ecf084ed4"><div class="ttname"><a href="cortexm__common_2thread__arch_8c.html#ae588877090aec0bc36ee7c0ecf084ed4">_sstack</a></div><div class="ttdeci">uint32_t _sstack</div></div>
<div class="ttc" id="group__cpu__cortexm__common_html_ga2f0d4a98f077a68bc8e4046d80b9027b"><div class="ttname"><a href="group__cpu__cortexm__common.html#ga2f0d4a98f077a68bc8e4046d80b9027b">STACK_CANARY_WORD</a></div><div class="ttdeci">#define STACK_CANARY_WORD</div><div class="ttdoc">Some members of the Cortex-M family have architecture specific atomic operations in atomic_arch...</div><div class="ttdef"><b>Definition:</b> <a href="cortexm__common_2include_2cpu_8h_source.html#l00060">cpu.h:60</a></div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_a61fd193550825d2899c8ae10479e802d"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#a61fd193550825d2899c8ae10479e802d">thread_arch_stack_init</a></div><div class="ttdeci">char * thread_arch_stack_init(thread_task_func_t task_func, void *arg, void *stack_start, int stack_size)</div><div class="ttdoc">Since AVR doesn&amp;#39;t support direct manipulation of the program counter we model a stack like it would b...</div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00095">thread_arch.c:95</a></div></div>
<div class="ttc" id="thread_8h_html"><div class="ttname"><a href="thread_8h.html">thread.h</a></div><div class="ttdoc">Threading API. </div></div>
<div class="ttc" id="tests_2xtimer__hang_2main_8c_html_a16ff2d8e15ade4948398b0aeb80124a8"><div class="ttname"><a href="tests_2xtimer__hang_2main_8c.html#a16ff2d8e15ade4948398b0aeb80124a8">count</a></div><div class="ttdeci">unsigned int count</div><div class="ttdef"><b>Definition:</b> <a href="tests_2xtimer__hang_2main_8c_source.html#l00036">main.c:36</a></div></div>
<div class="ttc" id="pll__freq_8m_html_a6f6ccfcf58b31cb6412107d9d5281426"><div class="ttname"><a href="pll__freq_8m.html#a6f6ccfcf58b31cb6412107d9d5281426">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="pll__freq_8m_source.html#l00005">pll_freq.m:5</a></div></div>
<div class="ttc" id="sched_8h_html"><div class="ttname"><a href="sched_8h.html">sched.h</a></div><div class="ttdoc">Scheduler API definition. </div></div>
<div class="ttc" id="group___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00587">core_cm0.h:587</a></div></div>
<div class="ttc" id="group__core__sched_html_ga5aed9d30fb31c14c7ddff73c35f85818"><div class="ttname"><a href="group__core__sched.html#ga5aed9d30fb31c14c7ddff73c35f85818">sched_active_thread</a></div><div class="ttdeci">volatile thread_t * sched_active_thread</div><div class="ttdef"><b>Definition:</b> <a href="sched_8c_source.html#l00053">sched.c:53</a></div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_a3a915a2da4aaaf3ced602a810a504564"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#a3a915a2da4aaaf3ced602a810a504564">thread_arch_yield</a></div><div class="ttdeci">void thread_arch_yield(void)</div><div class="ttdoc">Pause the current thread and schedule the next pending, if available. </div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00267">thread_arch.c:267</a></div></div>
<div class="ttc" id="group__core__sched_html_gaace030b4c5b7a4b1021cdbc29683d04c"><div class="ttname"><a href="group__core__sched.html#gaace030b4c5b7a4b1021cdbc29683d04c">sched_task_exit</a></div><div class="ttdeci">NORETURN void sched_task_exit(void)</div><div class="ttdoc">Removes thread from scheduler and set status to STATUS_STOPPED. </div><div class="ttdef"><b>Definition:</b> <a href="sched_8c_source.html#l00205">sched.c:205</a></div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_af90b7dbad4e7f652bb3a98696ba926d7"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#af90b7dbad4e7f652bb3a98696ba926d7">thread_arch_isr_stack_start</a></div><div class="ttdeci">void * thread_arch_isr_stack_start(void)</div><div class="ttdoc">Get the start of the ISR stack. </div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00239">thread_arch.c:239</a></div></div>
<div class="ttc" id="cortexm__common_2thread__arch_8c_html_a6ac4168498b6888a490e4b8c85aaae52"><div class="ttname"><a href="cortexm__common_2thread__arch_8c.html#a6ac4168498b6888a490e4b8c85aaae52">STACK_MARKER</a></div><div class="ttdeci">#define STACK_MARKER</div><div class="ttdoc">Noticeable marker marking the beginning of a stack segment. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__common_2thread__arch_8c_source.html#l00112">thread_arch.c:112</a></div></div>
<div class="ttc" id="cc2538_2vectors_8c_html_a8e1c2c2848fa123dacdefe4042dd331f"><div class="ttname"><a href="cc2538_2vectors_8c.html#a8e1c2c2848fa123dacdefe4042dd331f">isr_pendsv</a></div><div class="ttdeci">WEAK_DEFAULT void isr_pendsv(void)</div></div>
<div class="ttc" id="struct__thread_html_a146355f70252f3b5cf26cb127efca255"><div class="ttname"><a href="struct__thread.html#a146355f70252f3b5cf26cb127efca255">_thread::sp</a></div><div class="ttdeci">char * sp</div><div class="ttdef"><b>Definition:</b> <a href="thread_8h_source.html#l00170">thread.h:170</a></div></div>
<div class="ttc" id="group__core__util_html_gacbdb91f768b6240701dcb6cfaf0216ac"><div class="ttname"><a href="group__core__util.html#gacbdb91f768b6240701dcb6cfaf0216ac">PRIkernel_pid</a></div><div class="ttdeci">#define PRIkernel_pid</div><div class="ttdef"><b>Definition:</b> <a href="kernel__types_8h_source.html#l00078">kernel_types.h:78</a></div></div>
<div class="ttc" id="cortexm__common_2thread__arch_8c_html_a3eb4a5cc65f4d9eecf345a7418ab48f1"><div class="ttname"><a href="cortexm__common_2thread__arch_8c.html#a3eb4a5cc65f4d9eecf345a7418ab48f1">EXCEPT_RET_TASK_MODE</a></div><div class="ttdeci">#define EXCEPT_RET_TASK_MODE</div><div class="ttdoc">ARM Cortex-M specific exception return value, that triggers the return to the task mode stack pointer...</div><div class="ttdef"><b>Definition:</b> <a href="cortexm__common_2thread__arch_8c_source.html#l00125">thread_arch.c:125</a></div></div>
<div class="ttc" id="stdio_8h_html"><div class="ttname"><a href="stdio_8h.html">stdio.h</a></div><div class="ttdoc">stdio.h wrapper for MSP430 </div></div>
<div class="ttc" id="pll__freq_8m_html_a9a95eca22a70333f9ea42672239eb55e"><div class="ttname"><a href="pll__freq_8m.html#a9a95eca22a70333f9ea42672239eb55e">printf</a></div><div class="ttdeci">printf(&quot;%d,&quot;, PLL_INT0(i:1:i+3))</div></div>
<div class="ttc" id="thread__arch_8h_html_ab1b7486500c7dbaabdd2ac9a085ac39a"><div class="ttname"><a href="thread__arch_8h.html#ab1b7486500c7dbaabdd2ac9a085ac39a">thread_task_func_t</a></div><div class="ttdeci">void *(* thread_task_func_t)(void *arg)</div><div class="ttdoc">Prototype for a thread entry function. </div><div class="ttdef"><b>Definition:</b> <a href="thread__arch_8h_source.html#l00047">thread_arch.h:47</a></div></div>
<div class="ttc" id="ucontext_8h_html_aa32094cd15e38739dd543b2da27da3ff"><div class="ttname"><a href="ucontext_8h.html#aa32094cd15e38739dd543b2da27da3ff">sp</a></div><div class="ttdeci">unsigned long sp</div><div class="ttdef"><b>Definition:</b> <a href="ucontext_8h_source.html#l00125">ucontext.h:125</a></div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_adffa313e9dd9315c6aeca032fb5c8937"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#adffa313e9dd9315c6aeca032fb5c8937">thread_arch_stack_print</a></div><div class="ttdeci">void thread_arch_stack_print(void)</div><div class="ttdoc">thread_arch_stack_print prints the stack to stdout. It depends on getting the correct values for stac...</div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00203">thread_arch.c:203</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___s_c_b_html_ga1e40d93efb402763c8c00ddcc56724ff"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">SCB_ICSR_PENDSVSET_Msk</a></div><div class="ttdeci">#define SCB_ICSR_PENDSVSET_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00423">core_cm0.h:423</a></div></div>
<div class="ttc" id="irq_8h_html"><div class="ttname"><a href="irq_8h.html">irq.h</a></div><div class="ttdoc">IRQ driver interface. </div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_a03e662bc9f8a96f9a08321a1262c06b9"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#a03e662bc9f8a96f9a08321a1262c06b9">thread_arch_start_threading</a></div><div class="ttdeci">void thread_arch_start_threading(void)</div><div class="ttdoc">Start threading by loading a threads initial information from the stack. </div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00245">thread_arch.c:245</a></div></div>
<div class="ttc" id="cortexm__common_2thread__arch_8c_html_ad5c0dac29d55433c185cbb4744c7c286"><div class="ttname"><a href="cortexm__common_2thread__arch_8c.html#ad5c0dac29d55433c185cbb4744c7c286">INITIAL_XPSR</a></div><div class="ttdeci">#define INITIAL_XPSR</div><div class="ttdoc">Initial program status register value for a newly created thread. </div><div class="ttdef"><b>Definition:</b> <a href="cortexm__common_2thread__arch_8c_source.html#l00119">thread_arch.c:119</a></div></div>
<div class="ttc" id="atmega__common_2thread__arch_8c_html_aea7ccb1f68c35c1ace876675a6c406d7"><div class="ttname"><a href="atmega__common_2thread__arch_8c.html#aea7ccb1f68c35c1ace876675a6c406d7">__attribute__</a></div><div class="ttdeci">__attribute__((always_inline))</div><div class="ttdef"><b>Definition:</b> <a href="atmega__common_2thread__arch_8c_source.html#l00281">thread_arch.c:281</a></div></div>
<div class="ttc" id="group__core__internal_html_gaa1728270d73c5d1598de1fd691762eb1"><div class="ttname"><a href="group__core__internal.html#gaa1728270d73c5d1598de1fd691762eb1">NORETURN</a></div><div class="ttdeci">#define NORETURN</div><div class="ttdoc">The NORETURN keyword tells the compiler to assume that the function cannot return. </div><div class="ttdef"><b>Definition:</b> <a href="kernel__defines_8h_source.html#l00068">kernel_defines.h:68</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:59 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
