

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Tue Jul 15 22:53:40 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.453 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%roundKey_V_offset_re = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %roundKey_V_offset)" [AES_hls_cpp/aes_cipher.cpp:110]   --->   Operation 5 'read' 'roundKey_V_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1503 = trunc i8 %roundKey_V_offset_re to i6" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 6 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.18ns)   --->   "br label %.loopexit" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %j, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.86ns)   --->   "%icmp_ln111 = icmp eq i3 %j_0, -4" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 9 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.18ns)   --->   "%j = add i3 %j_0, 1" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 11 'add' 'j' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %1, label %.preheader.preheader" [AES_hls_cpp/aes_cipher.cpp:111]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i3 %j_0 to i6" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 13 'zext' 'zext_ln1503' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.37ns)   --->   "%add_ln1503 = add i6 %trunc_ln1503, %zext_ln1503" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 14 'add' 'add_ln1503' <Predicate = (!icmp_ln111)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln1503_1 = zext i6 %add_ln1503 to i64" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 15 'zext' 'zext_ln1503_1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%roundKey_V_addr = getelementptr [44 x i32]* %roundKey_V, i64 0, i64 %zext_ln1503_1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 16 'getelementptr' 'roundKey_V_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.18ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 17 'br' <Predicate = (!icmp_ln111)> <Delay = 1.18>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [AES_hls_cpp/aes_cipher.cpp:116]   --->   Operation 18 'ret' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.79>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln112 = icmp eq i3 %i_0, -4" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 20 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 21 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.18ns)   --->   "%i = add i3 %i_0, 1" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %.loopexit.loopexit, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln719 = zext i5 %tmp to i6" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 25 'zext' 'zext_ln719' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.36ns)   --->   "%add_ln719 = add i6 %zext_ln719, %zext_ln1503" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 26 'add' 'add_ln719' <Predicate = (!icmp_ln112)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln719_1 = zext i6 %add_ln719 to i64" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 27 'zext' 'zext_ln719_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%state_V_addr = getelementptr [16 x i8]* %state_V, i64 0, i64 %zext_ln719_1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 28 'getelementptr' 'state_V_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i3 %i_0 to i2" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 29 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.66ns)   --->   "%roundKey_V_load = load i32* %roundKey_V_addr, align 4" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 30 'load' 'roundKey_V_load' <Predicate = (!icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [2/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 31 'load' 'state_V_load' <Predicate = (!icmp_ln112)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln113, i3 0)" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.36ns)   --->   "%sub_ln113 = sub i5 -8, %shl_ln" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 34 'sub' 'sub_ln113' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%zext_ln113 = zext i5 %sub_ln113 to i32" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 35 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (2.66ns)   --->   "%roundKey_V_load = load i32* %roundKey_V_addr, align 4" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 36 'load' 'roundKey_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%lshr_ln1503 = lshr i32 %roundKey_V_load, %zext_ln113" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 37 'lshr' 'lshr_ln1503' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln719)   --->   "%trunc_ln1503_1 = trunc i32 %lshr_ln1503 to i8" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 38 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (1.42ns)   --->   "%state_V_load = load i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 39 'load' 'state_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 40 [1/1] (2.36ns) (out node of the LUT)   --->   "%xor_ln719 = xor i8 %state_V_load, %trunc_ln1503_1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 40 'xor' 'xor_ln719' <Predicate = true> <Delay = 2.36> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.42ns)   --->   "store i8 %xor_ln719, i8* %state_V_addr, align 1" [AES_hls_cpp/aes_cipher.cpp:113]   --->   Operation 41 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader" [AES_hls_cpp/aes_cipher.cpp:112]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ roundKey_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ roundKey_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
roundKey_V_offset_re (read             ) [ 00000]
trunc_ln1503         (trunc            ) [ 00111]
br_ln111             (br               ) [ 01111]
j_0                  (phi              ) [ 00100]
icmp_ln111           (icmp             ) [ 00111]
empty                (speclooptripcount) [ 00000]
j                    (add              ) [ 01111]
br_ln111             (br               ) [ 00000]
zext_ln1503          (zext             ) [ 00011]
add_ln1503           (add              ) [ 00000]
zext_ln1503_1        (zext             ) [ 00000]
roundKey_V_addr      (getelementptr    ) [ 00011]
br_ln112             (br               ) [ 00111]
ret_ln116            (ret              ) [ 00000]
i_0                  (phi              ) [ 00010]
icmp_ln112           (icmp             ) [ 00111]
empty_33             (speclooptripcount) [ 00000]
i                    (add              ) [ 00111]
br_ln112             (br               ) [ 00000]
tmp                  (bitconcatenate   ) [ 00000]
zext_ln719           (zext             ) [ 00000]
add_ln719            (add              ) [ 00000]
zext_ln719_1         (zext             ) [ 00000]
state_V_addr         (getelementptr    ) [ 00001]
trunc_ln113          (trunc            ) [ 00001]
br_ln0               (br               ) [ 01111]
shl_ln               (bitconcatenate   ) [ 00000]
sub_ln113            (sub              ) [ 00000]
zext_ln113           (zext             ) [ 00000]
roundKey_V_load      (load             ) [ 00000]
lshr_ln1503          (lshr             ) [ 00000]
trunc_ln1503_1       (trunc            ) [ 00000]
state_V_load         (load             ) [ 00000]
xor_ln719            (xor              ) [ 00000]
store_ln113          (store            ) [ 00000]
br_ln112             (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roundKey_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="roundKey_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roundKey_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="roundKey_V_offset_re_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="8" slack="0"/>
<pin id="31" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="roundKey_V_offset_re/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="roundKey_V_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="6" slack="0"/>
<pin id="38" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_V_addr/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="state_V_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="8" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="6" slack="0"/>
<pin id="45" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_V_addr/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="6" slack="1"/>
<pin id="50" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="roundKey_V_load/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="0"/>
<pin id="55" dir="0" index="1" bw="8" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_V_load/3 store_ln113/4 "/>
</bind>
</comp>

<comp id="59" class="1005" name="j_0_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="3" slack="1"/>
<pin id="61" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="j_0_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="3" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="i_0_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="1"/>
<pin id="72" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_0_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="trunc_ln1503_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln111_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="j_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln1503_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="0"/>
<pin id="99" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln1503_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="1"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1503/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln1503_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln112_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln719_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln719/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln719_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="1"/>
<pin id="138" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln719/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln719_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln719_1/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="trunc_ln113_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="0" index="1" bw="2" slack="1"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sub_ln113_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln113_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="lshr_ln1503_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1503/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln1503_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1503_1/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xor_ln719_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="trunc_ln1503_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="1"/>
<pin id="185" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1503 "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="196" class="1005" name="zext_ln1503_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="1"/>
<pin id="198" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1503 "/>
</bind>
</comp>

<comp id="201" class="1005" name="roundKey_V_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="roundKey_V_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="214" class="1005" name="state_V_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_V_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="trunc_ln113_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln113 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="18" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="58"><net_src comp="41" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="84"><net_src comp="28" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="63" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="63" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="63" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="101" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="115"><net_src comp="74" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="74" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="74" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="148"><net_src comp="74" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="48" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="162" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="53" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="172" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="2"/><net_sink comp="53" pin=1"/></net>

<net id="186"><net_src comp="81" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="194"><net_src comp="91" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="199"><net_src comp="97" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="204"><net_src comp="34" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="212"><net_src comp="117" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="217"><net_src comp="41" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="222"><net_src comp="145" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_V | {4 }
 - Input state : 
	Port: AddRoundKey : state_V | {3 4 }
	Port: AddRoundKey : roundKey_V | {3 4 }
	Port: AddRoundKey : roundKey_V_offset | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln111 : 1
		j : 1
		br_ln111 : 2
		zext_ln1503 : 1
		add_ln1503 : 2
		zext_ln1503_1 : 3
		roundKey_V_addr : 4
	State 3
		icmp_ln112 : 1
		i : 1
		br_ln112 : 2
		tmp : 1
		zext_ln719 : 2
		add_ln719 : 3
		zext_ln719_1 : 4
		state_V_addr : 5
		trunc_ln113 : 1
		state_V_load : 6
	State 4
		sub_ln113 : 1
		zext_ln113 : 2
		lshr_ln1503 : 3
		trunc_ln1503_1 : 4
		xor_ln719 : 5
		store_ln113 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   lshr   |        lshr_ln1503_fu_166       |    0    |    85   |
|----------|---------------------------------|---------|---------|
|          |             j_fu_91             |    0    |    12   |
|    add   |        add_ln1503_fu_101        |    0    |    15   |
|          |             i_fu_117            |    0    |    12   |
|          |         add_ln719_fu_135        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   icmp   |         icmp_ln111_fu_85        |    0    |    9    |
|          |        icmp_ln112_fu_111        |    0    |    9    |
|----------|---------------------------------|---------|---------|
|    sub   |         sub_ln113_fu_156        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln719_fu_176        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|   read   | roundKey_V_offset_re_read_fu_28 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln1503_fu_81       |    0    |    0    |
|   trunc  |        trunc_ln113_fu_145       |    0    |    0    |
|          |      trunc_ln1503_1_fu_172      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln1503_fu_97        |    0    |    0    |
|          |       zext_ln1503_1_fu_106      |    0    |    0    |
|   zext   |        zext_ln719_fu_131        |    0    |    0    |
|          |       zext_ln719_1_fu_140       |    0    |    0    |
|          |        zext_ln113_fu_162        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_123           |    0    |    0    |
|          |          shl_ln_fu_149          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   180   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_0_reg_70      |    3   |
|       i_reg_209       |    3   |
|       j_0_reg_59      |    3   |
|       j_reg_191       |    3   |
|roundKey_V_addr_reg_201|    6   |
|  state_V_addr_reg_214 |    4   |
|  trunc_ln113_reg_219  |    2   |
|  trunc_ln1503_reg_183 |    6   |
|  zext_ln1503_reg_196  |    6   |
+-----------------------+--------+
|         Total         |   36   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.183  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   180  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   189  |
+-----------+--------+--------+--------+
