// Seed: 2747285751
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9
);
  assign id_6 = 1 ^ id_5;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply1 id_4,
    inout logic id_5
);
  wand id_7 = 1'h0;
  wire id_8;
  module_0(
      id_2, id_0, id_3, id_2, id_3, id_4, id_1, id_2, id_4, id_2
  );
  always $display(id_2);
  assign id_1 = 1;
  wire id_9, id_10, id_11, id_12, id_13;
  always id_5 <= id_13 | 1;
  wire id_14;
  wire id_15;
  assign id_9 = id_2;
endmodule
