<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title></title>
<link rel="Stylesheet" title="hdl2html stylesheet" media="Screen" href="../../scripts/hdl2html.css">
<!-- Generated by HDL Designer -->
<!--    at 12:50:15 on 22.11.2019 -->
<script language='javascript'>
function pagesBtn() {
   return '';
}
function panelmenu() {
   return '';
}
</script>
</head>
<body>
<A NAME="entity" HREF="#architecture">Go to Architecture</A><pre>
<span class=C>--</span>
<span class=C>-- VHDL Entity Computer_Exerccise_2_lib.C2_T2_Decrementer.arch_name</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - qkrasi.UNKNOWN (HTC219-722-SPC)</span>
<span class=C>--          at - 12:54:59  8.10.2019</span>
<span class=C>--</span>
<span class=C>-- using Mentor Graphics HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> C2_T2_Decrementer <span class=K>IS</span>
   <span class=K>PORT</span>(
      Input  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (2 <span class=K>DOWNTO</span> 0);
      Output : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (2 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> C2_T2_Decrementer ;
</pre>
<A NAME="architecture" HREF="#entity">Go to Entity</A><pre>
<span class=C>--</span>
<span class=C>-- VHDL Entity Computer_Exerccise_2_lib.C2_T2_Decrementer.arch_name</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - qkrasi.UNKNOWN (HTC219-722-SPC)</span>
<span class=C>--          at - 12:54:59  8.10.2019</span>
<span class=C>--</span>
<span class=C>-- using Mentor Graphics HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>ENTITY</span> C2_T2_Decrementer <span class=K>IS</span>
   <span class=K>PORT</span>(
      Input  : <span class=A>IN</span>     <span class=T>std_logic_vector</span> (2 <span class=K>DOWNTO</span> 0);
      Output : <span class=A>OUT</span>    <span class=T>std_logic_vector</span> (2 <span class=K>DOWNTO</span> 0)
   );

<span class=C>-- Declarations</span>

<span class=K>END</span> C2_T2_Decrementer ;


<span class=C>--</span>
<span class=C>-- VHDL Architecture Computer_Exerccise_2_lib.C2_T2_Decrementer.struct</span>
<span class=C>--</span>
<span class=C>-- Created:</span>
<span class=C>--          by - mfhubu.UNKNOWN (HTC219-708-SPC)</span>
<span class=C>--          at - 11:13:15 10.10.2019</span>
<span class=C>--</span>
<span class=C>-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)</span>
<span class=C>--</span>
<span class=K>LIBRARY</span> ieee;
<span class=K>USE</span> ieee.std_logic_1164.<span class=K>all</span>;
<span class=K>USE</span> ieee.std_logic_arith.<span class=K>all</span>;

<span class=K>LIBRARY</span> Computer_Exerccise_2_lib;

<span class=K>ARCHITECTURE</span> struct <span class=K>OF</span> C2_T2_Decrementer <span class=K>IS</span>

   <span class=C>-- Architecture declarations</span>

   <span class=C>-- Internal signal declarations</span>
   <span class=K>SIGNAL</span> carry_out  : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> carry_out1 : <span class=T>std_logic</span>;
   <span class=K>SIGNAL</span> dout       : <span class=T>std_logic</span>;


   <span class=C>-- Component Declarations</span>
   <span class=K>COMPONENT</span> Decrementer
   <span class=K>PORT</span> (
      Input     : <span class=A>IN</span>     <span class=T>std_logic</span> ;
      carry_in  : <span class=A>IN</span>     <span class=T>std_logic</span> ;
      carry_out : <span class=A>OUT</span>    <span class=T>std_logic</span> ;
      output    : <span class=A>OUT</span>    <span class=T>std_logic</span>
   );
   <span class=K>END</span> <span class=K>COMPONENT</span>;

   <span class=C>-- Optional embedded configurations</span>
   <span class=C>-- pragma synthesis_off</span>
   <span class=K>FOR</span> <span class=K>ALL</span> : Decrementer <span class=K>USE</span> <span class=K>ENTITY</span> Computer_Exerccise_2_lib.Decrementer;
   <span class=C>-- pragma synthesis_on</span>


<span class=K>BEGIN</span>

   <span class=C>-- ModuleWare code(v1.12) for instance 'U_3' of 'constval'</span>
   dout <= '0';

   <span class=C>-- Instance port mappings.</span>
   U_0 : Decrementer
      <span class=K>PORT</span> <span class=K>MAP</span> (
         Input     => Input(1),
         carry_in  => carry_out,
         carry_out => carry_out1,
         output    => Output(1)
      );
   U_1 : Decrementer
      <span class=K>PORT</span> <span class=K>MAP</span> (
         Input     => Input(0),
         carry_in  => dout,
         carry_out => carry_out,
         output    => Output(0)
      );
   U_2 : Decrementer
      <span class=K>PORT</span> <span class=K>MAP</span> (
         Input     => Input(2),
         carry_in  => carry_out1,
         carry_out => <span class=K>OPEN</span>,
         output    => Output(2)
      );

<span class=K>END</span> struct;</pre>
<SCRIPT SRC="../../scripts/is.js"></SCRIPT><SCRIPT SRC="../../scripts/imageFrame.js"></SCRIPT>
</body>
