# Ranger Risc (RISC-V-RV32I-MultiCycle)
An intuitive multi-cycle RISC-V RV32I soft-core processor for FPGAs.

## Components
- [x] Mux(s)
- [x] Register
- [x] RegisterFile
- [x] ALU
- [x] Immediate
- [x] Memory
- [x] Pmmu
- [x] ControlMatrix

## Simulation
- [x] Mux(s)
- [x] Register
- [x] RegisterFile
- [x] ALU
- [x] Immediate
- [x] Memory
- [x] Pmmu
- [x] Instruction Register
- [x] RangerRisc

https://www.exploringbinary.com/twos-complement-converter/

```
([a-z]+) ([\w]+)[, ]*([\w]+)[, ]*([\w]*)
```

# Verilator

## DPI
- https://www.doulos.com/knowhow/systemverilog/systemverilog-tutorials/systemverilog-dpi-tutorial/
- https://en.wikipedia.org/wiki/SystemVerilog_DPI
- https://www.youtube.com/watch?v=HhSAnApHYkU
