// Seed: 1919544218
module module_0 ();
  assign id_1 = id_1 << id_1;
  specify
    specparam id_2 = 1 % (id_1);
    if (1) (negedge id_3 => (id_4 +: 1'b0)) = (1, id_4);
    (id_5 => id_6) = 1;
  endspecify
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    output supply1 id_13
);
  static integer id_15;
  assign id_13 = id_6 ? 1 : 1;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
