## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Fri Sep 10 13:24:40 ä¸?å›½æ ‡å‡†æ—¶é—? 2010
##
vlib work
vlog  dpram.v
vlog  dpram_test.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work dpram_test_v glbl
do {dpram_test_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
