{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666036926775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666036926775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 14:02:06 2022 " "Processing started: Mon Oct 17 14:02:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666036926775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036926775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockmod2 -c clockmod2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockmod2 -c clockmod2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036926775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666036927368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666036927368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockmod2.bdf 1 1 " "Using design file clockmod2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockmod2 " "Found entity 1: clockmod2" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666036935469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockmod2 " "Elaborating entity \"clockmod2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 432 1992 2136 736 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst17 " "Block or symbol \"OR8\" of instance \"inst17\" overlaps another block or symbol" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 376 2936 3000 520 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "frequency_set \"c\[15..0\]\" (ID bus_split_out:inst3) " "Width mismatch in frequency_set -- source is \"\"c\[15..0\]\" (ID bus_split_out:inst3)\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 336 1776 1776 1008 "" "" } { 1008 328 1776 1008 "" "" } { 336 1744 1776 336 "" "" } { 336 1776 1816 336 "" "" } { 272 328 328 1008 "" "" } { 304 1600 1744 608 "inst3" "" } { 96 320 336 272 "frequency_set" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "enableset2 \"f\[15..0\]\" (ID b16_en:inst9) " "Width mismatch in enableset2 -- source is \"\"f\[15..0\]\" (ID b16_en:inst9)\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 2232 2088 2128 2232 "" "" } { 2232 2128 2128 2608 "" "" } { 312 392 392 920 "" "" } { 480 2248 2352 480 "" "" } { 920 392 2248 920 "" "" } { 480 2248 2248 920 "" "" } { 2608 392 2128 2608 "" "" } { 920 392 392 2608 "" "" } { 2200 1928 2088 2280 "inst9" "" } { 136 384 400 312 "enableset2" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S2 DEC38 inst81 " "Port \"S2\" of type DEC38 of instance \"inst81\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1888 1328 1472 1888 "" "" } { 2344 1328 1472 2344 "" "" } { 2344 1328 1328 2792 "" "" } { 272 296 296 1600 "" "" } { 1600 1328 1328 1888 "" "" } { 1888 1328 1328 2344 "" "" } { 1600 296 1328 1600 "" "" } { 1752 1472 1576 1912 "inst81" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S1 DEC38 inst81 " "Port \"S1\" of type DEC38 of instance \"inst81\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1872 1296 1472 1872 "" "" } { 2328 1296 1472 2328 "" "" } { 2328 1296 1296 2776 "" "" } { 1560 1296 1296 1872 "" "" } { 1872 1296 1296 2328 "" "" } { 272 272 272 1560 "" "" } { 1560 272 1296 1560 "" "" } { 1752 1472 1576 1912 "inst81" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S0 DEC38 inst81 " "Port \"S0\" of type DEC38 of instance \"inst81\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1856 1248 1472 1856 "" "" } { 2312 1248 1472 2312 "" "" } { 2312 1248 1248 2760 "" "" } { 272 248 248 1536 "" "" } { 1536 248 1248 1536 "" "" } { 1528 1248 1248 1536 "" "" } { 1536 1248 1248 1856 "" "" } { 1856 1248 1248 2312 "" "" } { 1752 1472 1576 1912 "inst81" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S0 DEC38 inst85 " "Port \"S0\" of type DEC38 of instance \"inst85\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 272 224 224 1504 "" "" } { 1504 224 680 1504 "" "" } { 2120 680 912 2120 "" "" } { 1504 680 680 2120 "" "" } { 2016 912 1016 2176 "inst85" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S2 DEC38 inst82 " "Port \"S2\" of type DEC38 of instance \"inst82\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1888 1328 1472 1888 "" "" } { 2344 1328 1472 2344 "" "" } { 2344 1328 1328 2792 "" "" } { 272 296 296 1600 "" "" } { 1600 1328 1328 1888 "" "" } { 1888 1328 1328 2344 "" "" } { 1600 296 1328 1600 "" "" } { 2208 1472 1576 2368 "inst82" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S1 DEC38 inst82 " "Port \"S1\" of type DEC38 of instance \"inst82\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1872 1296 1472 1872 "" "" } { 2328 1296 1472 2328 "" "" } { 2328 1296 1296 2776 "" "" } { 1560 1296 1296 1872 "" "" } { 1872 1296 1296 2328 "" "" } { 272 272 272 1560 "" "" } { 1560 272 1296 1560 "" "" } { 2208 1472 1576 2368 "inst82" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "S0 DEC38 inst82 " "Port \"S0\" of type DEC38 of instance \"inst82\" is missing source signal" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1856 1248 1472 1856 "" "" } { 2312 1248 1472 2312 "" "" } { 2312 1248 1248 2760 "" "" } { 272 248 248 1536 "" "" } { 1536 248 1248 1536 "" "" } { 1528 1248 1248 1536 "" "" } { 1536 1248 1248 1856 "" "" } { 1856 1248 1248 2312 "" "" } { 2208 1472 1576 2368 "inst82" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "b\[15..0\] b16w_and inst11 \"enableset1\" " "Width mismatch in port \"b\[15..0\]\" of instance \"inst11\" and type b16w_and -- source is \"\"enableset1\"\"" {  } { { "clockmod2.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/clockmod2.bdf" { { 1776 2088 2128 1776 "" "" } { 1632 2128 2128 1776 "" "" } { 1632 472 2128 1632 "" "" } { 352 2232 2352 352 "" "" } { 1632 472 472 1744 "" "" } { 352 2232 2232 904 "" "" } { 904 472 2232 904 "" "" } { 312 472 472 904 "" "" } { 904 472 472 1632 "" "" } { 144 464 480 312 "enableset1" "" } { 304 2352 2512 384 "inst11" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666036935469 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666036935513 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 17 14:02:15 2022 " "Processing ended: Mon Oct 17 14:02:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666036935513 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666036935513 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666036935513 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666036935513 ""}
