
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={36,rS,rT,offset}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={36,rS,rT,offset}                     IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlA_EX=0                                             Premise(F34)
	S51= CtrlB_EX=0                                             Premise(F35)
	S52= CtrlIR_EX=0                                            Premise(F36)
	S53= CtrlALUOut_MEM=0                                       Premise(F37)
	S54= CtrlIR_MEM=0                                           Premise(F38)
	S55= CtrlDMMU=0                                             Premise(F39)
	S56= CtrlDAddrReg_DMMU1=0                                   Premise(F40)
	S57= CtrlDCache=0                                           Premise(F41)
	S58= CtrlDCacheReg=0                                        Premise(F42)
	S59= CtrlDR_DMMU1=0                                         Premise(F43)
	S60= CtrlIR_DMMU1=0                                         Premise(F44)
	S61= CtrlIR_WB=0                                            Premise(F45)
	S62= CtrlA_MEM=0                                            Premise(F46)
	S63= CtrlA_WB=0                                             Premise(F47)
	S64= CtrlB_MEM=0                                            Premise(F48)
	S65= CtrlB_WB=0                                             Premise(F49)
	S66= CtrlALUOut_DMMU1=0                                     Premise(F50)
	S67= CtrlALUOut_WB=0                                        Premise(F51)
	S68= CtrlDR_WB=0                                            Premise(F52)
	S69= CtrlDAddrReg_MEM=0                                     Premise(F53)
	S70= CtrlDAddrReg_WB=0                                      Premise(F54)
	S71= CtrlDR_DMMU2=0                                         Premise(F55)
	S72= CtrlDMem=0                                             Premise(F56)
	S73= CtrlDMem8Word=0                                        Premise(F57)
	S74= CtrlIR_DMMU2=0                                         Premise(F58)
	S75= CtrlALUOut_DMMU2=0                                     Premise(F59)
	S76= CtrlDAddrReg_DMMU2=0                                   Premise(F60)
	S77= GPR[rS]=base                                           Premise(F61)

IF(IMMU)	S78= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S79= PC.Out=addr                                            PC-Out(S39)
	S80= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S81= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S82= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S83= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F62)
	S84= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F63)
	S85= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F64)
	S86= IAddrReg.Out=>IMem.RAddr                               Premise(F65)
	S87= IMem.RAddr={pid,addr}                                  Path(S80,S86)
	S88= IMem.Out={36,rS,rT,offset}                             IMem-Read(S87,S47)
	S89= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S87,S47)
	S90= IMem.Out=>IRMux.MemData                                Premise(F66)
	S91= IRMux.MemData={36,rS,rT,offset}                        Path(S88,S90)
	S92= IRMux.Out={36,rS,rT,offset}                            IRMux-Select2(S91)
	S93= ICacheReg.Out=>IRMux.CacheData                         Premise(F67)
	S94= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F68)
	S95= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F69)
	S96= IRMux.Out=>IR_ID.In                                    Premise(F70)
	S97= IR_ID.In={36,rS,rT,offset}                             Path(S92,S96)
	S98= IMem.MEM8WordOut=>ICache.WData                         Premise(F71)
	S99= ICache.WData=IMemGet8Word({pid,addr})                  Path(S89,S98)
	S100= PC.Out=>ICache.IEA                                    Premise(F72)
	S101= ICache.IEA=addr                                       Path(S79,S100)
	S102= ICache.Hit=ICacheHit(addr)                            ICache-Search(S101)
	S103= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F73)
	S104= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F74)
	S105= CtrlASIDIn=0                                          Premise(F75)
	S106= CtrlCP0=0                                             Premise(F76)
	S107= CP0[ASID]=pid                                         CP0-Hold(S33,S106)
	S108= CtrlEPCIn=0                                           Premise(F77)
	S109= CtrlExCodeIn=0                                        Premise(F78)
	S110= CtrlIMMU=0                                            Premise(F79)
	S111= CtrlPC=0                                              Premise(F80)
	S112= CtrlPCInc=1                                           Premise(F81)
	S113= PC[Out]=addr+4                                        PC-Inc(S39,S111,S112)
	S114= PC[CIA]=addr                                          PC-Inc(S39,S111,S112)
	S115= CtrlIAddrReg=0                                        Premise(F82)
	S116= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S41,S115)
	S117= CtrlICache=1                                          Premise(F83)
	S118= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S101,S99,S117)
	S119= CtrlIR_IMMU=0                                         Premise(F84)
	S120= CtrlICacheReg=0                                       Premise(F85)
	S121= CtrlIR_ID=1                                           Premise(F86)
	S122= [IR_ID]={36,rS,rT,offset}                             IR_ID-Write(S97,S121)
	S123= CtrlIMem=0                                            Premise(F87)
	S124= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S47,S123)
	S125= CtrlIRMux=0                                           Premise(F88)
	S126= CtrlGPR=0                                             Premise(F89)
	S127= GPR[rS]=base                                          GPR-Hold(S77,S126)
	S128= CtrlA_EX=0                                            Premise(F90)
	S129= CtrlB_EX=0                                            Premise(F91)
	S130= CtrlIR_EX=0                                           Premise(F92)
	S131= CtrlALUOut_MEM=0                                      Premise(F93)
	S132= CtrlIR_MEM=0                                          Premise(F94)
	S133= CtrlDMMU=0                                            Premise(F95)
	S134= CtrlDAddrReg_DMMU1=0                                  Premise(F96)
	S135= CtrlDCache=0                                          Premise(F97)
	S136= CtrlDCacheReg=0                                       Premise(F98)
	S137= CtrlDR_DMMU1=0                                        Premise(F99)
	S138= CtrlIR_DMMU1=0                                        Premise(F100)
	S139= CtrlIR_WB=0                                           Premise(F101)
	S140= CtrlA_MEM=0                                           Premise(F102)
	S141= CtrlA_WB=0                                            Premise(F103)
	S142= CtrlB_MEM=0                                           Premise(F104)
	S143= CtrlB_WB=0                                            Premise(F105)
	S144= CtrlALUOut_DMMU1=0                                    Premise(F106)
	S145= CtrlALUOut_WB=0                                       Premise(F107)
	S146= CtrlDR_WB=0                                           Premise(F108)
	S147= CtrlDAddrReg_MEM=0                                    Premise(F109)
	S148= CtrlDAddrReg_WB=0                                     Premise(F110)
	S149= CtrlDR_DMMU2=0                                        Premise(F111)
	S150= CtrlDMem=0                                            Premise(F112)
	S151= CtrlDMem8Word=0                                       Premise(F113)
	S152= CtrlIR_DMMU2=0                                        Premise(F114)
	S153= CtrlALUOut_DMMU2=0                                    Premise(F115)
	S154= CtrlDAddrReg_DMMU2=0                                  Premise(F116)

ID	S155= CP0.ASID=pid                                          CP0-Read-ASID(S107)
	S156= PC.Out=addr+4                                         PC-Out(S113)
	S157= PC.CIA=addr                                           PC-Out(S114)
	S158= PC.CIA31_28=addr[31:28]                               PC-Out(S114)
	S159= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S116)
	S160= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S116)
	S161= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S116)
	S162= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S122)
	S163= IR_ID.Out31_26=36                                     IR-Out(S122)
	S164= IR_ID.Out25_21=rS                                     IR-Out(S122)
	S165= IR_ID.Out20_16=rT                                     IR-Out(S122)
	S166= IR_ID.Out15_0=offset                                  IR-Out(S122)
	S167= IR_ID.Out=>FU.IR_ID                                   Premise(F117)
	S168= FU.IR_ID={36,rS,rT,offset}                            Path(S162,S167)
	S169= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F118)
	S170= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F119)
	S171= IR_ID.Out31_26=>CU_ID.Op                              Premise(F120)
	S172= CU_ID.Op=36                                           Path(S163,S171)
	S173= CU_ID.Func=alu_add                                    CU_ID(S172)
	S174= CU_ID.MemDataSelFunc=mds_stw                          CU_ID(S172)
	S175= IR_ID.Out25_21=>GPR.RReg1                             Premise(F121)
	S176= GPR.RReg1=rS                                          Path(S164,S175)
	S177= GPR.Rdata1=base                                       GPR-Read(S176,S127)
	S178= IR_ID.Out15_0=>IMMEXT.In                              Premise(F122)
	S179= IMMEXT.In=offset                                      Path(S166,S178)
	S180= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S179)
	S181= GPR.Rdata1=>FU.InID1                                  Premise(F123)
	S182= FU.InID1=base                                         Path(S177,S181)
	S183= FU.OutID1=FU(base)                                    FU-Forward(S182)
	S184= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F124)
	S185= FU.InID1_RReg=rS                                      Path(S164,S184)
	S186= FU.OutID1=>A_EX.In                                    Premise(F125)
	S187= A_EX.In=FU(base)                                      Path(S183,S186)
	S188= IMMEXT.Out=>B_EX.In                                   Premise(F126)
	S189= B_EX.In={16{offset[15]},offset}                       Path(S180,S188)
	S190= IR_ID.Out=>IR_EX.In                                   Premise(F127)
	S191= IR_EX.In={36,rS,rT,offset}                            Path(S162,S190)
	S192= FU.Halt_ID=>CU_ID.Halt                                Premise(F128)
	S193= FU.Bub_ID=>CU_ID.Bub                                  Premise(F129)
	S194= FU.InID2_RReg=5'b00000                                Premise(F130)
	S195= CtrlASIDIn=0                                          Premise(F131)
	S196= CtrlCP0=0                                             Premise(F132)
	S197= CP0[ASID]=pid                                         CP0-Hold(S107,S196)
	S198= CtrlEPCIn=0                                           Premise(F133)
	S199= CtrlExCodeIn=0                                        Premise(F134)
	S200= CtrlIMMU=0                                            Premise(F135)
	S201= CtrlPC=0                                              Premise(F136)
	S202= CtrlPCInc=0                                           Premise(F137)
	S203= PC[CIA]=addr                                          PC-Hold(S114,S202)
	S204= PC[Out]=addr+4                                        PC-Hold(S113,S201,S202)
	S205= CtrlIAddrReg=0                                        Premise(F138)
	S206= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S116,S205)
	S207= CtrlICache=0                                          Premise(F139)
	S208= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S118,S207)
	S209= CtrlIR_IMMU=0                                         Premise(F140)
	S210= CtrlICacheReg=0                                       Premise(F141)
	S211= CtrlIR_ID=0                                           Premise(F142)
	S212= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S122,S211)
	S213= CtrlIMem=0                                            Premise(F143)
	S214= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S124,S213)
	S215= CtrlIRMux=0                                           Premise(F144)
	S216= CtrlGPR=0                                             Premise(F145)
	S217= GPR[rS]=base                                          GPR-Hold(S127,S216)
	S218= CtrlA_EX=1                                            Premise(F146)
	S219= [A_EX]=FU(base)                                       A_EX-Write(S187,S218)
	S220= CtrlB_EX=1                                            Premise(F147)
	S221= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S189,S220)
	S222= CtrlIR_EX=1                                           Premise(F148)
	S223= [IR_EX]={36,rS,rT,offset}                             IR_EX-Write(S191,S222)
	S224= CtrlALUOut_MEM=0                                      Premise(F149)
	S225= CtrlIR_MEM=0                                          Premise(F150)
	S226= CtrlDMMU=0                                            Premise(F151)
	S227= CtrlDAddrReg_DMMU1=0                                  Premise(F152)
	S228= CtrlDCache=0                                          Premise(F153)
	S229= CtrlDCacheReg=0                                       Premise(F154)
	S230= CtrlDR_DMMU1=0                                        Premise(F155)
	S231= CtrlIR_DMMU1=0                                        Premise(F156)
	S232= CtrlIR_WB=0                                           Premise(F157)
	S233= CtrlA_MEM=0                                           Premise(F158)
	S234= CtrlA_WB=0                                            Premise(F159)
	S235= CtrlB_MEM=0                                           Premise(F160)
	S236= CtrlB_WB=0                                            Premise(F161)
	S237= CtrlALUOut_DMMU1=0                                    Premise(F162)
	S238= CtrlALUOut_WB=0                                       Premise(F163)
	S239= CtrlDR_WB=0                                           Premise(F164)
	S240= CtrlDAddrReg_MEM=0                                    Premise(F165)
	S241= CtrlDAddrReg_WB=0                                     Premise(F166)
	S242= CtrlDR_DMMU2=0                                        Premise(F167)
	S243= CtrlDMem=0                                            Premise(F168)
	S244= CtrlDMem8Word=0                                       Premise(F169)
	S245= CtrlIR_DMMU2=0                                        Premise(F170)
	S246= CtrlALUOut_DMMU2=0                                    Premise(F171)
	S247= CtrlDAddrReg_DMMU2=0                                  Premise(F172)

EX	S248= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S249= PC.CIA=addr                                           PC-Out(S203)
	S250= PC.CIA31_28=addr[31:28]                               PC-Out(S203)
	S251= PC.Out=addr+4                                         PC-Out(S204)
	S252= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S206)
	S253= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S206)
	S254= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S206)
	S255= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S212)
	S256= IR_ID.Out31_26=36                                     IR-Out(S212)
	S257= IR_ID.Out25_21=rS                                     IR-Out(S212)
	S258= IR_ID.Out20_16=rT                                     IR-Out(S212)
	S259= IR_ID.Out15_0=offset                                  IR-Out(S212)
	S260= A_EX.Out=FU(base)                                     A_EX-Out(S219)
	S261= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S219)
	S262= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S219)
	S263= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S221)
	S264= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S221)
	S265= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S221)
	S266= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S223)
	S267= IR_EX.Out31_26=36                                     IR_EX-Out(S223)
	S268= IR_EX.Out25_21=rS                                     IR_EX-Out(S223)
	S269= IR_EX.Out20_16=rT                                     IR_EX-Out(S223)
	S270= IR_EX.Out15_0=offset                                  IR_EX-Out(S223)
	S271= IR_EX.Out=>FU.IR_EX                                   Premise(F173)
	S272= FU.IR_EX={36,rS,rT,offset}                            Path(S266,S271)
	S273= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F174)
	S274= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F175)
	S275= IR_EX.Out31_26=>CU_EX.Op                              Premise(F176)
	S276= CU_EX.Op=36                                           Path(S267,S275)
	S277= CU_EX.Func=alu_add                                    CU_EX(S276)
	S278= CU_EX.MemDataSelFunc=mds_stw                          CU_EX(S276)
	S279= A_EX.Out=>ALU.A                                       Premise(F177)
	S280= ALU.A=FU(base)                                        Path(S260,S279)
	S281= B_EX.Out=>ALU.B                                       Premise(F178)
	S282= ALU.B={16{offset[15]},offset}                         Path(S263,S281)
	S283= ALU.Func=6'b010010                                    Premise(F179)
	S284= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S280,S282)
	S285= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S280,S282)
	S286= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S280,S282)
	S287= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S280,S282)
	S288= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S280,S282)
	S289= ALU.Out=>ALUOut_MEM.In                                Premise(F180)
	S290= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S284,S289)
	S291= IR_EX.Out=>IR_MEM.In                                  Premise(F181)
	S292= IR_MEM.In={36,rS,rT,offset}                           Path(S266,S291)
	S293= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F182)
	S294= FU.InEX_WReg=rT                                       Path(S269,S293)
	S295= CtrlASIDIn=0                                          Premise(F183)
	S296= CtrlCP0=0                                             Premise(F184)
	S297= CP0[ASID]=pid                                         CP0-Hold(S197,S296)
	S298= CtrlEPCIn=0                                           Premise(F185)
	S299= CtrlExCodeIn=0                                        Premise(F186)
	S300= CtrlIMMU=0                                            Premise(F187)
	S301= CtrlPC=0                                              Premise(F188)
	S302= CtrlPCInc=0                                           Premise(F189)
	S303= PC[CIA]=addr                                          PC-Hold(S203,S302)
	S304= PC[Out]=addr+4                                        PC-Hold(S204,S301,S302)
	S305= CtrlIAddrReg=0                                        Premise(F190)
	S306= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S206,S305)
	S307= CtrlICache=0                                          Premise(F191)
	S308= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S208,S307)
	S309= CtrlIR_IMMU=0                                         Premise(F192)
	S310= CtrlICacheReg=0                                       Premise(F193)
	S311= CtrlIR_ID=0                                           Premise(F194)
	S312= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S212,S311)
	S313= CtrlIMem=0                                            Premise(F195)
	S314= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S214,S313)
	S315= CtrlIRMux=0                                           Premise(F196)
	S316= CtrlGPR=0                                             Premise(F197)
	S317= GPR[rS]=base                                          GPR-Hold(S217,S316)
	S318= CtrlA_EX=0                                            Premise(F198)
	S319= [A_EX]=FU(base)                                       A_EX-Hold(S219,S318)
	S320= CtrlB_EX=0                                            Premise(F199)
	S321= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S221,S320)
	S322= CtrlIR_EX=0                                           Premise(F200)
	S323= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S223,S322)
	S324= CtrlALUOut_MEM=1                                      Premise(F201)
	S325= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S290,S324)
	S326= CtrlIR_MEM=1                                          Premise(F202)
	S327= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Write(S292,S326)
	S328= CtrlDMMU=0                                            Premise(F203)
	S329= CtrlDAddrReg_DMMU1=0                                  Premise(F204)
	S330= CtrlDCache=0                                          Premise(F205)
	S331= CtrlDCacheReg=0                                       Premise(F206)
	S332= CtrlDR_DMMU1=0                                        Premise(F207)
	S333= CtrlIR_DMMU1=0                                        Premise(F208)
	S334= CtrlIR_WB=0                                           Premise(F209)
	S335= CtrlA_MEM=0                                           Premise(F210)
	S336= CtrlA_WB=0                                            Premise(F211)
	S337= CtrlB_MEM=0                                           Premise(F212)
	S338= CtrlB_WB=0                                            Premise(F213)
	S339= CtrlALUOut_DMMU1=0                                    Premise(F214)
	S340= CtrlALUOut_WB=0                                       Premise(F215)
	S341= CtrlDR_WB=0                                           Premise(F216)
	S342= CtrlDAddrReg_MEM=0                                    Premise(F217)
	S343= CtrlDAddrReg_WB=0                                     Premise(F218)
	S344= CtrlDR_DMMU2=0                                        Premise(F219)
	S345= CtrlDMem=0                                            Premise(F220)
	S346= CtrlDMem8Word=0                                       Premise(F221)
	S347= CtrlIR_DMMU2=0                                        Premise(F222)
	S348= CtrlALUOut_DMMU2=0                                    Premise(F223)
	S349= CtrlDAddrReg_DMMU2=0                                  Premise(F224)
	S350= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        Premise(F225)
	S351= DCache[FU(base)+{16{offset[15]},offset}]=a            Premise(F226)
	S352= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F227)

MEM	S353= CP0.ASID=pid                                          CP0-Read-ASID(S297)
	S354= PC.CIA=addr                                           PC-Out(S303)
	S355= PC.CIA31_28=addr[31:28]                               PC-Out(S303)
	S356= PC.Out=addr+4                                         PC-Out(S304)
	S357= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S306)
	S358= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S306)
	S359= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S306)
	S360= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S312)
	S361= IR_ID.Out31_26=36                                     IR-Out(S312)
	S362= IR_ID.Out25_21=rS                                     IR-Out(S312)
	S363= IR_ID.Out20_16=rT                                     IR-Out(S312)
	S364= IR_ID.Out15_0=offset                                  IR-Out(S312)
	S365= A_EX.Out=FU(base)                                     A_EX-Out(S319)
	S366= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S319)
	S367= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S319)
	S368= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S321)
	S369= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S321)
	S370= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S321)
	S371= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S323)
	S372= IR_EX.Out31_26=36                                     IR_EX-Out(S323)
	S373= IR_EX.Out25_21=rS                                     IR_EX-Out(S323)
	S374= IR_EX.Out20_16=rT                                     IR_EX-Out(S323)
	S375= IR_EX.Out15_0=offset                                  IR_EX-Out(S323)
	S376= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S325)
	S377= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S325)
	S378= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S325)
	S379= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S327)
	S380= IR_MEM.Out31_26=36                                    IR_MEM-Out(S327)
	S381= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S327)
	S382= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S327)
	S383= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S327)
	S384= IR_MEM.Out=>FU.IR_MEM                                 Premise(F228)
	S385= FU.IR_MEM={36,rS,rT,offset}                           Path(S379,S384)
	S386= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F229)
	S387= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F230)
	S388= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F231)
	S389= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F232)
	S390= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F233)
	S391= CU_MEM.Op=36                                          Path(S380,S390)
	S392= CU_MEM.Func=alu_add                                   CU_MEM(S391)
	S393= CU_MEM.MemDataSelFunc=mds_stw                         CU_MEM(S391)
	S394= CP0.ASID=>DMMU.PID                                    Premise(F234)
	S395= DMMU.PID=pid                                          Path(S353,S394)
	S396= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F235)
	S397= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S376,S396)
	S398= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S395,S397)
	S399= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S395,S397)
	S400= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F236)
	S401= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S398,S400)
	S402= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F237)
	S403= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S399,S402)
	S404= ALUOut_MEM.Out=>DCache.IEA                            Premise(F238)
	S405= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S376,S404)
	S406= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S405)
	S407= DCache.Out=a                                          DCache-Search(S405,S351)
	S408= DCache.Out=>DCacheReg.In                              Premise(F239)
	S409= DCacheReg.In=a                                        Path(S407,S408)
	S410= DCache.Out=>DR_DMMU1.In                               Premise(F240)
	S411= DR_DMMU1.In=a                                         Path(S407,S410)
	S412= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F241)
	S413= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S406,S412)
	S414= IR_MEM.Out=>IR_DMMU1.In                               Premise(F242)
	S415= IR_DMMU1.In={36,rS,rT,offset}                         Path(S379,S414)
	S416= IR_MEM.Out=>IR_WB.In                                  Premise(F243)
	S417= IR_WB.In={36,rS,rT,offset}                            Path(S379,S416)
	S418= A_MEM.Out=>A_WB.In                                    Premise(F244)
	S419= B_MEM.Out=>B_WB.In                                    Premise(F245)
	S420= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F246)
	S421= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S376,S420)
	S422= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F247)
	S423= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}         Path(S376,S422)
	S424= DCache.Out=>DR_WB.In                                  Premise(F248)
	S425= DR_WB.In=a                                            Path(S407,S424)
	S426= DAddrReg_MEM.Out=>DAddrReg_WB.In                      Premise(F249)
	S427= DCache.Out=>DR_DMMU1.In                               Premise(F250)
	S428= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F251)
	S429= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F252)
	S430= DCache.Hit=>FU.DCacheHit                              Premise(F253)
	S431= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S406,S430)
	S432= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F254)
	S433= FU.InMEM_WReg=rT                                      Path(S382,S432)
	S434= CtrlASIDIn=0                                          Premise(F255)
	S435= CtrlCP0=0                                             Premise(F256)
	S436= CP0[ASID]=pid                                         CP0-Hold(S297,S435)
	S437= CtrlEPCIn=0                                           Premise(F257)
	S438= CtrlExCodeIn=0                                        Premise(F258)
	S439= CtrlIMMU=0                                            Premise(F259)
	S440= CtrlPC=0                                              Premise(F260)
	S441= CtrlPCInc=0                                           Premise(F261)
	S442= PC[CIA]=addr                                          PC-Hold(S303,S441)
	S443= PC[Out]=addr+4                                        PC-Hold(S304,S440,S441)
	S444= CtrlIAddrReg=0                                        Premise(F262)
	S445= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S306,S444)
	S446= CtrlICache=0                                          Premise(F263)
	S447= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S308,S446)
	S448= CtrlIR_IMMU=0                                         Premise(F264)
	S449= CtrlICacheReg=0                                       Premise(F265)
	S450= CtrlIR_ID=0                                           Premise(F266)
	S451= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S312,S450)
	S452= CtrlIMem=0                                            Premise(F267)
	S453= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S314,S452)
	S454= CtrlIRMux=0                                           Premise(F268)
	S455= CtrlGPR=0                                             Premise(F269)
	S456= GPR[rS]=base                                          GPR-Hold(S317,S455)
	S457= CtrlA_EX=0                                            Premise(F270)
	S458= [A_EX]=FU(base)                                       A_EX-Hold(S319,S457)
	S459= CtrlB_EX=0                                            Premise(F271)
	S460= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S321,S459)
	S461= CtrlIR_EX=0                                           Premise(F272)
	S462= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S323,S461)
	S463= CtrlALUOut_MEM=0                                      Premise(F273)
	S464= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S325,S463)
	S465= CtrlIR_MEM=0                                          Premise(F274)
	S466= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S327,S465)
	S467= CtrlDMMU=0                                            Premise(F275)
	S468= CtrlDAddrReg_DMMU1=0                                  Premise(F276)
	S469= CtrlDCache=0                                          Premise(F277)
	S470= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S351,S469)
	S471= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S352,S469)
	S472= CtrlDCacheReg=0                                       Premise(F278)
	S473= CtrlDR_DMMU1=0                                        Premise(F279)
	S474= CtrlIR_DMMU1=1                                        Premise(F280)
	S475= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Write(S415,S474)
	S476= CtrlIR_WB=1                                           Premise(F281)
	S477= [IR_WB]={36,rS,rT,offset}                             IR_WB-Write(S417,S476)
	S478= CtrlA_MEM=0                                           Premise(F282)
	S479= CtrlA_WB=1                                            Premise(F283)
	S480= CtrlB_MEM=0                                           Premise(F284)
	S481= CtrlB_WB=1                                            Premise(F285)
	S482= CtrlALUOut_DMMU1=1                                    Premise(F286)
	S483= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S421,S482)
	S484= CtrlALUOut_WB=1                                       Premise(F287)
	S485= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Write(S423,S484)
	S486= CtrlDR_WB=1                                           Premise(F288)
	S487= [DR_WB]=a                                             DR_WB-Write(S425,S486)
	S488= CtrlDAddrReg_MEM=0                                    Premise(F289)
	S489= CtrlDAddrReg_WB=1                                     Premise(F290)
	S490= CtrlDR_DMMU2=0                                        Premise(F291)
	S491= CtrlDMem=0                                            Premise(F292)
	S492= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S350,S491)
	S493= CtrlDMem8Word=0                                       Premise(F293)
	S494= CtrlIR_DMMU2=0                                        Premise(F294)
	S495= CtrlALUOut_DMMU2=0                                    Premise(F295)
	S496= CtrlDAddrReg_DMMU2=0                                  Premise(F296)

WB	S497= CP0.ASID=pid                                          CP0-Read-ASID(S436)
	S498= PC.CIA=addr                                           PC-Out(S442)
	S499= PC.CIA31_28=addr[31:28]                               PC-Out(S442)
	S500= PC.Out=addr+4                                         PC-Out(S443)
	S501= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S445)
	S502= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S445)
	S503= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S445)
	S504= IR_ID.Out={36,rS,rT,offset}                           IR-Out(S451)
	S505= IR_ID.Out31_26=36                                     IR-Out(S451)
	S506= IR_ID.Out25_21=rS                                     IR-Out(S451)
	S507= IR_ID.Out20_16=rT                                     IR-Out(S451)
	S508= IR_ID.Out15_0=offset                                  IR-Out(S451)
	S509= A_EX.Out=FU(base)                                     A_EX-Out(S458)
	S510= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S458)
	S511= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S458)
	S512= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S460)
	S513= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S460)
	S514= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S460)
	S515= IR_EX.Out={36,rS,rT,offset}                           IR_EX-Out(S462)
	S516= IR_EX.Out31_26=36                                     IR_EX-Out(S462)
	S517= IR_EX.Out25_21=rS                                     IR_EX-Out(S462)
	S518= IR_EX.Out20_16=rT                                     IR_EX-Out(S462)
	S519= IR_EX.Out15_0=offset                                  IR_EX-Out(S462)
	S520= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S464)
	S521= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S464)
	S522= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S464)
	S523= IR_MEM.Out={36,rS,rT,offset}                          IR_MEM-Out(S466)
	S524= IR_MEM.Out31_26=36                                    IR_MEM-Out(S466)
	S525= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S466)
	S526= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S466)
	S527= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S466)
	S528= IR_DMMU1.Out={36,rS,rT,offset}                        IR_DMMU1-Out(S475)
	S529= IR_DMMU1.Out31_26=36                                  IR_DMMU1-Out(S475)
	S530= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S475)
	S531= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S475)
	S532= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S475)
	S533= IR_WB.Out={36,rS,rT,offset}                           IR-Out(S477)
	S534= IR_WB.Out31_26=36                                     IR-Out(S477)
	S535= IR_WB.Out25_21=rS                                     IR-Out(S477)
	S536= IR_WB.Out20_16=rT                                     IR-Out(S477)
	S537= IR_WB.Out15_0=offset                                  IR-Out(S477)
	S538= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S483)
	S539= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S483)
	S540= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S483)
	S541= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}        ALUOut_WB-Out(S485)
	S542= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S485)
	S543= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S485)
	S544= DR_WB.Out=a                                           DR_WB-Out(S487)
	S545= DR_WB.Out1_0={a}[1:0]                                 DR_WB-Out(S487)
	S546= DR_WB.Out4_0={a}[4:0]                                 DR_WB-Out(S487)
	S547= IR_WB.Out=>FU.IR_WB                                   Premise(F381)
	S548= FU.IR_WB={36,rS,rT,offset}                            Path(S533,S547)
	S549= IR_WB.Out31_26=>CU_WB.Op                              Premise(F382)
	S550= CU_WB.Op=36                                           Path(S534,S549)
	S551= CU_WB.Func=alu_add                                    CU_WB(S550)
	S552= CU_WB.MemDataSelFunc=mds_stw                          CU_WB(S550)
	S553= IR_WB.Out20_16=>GPR.WReg                              Premise(F383)
	S554= GPR.WReg=rT                                           Path(S536,S553)
	S555= DR_WB.Out=>MemDataSelL.In                             Premise(F384)
	S556= MemDataSelL.In=a                                      Path(S544,S555)
	S557= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F385)
	S558= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S542,S557)
	S559= MemDataSelL.Func=6'b000001                            Premise(F386)
	S560= MemDataSelL.Out={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}MemDataSelL(S556,S558)
	S561= MemDataSelL.Out=>GPR.WData                            Premise(F387)
	S562= GPR.WData={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S560,S561)
	S563= MemDataSelL.Out=>FU.InWB                              Premise(F388)
	S564= FU.InWB={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}Path(S560,S563)
	S565= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F389)
	S566= FU.InWB_WReg=rT                                       Path(S536,S565)
	S567= CtrlASIDIn=0                                          Premise(F390)
	S568= CtrlCP0=0                                             Premise(F391)
	S569= CP0[ASID]=pid                                         CP0-Hold(S436,S568)
	S570= CtrlEPCIn=0                                           Premise(F392)
	S571= CtrlExCodeIn=0                                        Premise(F393)
	S572= CtrlIMMU=0                                            Premise(F394)
	S573= CtrlPC=0                                              Premise(F395)
	S574= CtrlPCInc=0                                           Premise(F396)
	S575= PC[CIA]=addr                                          PC-Hold(S442,S574)
	S576= PC[Out]=addr+4                                        PC-Hold(S443,S573,S574)
	S577= CtrlIAddrReg=0                                        Premise(F397)
	S578= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S445,S577)
	S579= CtrlICache=0                                          Premise(F398)
	S580= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S447,S579)
	S581= CtrlIR_IMMU=0                                         Premise(F399)
	S582= CtrlICacheReg=0                                       Premise(F400)
	S583= CtrlIR_ID=0                                           Premise(F401)
	S584= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S451,S583)
	S585= CtrlIMem=0                                            Premise(F402)
	S586= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S453,S585)
	S587= CtrlIRMux=0                                           Premise(F403)
	S588= CtrlGPR=1                                             Premise(F404)
	S589= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S554,S562,S588)
	S590= CtrlA_EX=0                                            Premise(F405)
	S591= [A_EX]=FU(base)                                       A_EX-Hold(S458,S590)
	S592= CtrlB_EX=0                                            Premise(F406)
	S593= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S460,S592)
	S594= CtrlIR_EX=0                                           Premise(F407)
	S595= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S462,S594)
	S596= CtrlALUOut_MEM=0                                      Premise(F408)
	S597= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S464,S596)
	S598= CtrlIR_MEM=0                                          Premise(F409)
	S599= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S466,S598)
	S600= CtrlDMMU=0                                            Premise(F410)
	S601= CtrlDAddrReg_DMMU1=0                                  Premise(F411)
	S602= CtrlDCache=0                                          Premise(F412)
	S603= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S470,S602)
	S604= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S471,S602)
	S605= CtrlDCacheReg=0                                       Premise(F413)
	S606= CtrlDR_DMMU1=0                                        Premise(F414)
	S607= CtrlIR_DMMU1=0                                        Premise(F415)
	S608= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Hold(S475,S607)
	S609= CtrlIR_WB=0                                           Premise(F416)
	S610= [IR_WB]={36,rS,rT,offset}                             IR_WB-Hold(S477,S609)
	S611= CtrlA_MEM=0                                           Premise(F417)
	S612= CtrlA_WB=0                                            Premise(F418)
	S613= CtrlB_MEM=0                                           Premise(F419)
	S614= CtrlB_WB=0                                            Premise(F420)
	S615= CtrlALUOut_DMMU1=0                                    Premise(F421)
	S616= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S483,S615)
	S617= CtrlALUOut_WB=0                                       Premise(F422)
	S618= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S485,S617)
	S619= CtrlDR_WB=0                                           Premise(F423)
	S620= [DR_WB]=a                                             DR_WB-Hold(S487,S619)
	S621= CtrlDAddrReg_MEM=0                                    Premise(F424)
	S622= CtrlDAddrReg_WB=0                                     Premise(F425)
	S623= CtrlDR_DMMU2=0                                        Premise(F426)
	S624= CtrlDMem=0                                            Premise(F427)
	S625= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S492,S624)
	S626= CtrlDMem8Word=0                                       Premise(F428)
	S627= CtrlIR_DMMU2=0                                        Premise(F429)
	S628= CtrlALUOut_DMMU2=0                                    Premise(F430)
	S629= CtrlDAddrReg_DMMU2=0                                  Premise(F431)

POST	S569= CP0[ASID]=pid                                         CP0-Hold(S436,S568)
	S575= PC[CIA]=addr                                          PC-Hold(S442,S574)
	S576= PC[Out]=addr+4                                        PC-Hold(S443,S573,S574)
	S578= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S445,S577)
	S580= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S447,S579)
	S584= [IR_ID]={36,rS,rT,offset}                             IR_ID-Hold(S451,S583)
	S586= IMem[{pid,addr}]={36,rS,rT,offset}                    IMem-Hold(S453,S585)
	S589= GPR[rT]={24{0},a[{FU(base)+{16{offset[15]},offset}}[1:0]*8+7,{FU(base)+{16{offset[15]},offset}}[1:0]*8]}GPR-Write(S554,S562,S588)
	S591= [A_EX]=FU(base)                                       A_EX-Hold(S458,S590)
	S593= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S460,S592)
	S595= [IR_EX]={36,rS,rT,offset}                             IR_EX-Hold(S462,S594)
	S597= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S464,S596)
	S599= [IR_MEM]={36,rS,rT,offset}                            IR_MEM-Hold(S466,S598)
	S603= DCache[FU(base)+{16{offset[15]},offset}]=a            DCache-Hold(S470,S602)
	S604= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S471,S602)
	S608= [IR_DMMU1]={36,rS,rT,offset}                          IR_DMMU1-Hold(S475,S607)
	S610= [IR_WB]={36,rS,rT,offset}                             IR_WB-Hold(S477,S609)
	S616= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Hold(S483,S615)
	S618= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}          ALUOut_WB-Hold(S485,S617)
	S620= [DR_WB]=a                                             DR_WB-Hold(S487,S619)
	S625= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S492,S624)

