Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Projects/EE120A/lab_2/sprinkler_valve_controller/sprinkler_circuit_sprinkler_circuit_sch_tb_isim_beh.exe -prj D:/Projects/EE120A/lab_2/sprinkler_valve_controller/sprinkler_circuit_sprinkler_circuit_sch_tb_beh.prj work.sprinkler_circuit_sprinkler_circuit_sch_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects/EE120A/lab_2/sprinkler_valve_controller/sprinkler_circuit_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "D:/Projects/EE120A/lab_2/sprinkler_valve_controller/sprinkler_circuit.vhf" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 203776 KB
Fuse CPU Usage: 390 ms
Compiling module sprinkler_circuit_sprinkler_circ...
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity sprinkler_circuit [sprinkler_circuit_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Compiled 2 Verilog Units
Built simulation executable D:/Projects/EE120A/lab_2/sprinkler_valve_controller/sprinkler_circuit_sprinkler_circuit_sch_tb_isim_beh.exe
Fuse Memory Usage: 223520 KB
Fuse CPU Usage: 531 ms
