// Seed: 1636788315
module module_0;
  module_3 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 ();
  assign id_1 = id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
  assign id_1 = id_1 >> 1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  logic [7:0][1] id_2;
  module_0 modCall_1 ();
  assign id_1 = 1'b0;
  wire id_3;
  wire id_4, id_5;
endmodule
module module_3;
  wire id_1;
endmodule
module module_4 (
    output uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4
);
  wire id_6;
  module_3 modCall_1 ();
  tri id_7 = -1;
  id_8(
      -1, 1
  );
  wire id_9;
  parameter id_10 = -1;
endmodule
