Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Feb 13 16:33:12 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.347        0.000                      0                  100        0.166        0.000                      0                  100        4.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.347        0.000                      0                  100        0.166        0.000                      0                  100        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 0.966ns (20.782%)  route 3.682ns (79.218%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 f  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.185     8.184    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  u_control_tower/r_10ms_counter[13]_i_1/O
                         net (fo=33, routed)          1.344     9.651    u_control_tower/r_10ms_counter0
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.775 r  u_control_tower/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.775    u_control_tower/r_counter[15]_i_1_n_0
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    14.833    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[15]/C
                         clock pessimism              0.294    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y75         FDCE (Setup_fdce_C_D)        0.031    15.123    u_control_tower/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 0.966ns (20.965%)  route 3.642ns (79.035%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 f  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.185     8.184    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  u_control_tower/r_10ms_counter[13]_i_1/O
                         net (fo=33, routed)          1.303     9.610    u_control_tower/r_10ms_counter0
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.734 r  u_control_tower/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.734    u_control_tower/r_counter[10]_i_1_n_0
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    14.833    u_control_tower/CLK
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[10]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X65Y74         FDCE (Setup_fdce_C_D)        0.029    15.085    u_control_tower/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.994ns (21.256%)  route 3.682ns (78.744%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 f  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.185     8.184    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  u_control_tower/r_10ms_counter[13]_i_1/O
                         net (fo=33, routed)          1.344     9.651    u_control_tower/r_10ms_counter0
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.152     9.803 r  u_control_tower/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.803    u_control_tower/r_counter[16]_i_1_n_0
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    14.833    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[16]/C
                         clock pessimism              0.294    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y75         FDCE (Setup_fdce_C_D)        0.075    15.167    u_control_tower/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 0.994ns (21.443%)  route 3.642ns (78.557%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 f  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.185     8.184    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  u_control_tower/r_10ms_counter[13]_i_1/O
                         net (fo=33, routed)          1.303     9.610    u_control_tower/r_10ms_counter0
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.152     9.762 r  u_control_tower/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.762    u_control_tower/r_counter[13]_i_1_n_0
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    14.833    u_control_tower/CLK
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[13]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X65Y74         FDCE (Setup_fdce_C_D)        0.075    15.131    u_control_tower/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.966ns (21.558%)  route 3.515ns (78.442%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 f  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.185     8.184    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  u_control_tower/r_10ms_counter[13]_i_1/O
                         net (fo=33, routed)          1.176     9.484    u_control_tower/r_10ms_counter0
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.124     9.608 r  u_control_tower/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.608    u_control_tower/r_counter[11]_i_1_n_0
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    14.833    u_control_tower/CLK
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[11]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X65Y74         FDCE (Setup_fdce_C_D)        0.031    15.087    u_control_tower/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.994ns (22.045%)  route 3.515ns (77.955%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 f  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 r  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.185     8.184    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.308 f  u_control_tower/r_10ms_counter[13]_i_1/O
                         net (fo=33, routed)          1.176     9.484    u_control_tower/r_10ms_counter0
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.152     9.636 r  u_control_tower/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.636    u_control_tower/r_counter[12]_i_1_n_0
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.492    14.833    u_control_tower/CLK
    SLICE_X65Y74         FDCE                                         r  u_control_tower/r_counter_reg[12]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X65Y74         FDCE (Setup_fdce_C_D)        0.075    15.131    u_control_tower/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.636    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.966ns (23.385%)  route 3.165ns (76.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 r  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.043     8.042    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.166 f  u_control_tower/led[13]_i_2/O
                         net (fo=1, routed)           0.294     8.460    u_control_tower/led[13]_i_2_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.584 r  u_control_tower/led[13]_i_1/O
                         net (fo=14, routed)          0.674     9.258    u_control_tower/led[13]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.497    14.838    u_control_tower/CLK
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.856    u_control_tower/led_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.966ns (23.385%)  route 3.165ns (76.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 r  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.043     8.042    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.166 f  u_control_tower/led[13]_i_2/O
                         net (fo=1, routed)           0.294     8.460    u_control_tower/led[13]_i_2_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.584 r  u_control_tower/led[13]_i_1/O
                         net (fo=14, routed)          0.674     9.258    u_control_tower/led[13]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.497    14.838    u_control_tower/CLK
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.856    u_control_tower/led_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.966ns (23.385%)  route 3.165ns (76.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 r  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.043     8.042    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.166 f  u_control_tower/led[13]_i_2/O
                         net (fo=1, routed)           0.294     8.460    u_control_tower/led[13]_i_2_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.584 r  u_control_tower/led[13]_i_1/O
                         net (fo=14, routed)          0.674     9.258    u_control_tower/led[13]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.497    14.838    u_control_tower/CLK
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X59Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.856    u_control_tower/led_reg[3]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.258    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 u_control_tower/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.966ns (23.392%)  route 3.164ns (76.608%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.606     5.127    u_control_tower/CLK
    SLICE_X65Y75         FDCE                                         r  u_control_tower/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDCE (Prop_fdce_C_Q)         0.419     5.546 r  u_control_tower/r_counter_reg[17]/Q
                         net (fo=2, routed)           1.154     6.700    u_control_tower/sel0[17]
    SLICE_X65Y75         LUT4 (Prop_lut4_I0_O)        0.299     6.999 f  u_control_tower/r_10ms_counter[13]_i_6/O
                         net (fo=2, routed)           1.043     8.042    u_control_tower/r_10ms_counter[13]_i_6_n_0
    SLICE_X64Y71         LUT5 (Prop_lut5_I2_O)        0.124     8.166 f  u_control_tower/led[13]_i_2/O
                         net (fo=1, routed)           0.294     8.460    u_control_tower/led[13]_i_2_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.584 r  u_control_tower/led[13]_i_1/O
                         net (fo=14, routed)          0.673     9.257    u_control_tower/led[13]_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  u_control_tower/led_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.497    14.838    u_control_tower/CLK
    SLICE_X61Y69         FDRE                                         r  u_control_tower/led_reg[9]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X61Y69         FDRE (Setup_fdre_C_CE)      -0.205    14.856    u_control_tower/led_reg[9]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.584     1.467    u_control_tower/CLK
    SLICE_X63Y70         FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=2, routed)           0.097     1.705    u_control_tower/r_prev_btnL
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.048     1.753 r  u_control_tower/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_control_tower/r_mode[1]_i_1_n_0
    SLICE_X62Y70         FDCE                                         r  u_control_tower/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.852     1.980    u_control_tower/CLK
    SLICE_X62Y70         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X62Y70         FDCE (Hold_fdce_C_D)         0.107     1.587    u_control_tower/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_control_tower/r_prev_btnL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.584     1.467    u_control_tower/CLK
    SLICE_X63Y70         FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  u_control_tower/r_prev_btnL_reg/Q
                         net (fo=2, routed)           0.097     1.705    u_control_tower/r_prev_btnL
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  u_control_tower/r_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    u_control_tower/r_mode[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         r  u_control_tower/r_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.852     1.980    u_control_tower/CLK
    SLICE_X62Y70         FDCE                                         r  u_control_tower/r_mode_reg[0]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X62Y70         FDCE (Hold_fdce_C_D)         0.091     1.571    u_control_tower/r_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_control_tower/r_10ms_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.583     1.466    u_control_tower/CLK
    SLICE_X60Y70         FDCE                                         r  u_control_tower/r_10ms_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  u_control_tower/r_10ms_counter_reg[1]/Q
                         net (fo=2, routed)           0.121     1.751    u_control_tower/r_10ms_counter[1]
    SLICE_X60Y69         FDRE                                         r  u_control_tower/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.979    u_control_tower/CLK
    SLICE_X60Y69         FDRE                                         r  u_control_tower/led_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.059     1.540    u_control_tower/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_prev_btnL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.182%)  route 0.201ns (58.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.582     1.465    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X59Y71         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=5, routed)           0.201     1.808    u_control_tower/w_debounced_btn[0]
    SLICE_X63Y70         FDRE                                         r  u_control_tower/r_prev_btnL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.852     1.980    u_control_tower/CLK
    SLICE_X63Y70         FDRE                                         r  u_control_tower/r_prev_btnL_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.070     1.572    u_control_tower/r_prev_btnL_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_control_tower/r_10ms_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_10ms_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.583     1.466    u_control_tower/CLK
    SLICE_X60Y70         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  u_control_tower/r_10ms_counter_reg[0]/Q
                         net (fo=3, routed)           0.149     1.780    u_control_tower/r_10ms_counter[0]
    SLICE_X60Y70         LUT3 (Prop_lut3_I2_O)        0.045     1.825 r  u_control_tower/r_10ms_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    u_control_tower/p_1_in[0]
    SLICE_X60Y70         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     1.978    u_control_tower/CLK
    SLICE_X60Y70         FDCE                                         r  u_control_tower/r_10ms_counter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X60Y70         FDCE (Hold_fdce_C_D)         0.121     1.587    u_control_tower/r_10ms_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_control_tower/r_10ms_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.903%)  route 0.146ns (47.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.582     1.465    u_control_tower/CLK
    SLICE_X60Y71         FDCE                                         r  u_control_tower/r_10ms_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  u_control_tower/r_10ms_counter_reg[7]/Q
                         net (fo=2, routed)           0.146     1.775    u_control_tower/r_10ms_counter[7]
    SLICE_X61Y71         FDRE                                         r  u_control_tower/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.850     1.977    u_control_tower/CLK
    SLICE_X61Y71         FDRE                                         r  u_control_tower/led_reg[7]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.059     1.537    u_control_tower/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_control_tower/r_10ms_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.549%)  route 0.167ns (50.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.583     1.466    u_control_tower/CLK
    SLICE_X60Y70         FDCE                                         r  u_control_tower/r_10ms_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  u_control_tower/r_10ms_counter_reg[2]/Q
                         net (fo=2, routed)           0.167     1.797    u_control_tower/r_10ms_counter[2]
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.979    u_control_tower/CLK
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.066     1.547    u_control_tower/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.579     1.462    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y75         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164     1.626 f  u_btn_debounce/U_debounce_btnL/count_reg[14]/Q
                         net (fo=22, routed)          0.198     1.825    u_btn_debounce/U_debounce_btnL/count[14]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  u_btn_debounce/U_debounce_btnL/count[15]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_btn_debounce/U_debounce_btnL/p_0_in[15]
    SLICE_X60Y75         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.845     1.973    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y75         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[15]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.121     1.583    u_btn_debounce/U_debounce_btnL/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnL/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.579     1.462    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y75         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y75         FDCE (Prop_fdce_C_Q)         0.164     1.626 f  u_btn_debounce/U_debounce_btnL/count_reg[14]/Q
                         net (fo=22, routed)          0.198     1.825    u_btn_debounce/U_debounce_btnL/count[14]
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  u_btn_debounce/U_debounce_btnL/count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.870    u_btn_debounce/U_debounce_btnL/p_0_in[14]
    SLICE_X60Y75         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.845     1.973    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X60Y75         FDCE                                         r  u_btn_debounce/U_debounce_btnL/count_reg[14]/C
                         clock pessimism             -0.511     1.462    
    SLICE_X60Y75         FDCE (Hold_fdce_C_D)         0.120     1.582    u_btn_debounce/U_debounce_btnL/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_control_tower/r_10ms_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.960%)  route 0.174ns (54.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.583     1.466    u_control_tower/CLK
    SLICE_X60Y70         FDCE                                         r  u_control_tower/r_10ms_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDCE (Prop_fdce_C_Q)         0.148     1.614 r  u_control_tower/r_10ms_counter_reg[3]/Q
                         net (fo=2, routed)           0.174     1.788    u_control_tower/r_10ms_counter[3]
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.851     1.979    u_control_tower/CLK
    SLICE_X59Y69         FDRE                                         r  u_control_tower/led_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.016     1.497    u_control_tower/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y71   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y73   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y74   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y75   u_btn_debounce/U_debounce_btnL/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   u_btn_debounce/U_debounce_btnL/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y75   u_btn_debounce/U_debounce_btnL/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y75   u_btn_debounce/U_debounce_btnL/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y73   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y73   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y71   u_btn_debounce/U_debounce_btnL/btn_state_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y73   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y73   u_btn_debounce/U_debounce_btnL/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y74   u_btn_debounce/U_debounce_btnL/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y74   u_btn_debounce/U_debounce_btnL/count_reg[12]/C



