{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548112341272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548112341276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 16:12:21 2019 " "Processing started: Mon Jan 21 16:12:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548112341276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112341276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8-2-part2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8-2-part2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112341276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548112341559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548112341559 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(21) " "VHDL syntax error at top.vhd(21) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(22) " "VHDL syntax error at top.vhd(22) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(23) " "VHDL syntax error at top.vhd(23) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(24) " "VHDL syntax error at top.vhd(24) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(25) " "VHDL syntax error at top.vhd(25) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(26) " "VHDL syntax error at top.vhd(26) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(27) " "VHDL syntax error at top.vhd(27) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(28) " "VHDL syntax error at top.vhd(28) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(29) " "VHDL syntax error at top.vhd(29) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(30) " "VHDL syntax error at top.vhd(30) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(31) " "VHDL syntax error at top.vhd(31) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(32) " "VHDL syntax error at top.vhd(32) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(33) " "VHDL syntax error at top.vhd(33) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(34) " "VHDL syntax error at top.vhd(34) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(35) " "VHDL syntax error at top.vhd(35) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" top.vhd(36) " "VHDL syntax error at top.vhd(36) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "top.vhd" "" { Text "C:/Users/Louis/Desktop/EELE 367/Lab8-2/part_2/top.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548112349582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 21 16:12:29 2019 " "Processing ended: Mon Jan 21 16:12:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548112349582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548112349582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548112349582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112349582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548112350183 ""}
