INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/block_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/intN_to_fp32_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intN_to_fp32_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_axi_dpe_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sources_1/new/top_dot_product_engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dot_product_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/MalikUmarSharif/Downloads/dot_product_sim_may28.xpr/dot_product_sim/dot_product_sim.srcs/sim_1/new/tb_top_axi_dpe_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_axi_dpe_wrapper
