<profile>

<section name = "Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'" level="0">
<item name = "Date">Tue Oct 21 03:22:10 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">75, 75, 0.750 us, 0.750 us, 75, 75, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CopyW2_inft">73, 73, 11, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 137, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 195, 32, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln482_fu_266_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln488_1_fu_276_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln488_2_fu_314_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln488_fu_286_p2">+, 0, 0, 70, 63, 63</column>
<column name="icmp_ln482_fu_260_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_1">9, 2, 7, 14</column>
<column name="gmem_w2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_w2_blk_n_R">9, 2, 1, 2</column>
<column name="i2_fu_100">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bitcast_ln488_reg_362">32, 0, 32, 0</column>
<column name="gmem_w2_addr_reg_356">64, 0, 64, 0</column>
<column name="i2_1_reg_347">7, 0, 7, 0</column>
<column name="i2_fu_100">7, 0, 7, 0</column>
<column name="i2_1_reg_347">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW2_inft, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW2_inft, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW2_inft, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW2_inft, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW2_inft, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW2_inft, return value</column>
<column name="m_axi_gmem_w2_AWVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWADDR">out, 64, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWLEN">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWSIZE">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWBURST">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWLOCK">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWCACHE">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWPROT">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWQOS">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWREGION">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_AWUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WDATA">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WSTRB">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WLAST">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_WUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARVALID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARREADY">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARADDR">out, 64, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARID">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARLEN">out, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARSIZE">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARBURST">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARLOCK">out, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARCACHE">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARPROT">out, 3, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARQOS">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARREGION">out, 4, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_ARUSER">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RVALID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RREADY">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RDATA">in, 32, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RLAST">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RFIFONUM">in, 9, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RUSER">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_RRESP">in, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BVALID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BREADY">out, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BRESP">in, 2, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BID">in, 1, m_axi, gmem_w2, pointer</column>
<column name="m_axi_gmem_w2_BUSER">in, 1, m_axi, gmem_w2, pointer</column>
<column name="zext_ln488_1">in, 8, ap_none, zext_ln488_1, scalar</column>
<column name="zext_ln478_1">in, 11, ap_none, zext_ln478_1, scalar</column>
<column name="sext_ln478">in, 62, ap_none, sext_ln478, scalar</column>
<column name="trunc_ln478_3">in, 3, ap_none, trunc_ln478_3, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0">out, 8, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, array</column>
</table>
</item>
</section>
</profile>
