Line number: 
[5287, 5293]
Comment: 
This block of code implements a synchronous reset and update for the 'R_ctrl_ignore_dst' register. On a negative edge of 'reset_n', the value of 'R_ctrl_ignore_dst' is reset to '0'. On the positive edge of the clock, if 'R_en' is high then the value of 'R_ctrl_ignore_dst' is updated with the next state value held in 'R_ctrl_ignore_dst_nxt'.