<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_port.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/comp_port.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="comp__port_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_PORT_COMPONENT_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_PORT_COMPONENT_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========================================================================== */</span>
<a name="l00049"></a>00049 <span class="comment">/* ========================================================================== */</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#define PORT_U2210</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#define REV_PORT                    0x100</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="comment">/* -------- PORT_DIR : (PORT Offset: 0x00) (R/W 32) GROUP Data Direction -------- */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00058"></a><a class="code" href="union_p_o_r_t___d_i_r___type.html">00058</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00059"></a>00059     <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="union_p_o_r_t___d_i_r___type.html#a5eaadb88c6829debf82f189394c47729">00060</a>         uint32_t <a class="code" href="classmbed_1_1_dir_handle.html">DIR</a>:32;           
<a name="l00061"></a>00061     } bit;                       
<a name="l00062"></a><a class="code" href="union_p_o_r_t___d_i_r___type.html#aad586d31eab4bba783d39a809eb6e1e8">00062</a>     uint32_t <a class="code" href="union_p_o_r_t___d_i_r___type.html#aad586d31eab4bba783d39a809eb6e1e8">reg</a>;                
<a name="l00063"></a>00063 } <a class="code" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a>;
<a name="l00064"></a>00064 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00065"></a>00065 
<a name="l00066"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gae80e64be75702d9047a0150d9c6eafb1">00066</a> <span class="preprocessor">#define PORT_DIR_OFFSET             0x00         </span>
<a name="l00067"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga63e44bc52961c08e11fd93c736cdf35c">00067</a> <span class="preprocessor">#define PORT_DIR_RESETVALUE         0x00000000ul </span>
<a name="l00069"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga24c8369138b85d0fa6b7acdf9f8c8734">00069</a> <span class="preprocessor">#define PORT_DIR_DIR_Pos            0            </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define PORT_DIR_DIR_Msk            (0xFFFFFFFFul &lt;&lt; PORT_DIR_DIR_Pos)</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIR_DIR(value)         (PORT_DIR_DIR_Msk &amp; ((value) &lt;&lt; PORT_DIR_DIR_Pos))</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga1ac033c587515efaff3b5002747b1295">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIR_MASK               0xFFFFFFFFul </span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="comment">/* -------- PORT_DIRCLR : (PORT Offset: 0x04) (R/W 32) GROUP Data Direction Clear -------- */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00076"></a><a class="code" href="union_p_o_r_t___d_i_r_c_l_r___type.html">00076</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00077"></a>00077     <span class="keyword">struct </span>{
<a name="l00078"></a><a class="code" href="union_p_o_r_t___d_i_r_c_l_r___type.html#a42ce90fc856636677368d5e214d9dcdd">00078</a>         uint32_t DIRCLR:32;        
<a name="l00079"></a>00079     } bit;                       
<a name="l00080"></a><a class="code" href="union_p_o_r_t___d_i_r_c_l_r___type.html#abaab4a7953c1876d842df2131c64b857">00080</a>     uint32_t <a class="code" href="union_p_o_r_t___d_i_r_c_l_r___type.html#abaab4a7953c1876d842df2131c64b857">reg</a>;                
<a name="l00081"></a>00081 } <a class="code" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a>;
<a name="l00082"></a>00082 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00083"></a>00083 
<a name="l00084"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga6617757b2b2a4873ca225341c0350b6b">00084</a> <span class="preprocessor">#define PORT_DIRCLR_OFFSET          0x04         </span>
<a name="l00085"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gae97e35763f237bbf69af7623183891a1">00085</a> <span class="preprocessor">#define PORT_DIRCLR_RESETVALUE      0x00000000ul </span>
<a name="l00087"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaab58ac44a417949e78c7e743c2b6cb8e">00087</a> <span class="preprocessor">#define PORT_DIRCLR_DIRCLR_Pos      0            </span>
<a name="l00088"></a>00088 <span class="preprocessor">#define PORT_DIRCLR_DIRCLR_Msk      (0xFFFFFFFFul &lt;&lt; PORT_DIRCLR_DIRCLR_Pos)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIRCLR_DIRCLR(value)   (PORT_DIRCLR_DIRCLR_Msk &amp; ((value) &lt;&lt; PORT_DIRCLR_DIRCLR_Pos))</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaf03d21b4e469df93029d2e6a017c7e9e">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIRCLR_MASK            0xFFFFFFFFul </span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="comment">/* -------- PORT_DIRSET : (PORT Offset: 0x08) (R/W 32) GROUP Data Direction Set -------- */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00094"></a><a class="code" href="union_p_o_r_t___d_i_r_s_e_t___type.html">00094</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00095"></a>00095     <span class="keyword">struct </span>{
<a name="l00096"></a><a class="code" href="union_p_o_r_t___d_i_r_s_e_t___type.html#a1e7d0b9e74b309e4d862605fddf67290">00096</a>         uint32_t DIRSET:32;        
<a name="l00097"></a>00097     } bit;                       
<a name="l00098"></a><a class="code" href="union_p_o_r_t___d_i_r_s_e_t___type.html#a53c38c4c9c795b053c964d4ca9db6966">00098</a>     uint32_t <a class="code" href="union_p_o_r_t___d_i_r_s_e_t___type.html#a53c38c4c9c795b053c964d4ca9db6966">reg</a>;                
<a name="l00099"></a>00099 } <a class="code" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a>;
<a name="l00100"></a>00100 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00101"></a>00101 
<a name="l00102"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gacbe953a0e93e6e780964524f176fc408">00102</a> <span class="preprocessor">#define PORT_DIRSET_OFFSET          0x08         </span>
<a name="l00103"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gacff4d1ab9a1fe8e242ebd247d5de9c7d">00103</a> <span class="preprocessor">#define PORT_DIRSET_RESETVALUE      0x00000000ul </span>
<a name="l00105"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaa2c0a845406e6ca4e31556d413108aeb">00105</a> <span class="preprocessor">#define PORT_DIRSET_DIRSET_Pos      0            </span>
<a name="l00106"></a>00106 <span class="preprocessor">#define PORT_DIRSET_DIRSET_Msk      (0xFFFFFFFFul &lt;&lt; PORT_DIRSET_DIRSET_Pos)</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIRSET_DIRSET(value)   (PORT_DIRSET_DIRSET_Msk &amp; ((value) &lt;&lt; PORT_DIRSET_DIRSET_Pos))</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gab1abf1381a08ea14af8f13dc141993e4">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIRSET_MASK            0xFFFFFFFFul </span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="comment">/* -------- PORT_DIRTGL : (PORT Offset: 0x0C) (R/W 32) GROUP Data Direction Toggle -------- */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00112"></a><a class="code" href="union_p_o_r_t___d_i_r_t_g_l___type.html">00112</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00113"></a>00113     <span class="keyword">struct </span>{
<a name="l00114"></a><a class="code" href="union_p_o_r_t___d_i_r_t_g_l___type.html#a3773e172d2ac4569b4fb40a32c0ddd22">00114</a>         uint32_t DIRTGL:32;        
<a name="l00115"></a>00115     } bit;                       
<a name="l00116"></a><a class="code" href="union_p_o_r_t___d_i_r_t_g_l___type.html#a9c38b847712cf5ca3a3270e669e526e4">00116</a>     uint32_t <a class="code" href="union_p_o_r_t___d_i_r_t_g_l___type.html#a9c38b847712cf5ca3a3270e669e526e4">reg</a>;                
<a name="l00117"></a>00117 } <a class="code" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a>;
<a name="l00118"></a>00118 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00119"></a>00119 
<a name="l00120"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga527f45d84e80e23f0545616308328337">00120</a> <span class="preprocessor">#define PORT_DIRTGL_OFFSET          0x0C         </span>
<a name="l00121"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gabf69bb8e2dcdb2658c393352c4ab1451">00121</a> <span class="preprocessor">#define PORT_DIRTGL_RESETVALUE      0x00000000ul </span>
<a name="l00123"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gae76952ebb5d27345861883e92a0b4580">00123</a> <span class="preprocessor">#define PORT_DIRTGL_DIRTGL_Pos      0            </span>
<a name="l00124"></a>00124 <span class="preprocessor">#define PORT_DIRTGL_DIRTGL_Msk      (0xFFFFFFFFul &lt;&lt; PORT_DIRTGL_DIRTGL_Pos)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIRTGL_DIRTGL(value)   (PORT_DIRTGL_DIRTGL_Msk &amp; ((value) &lt;&lt; PORT_DIRTGL_DIRTGL_Pos))</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaad67e44b66d1e6d214a468d19fe5c37b">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_DIRTGL_MASK            0xFFFFFFFFul </span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="comment">/* -------- PORT_OUT : (PORT Offset: 0x10) (R/W 32) GROUP Data Output Value -------- */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00130"></a><a class="code" href="union_p_o_r_t___o_u_t___type.html">00130</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00131"></a>00131     <span class="keyword">struct </span>{
<a name="l00132"></a><a class="code" href="union_p_o_r_t___o_u_t___type.html#a1ba82b9420e6a462d0ac2b24083ebeed">00132</a>         uint32_t OUT:32;           
<a name="l00133"></a>00133     } bit;                       
<a name="l00134"></a><a class="code" href="union_p_o_r_t___o_u_t___type.html#a7d650c5e9cf813ef1d2ab766ea658a1c">00134</a>     uint32_t <a class="code" href="union_p_o_r_t___o_u_t___type.html#a7d650c5e9cf813ef1d2ab766ea658a1c">reg</a>;                
<a name="l00135"></a>00135 } <a class="code" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a>;
<a name="l00136"></a>00136 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00137"></a>00137 
<a name="l00138"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga613c002dd1466d78b367184b2e8d5702">00138</a> <span class="preprocessor">#define PORT_OUT_OFFSET             0x10         </span>
<a name="l00139"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaf021492775d0fe23716f66e5ee65ef34">00139</a> <span class="preprocessor">#define PORT_OUT_RESETVALUE         0x00000000ul </span>
<a name="l00141"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga2311d33aa22995c6371e1a7f8fbf4b8b">00141</a> <span class="preprocessor">#define PORT_OUT_OUT_Pos            0            </span>
<a name="l00142"></a>00142 <span class="preprocessor">#define PORT_OUT_OUT_Msk            (0xFFFFFFFFul &lt;&lt; PORT_OUT_OUT_Pos)</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUT_OUT(value)         (PORT_OUT_OUT_Msk &amp; ((value) &lt;&lt; PORT_OUT_OUT_Pos))</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga14d208ae2f33fb3a123593bc0ee91b5c">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUT_MASK               0xFFFFFFFFul </span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="comment">/* -------- PORT_OUTCLR : (PORT Offset: 0x14) (R/W 32) GROUP Data Output Value Clear -------- */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00148"></a><a class="code" href="union_p_o_r_t___o_u_t_c_l_r___type.html">00148</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00149"></a>00149     <span class="keyword">struct </span>{
<a name="l00150"></a><a class="code" href="union_p_o_r_t___o_u_t_c_l_r___type.html#a6222f60d17303b0aa4dcf7b62c0e8549">00150</a>         uint32_t OUTCLR:32;        
<a name="l00151"></a>00151     } bit;                       
<a name="l00152"></a><a class="code" href="union_p_o_r_t___o_u_t_c_l_r___type.html#a1ed1eeae9c749b110a66e0adb8235519">00152</a>     uint32_t <a class="code" href="union_p_o_r_t___o_u_t_c_l_r___type.html#a1ed1eeae9c749b110a66e0adb8235519">reg</a>;                
<a name="l00153"></a>00153 } <a class="code" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a>;
<a name="l00154"></a>00154 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00155"></a>00155 
<a name="l00156"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gabfa9579bd1cebd85dc745bfd430a6453">00156</a> <span class="preprocessor">#define PORT_OUTCLR_OFFSET          0x14         </span>
<a name="l00157"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gad9e9f2f4052c8c9a19937ade97602106">00157</a> <span class="preprocessor">#define PORT_OUTCLR_RESETVALUE      0x00000000ul </span>
<a name="l00159"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaa448fb60871992079921f4c31b2ab0a0">00159</a> <span class="preprocessor">#define PORT_OUTCLR_OUTCLR_Pos      0            </span>
<a name="l00160"></a>00160 <span class="preprocessor">#define PORT_OUTCLR_OUTCLR_Msk      (0xFFFFFFFFul &lt;&lt; PORT_OUTCLR_OUTCLR_Pos)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUTCLR_OUTCLR(value)   (PORT_OUTCLR_OUTCLR_Msk &amp; ((value) &lt;&lt; PORT_OUTCLR_OUTCLR_Pos))</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga600b1512b7fcc7de565adb38783650fd">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUTCLR_MASK            0xFFFFFFFFul </span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="comment">/* -------- PORT_OUTSET : (PORT Offset: 0x18) (R/W 32) GROUP Data Output Value Set -------- */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00166"></a><a class="code" href="union_p_o_r_t___o_u_t_s_e_t___type.html">00166</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00167"></a>00167     <span class="keyword">struct </span>{
<a name="l00168"></a><a class="code" href="union_p_o_r_t___o_u_t_s_e_t___type.html#a219c6a695b96347191962a062fc7d7e1">00168</a>         uint32_t OUTSET:32;        
<a name="l00169"></a>00169     } bit;                       
<a name="l00170"></a><a class="code" href="union_p_o_r_t___o_u_t_s_e_t___type.html#ae93907b8ec7ad762e8abb7ba9764fe81">00170</a>     uint32_t <a class="code" href="union_p_o_r_t___o_u_t_s_e_t___type.html#ae93907b8ec7ad762e8abb7ba9764fe81">reg</a>;                
<a name="l00171"></a>00171 } <a class="code" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a>;
<a name="l00172"></a>00172 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00173"></a>00173 
<a name="l00174"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga2836c334826cf0fa63d6be8319f3eaa4">00174</a> <span class="preprocessor">#define PORT_OUTSET_OFFSET          0x18         </span>
<a name="l00175"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga703a3d3fb11897242e5edbdda11d3e01">00175</a> <span class="preprocessor">#define PORT_OUTSET_RESETVALUE      0x00000000ul </span>
<a name="l00177"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gab15b9d26363709ae77584b0f8140ba42">00177</a> <span class="preprocessor">#define PORT_OUTSET_OUTSET_Pos      0            </span>
<a name="l00178"></a>00178 <span class="preprocessor">#define PORT_OUTSET_OUTSET_Msk      (0xFFFFFFFFul &lt;&lt; PORT_OUTSET_OUTSET_Pos)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUTSET_OUTSET(value)   (PORT_OUTSET_OUTSET_Msk &amp; ((value) &lt;&lt; PORT_OUTSET_OUTSET_Pos))</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gac9419f71279d6ec7826fd713af780d7c">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUTSET_MASK            0xFFFFFFFFul </span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="comment">/* -------- PORT_OUTTGL : (PORT Offset: 0x1C) (R/W 32) GROUP Data Output Value Toggle -------- */</span>
<a name="l00183"></a>00183 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00184"></a><a class="code" href="union_p_o_r_t___o_u_t_t_g_l___type.html">00184</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00185"></a>00185     <span class="keyword">struct </span>{
<a name="l00186"></a><a class="code" href="union_p_o_r_t___o_u_t_t_g_l___type.html#a2d20d8ebdfedd6b7f79defeec9bcc51f">00186</a>         uint32_t OUTTGL:32;        
<a name="l00187"></a>00187     } bit;                       
<a name="l00188"></a><a class="code" href="union_p_o_r_t___o_u_t_t_g_l___type.html#ad643ad27dece66db03fafdcac0b0190f">00188</a>     uint32_t <a class="code" href="union_p_o_r_t___o_u_t_t_g_l___type.html#ad643ad27dece66db03fafdcac0b0190f">reg</a>;                
<a name="l00189"></a>00189 } <a class="code" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a>;
<a name="l00190"></a>00190 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00191"></a>00191 
<a name="l00192"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga661859dca022c7deb7a367616d203747">00192</a> <span class="preprocessor">#define PORT_OUTTGL_OFFSET          0x1C         </span>
<a name="l00193"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga487997310b5fc1ce56e003c201da8df2">00193</a> <span class="preprocessor">#define PORT_OUTTGL_RESETVALUE      0x00000000ul </span>
<a name="l00195"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga9cccd9f68244563b806d73204ee44c3e">00195</a> <span class="preprocessor">#define PORT_OUTTGL_OUTTGL_Pos      0            </span>
<a name="l00196"></a>00196 <span class="preprocessor">#define PORT_OUTTGL_OUTTGL_Msk      (0xFFFFFFFFul &lt;&lt; PORT_OUTTGL_OUTTGL_Pos)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUTTGL_OUTTGL(value)   (PORT_OUTTGL_OUTTGL_Msk &amp; ((value) &lt;&lt; PORT_OUTTGL_OUTTGL_Pos))</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gabaf3cbe8835ddcd94e55d99946aa9c4c">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_OUTTGL_MASK            0xFFFFFFFFul </span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="comment">/* -------- PORT_IN : (PORT Offset: 0x20) (R/  32) GROUP Data Input Value -------- */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00202"></a><a class="code" href="union_p_o_r_t___i_n___type.html">00202</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00203"></a>00203     <span class="keyword">struct </span>{
<a name="l00204"></a><a class="code" href="union_p_o_r_t___i_n___type.html#a465fff4e98525d8a9e25856a82272565">00204</a>         uint32_t IN:32;            
<a name="l00205"></a>00205     } bit;                       
<a name="l00206"></a><a class="code" href="union_p_o_r_t___i_n___type.html#a564c3c16335d1e27b97f191cd6a35c93">00206</a>     uint32_t <a class="code" href="union_p_o_r_t___i_n___type.html#a564c3c16335d1e27b97f191cd6a35c93">reg</a>;                
<a name="l00207"></a>00207 } <a class="code" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a>;
<a name="l00208"></a>00208 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00209"></a>00209 
<a name="l00210"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga7ce997c987c624b541986263e20a5c43">00210</a> <span class="preprocessor">#define PORT_IN_OFFSET              0x20         </span>
<a name="l00211"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga439d1273dd238888045148efebac2333">00211</a> <span class="preprocessor">#define PORT_IN_RESETVALUE          0x00000000ul </span>
<a name="l00213"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga39fa578b833d4c48b8090804a97c918b">00213</a> <span class="preprocessor">#define PORT_IN_IN_Pos              0            </span>
<a name="l00214"></a>00214 <span class="preprocessor">#define PORT_IN_IN_Msk              (0xFFFFFFFFul &lt;&lt; PORT_IN_IN_Pos)</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define PORT_IN_IN(value)           (PORT_IN_IN_Msk &amp; ((value) &lt;&lt; PORT_IN_IN_Pos))</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gac632cdcc705e953c0b1040681bb7056a">00216</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_IN_MASK                0xFFFFFFFFul </span>
<a name="l00218"></a>00218 <span class="preprocessor"></span><span class="comment">/* -------- PORT_CTRL : (PORT Offset: 0x24) (R/W 32) GROUP Control -------- */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00220"></a><a class="code" href="union_p_o_r_t___c_t_r_l___type.html">00220</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00221"></a>00221     <span class="keyword">struct </span>{
<a name="l00222"></a><a class="code" href="union_p_o_r_t___c_t_r_l___type.html#a1d018701707e4a73edfca99cf8f58d0f">00222</a>         uint32_t SAMPLING:32;      
<a name="l00223"></a>00223     } bit;                       
<a name="l00224"></a><a class="code" href="union_p_o_r_t___c_t_r_l___type.html#aefe323a8f7ffa181d390537e921714f8">00224</a>     uint32_t <a class="code" href="union_p_o_r_t___c_t_r_l___type.html#aefe323a8f7ffa181d390537e921714f8">reg</a>;                
<a name="l00225"></a>00225 } <a class="code" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a>;
<a name="l00226"></a>00226 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00227"></a>00227 
<a name="l00228"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga3a53a2a2a7695aa20f7827ceafcec8d5">00228</a> <span class="preprocessor">#define PORT_CTRL_OFFSET            0x24         </span>
<a name="l00229"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga24912324fee45dc65e6d91dce8b908c3">00229</a> <span class="preprocessor">#define PORT_CTRL_RESETVALUE        0x00000000ul </span>
<a name="l00231"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaf27535115d3c255e443dbe76e1e1a03c">00231</a> <span class="preprocessor">#define PORT_CTRL_SAMPLING_Pos      0            </span>
<a name="l00232"></a>00232 <span class="preprocessor">#define PORT_CTRL_SAMPLING_Msk      (0xFFFFFFFFul &lt;&lt; PORT_CTRL_SAMPLING_Pos)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define PORT_CTRL_SAMPLING(value)   (PORT_CTRL_SAMPLING_Msk &amp; ((value) &lt;&lt; PORT_CTRL_SAMPLING_Pos))</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga9c5aed68de5b7c9dd9239edbd64af23b">00234</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_CTRL_MASK              0xFFFFFFFFul </span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="comment">/* -------- PORT_WRCONFIG : (PORT Offset: 0x28) ( /W 32) GROUP Write Configuration -------- */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00238"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">00238</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00239"></a>00239     <span class="keyword">struct </span>{
<a name="l00240"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a4835496b61a9a8df952d0223c5c86412">00240</a>         uint32_t PINMASK:16;       
<a name="l00241"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a87f8df34e0bc8985e7e0e732365793c4">00241</a>         uint32_t PMUXEN:1;         
<a name="l00242"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a8f73ef7ea857bc325bb1def2b1c1eb7f">00242</a>         uint32_t INEN:1;           
<a name="l00243"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#ade543dc1f3384521d8a170ce354ba99e">00243</a>         uint32_t PULLEN:1;         
<a name="l00244"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#ad011c4c3aaf588ae67ad6cb5535054f4">00244</a>         uint32_t :3;               
<a name="l00245"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a38282849247d65f9a28351883b11cb4b">00245</a>         uint32_t DRVSTR:1;         
<a name="l00246"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a9c095377f4ce5114181e159884eaa70b">00246</a>         uint32_t :1;               
<a name="l00247"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a0e2cc7c125a7f6778cd83f792c5465b3">00247</a>         uint32_t PMUX:4;           
<a name="l00248"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a3fcee4fef27eba12a3e623065e245fde">00248</a>         uint32_t WRPMUX:1;         
<a name="l00249"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a01162ce1914c42d127addf2916bd86a1">00249</a>         uint32_t :1;               
<a name="l00250"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a96a58eebd76c15378400be16831a3455">00250</a>         uint32_t WRPINCFG:1;       
<a name="l00251"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a80691fb2eb17ed13201d9ca4ec6eac5f">00251</a>         uint32_t HWSEL:1;          
<a name="l00252"></a>00252     } bit;                       
<a name="l00253"></a><a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a45e2976294e67a10997915c6d5cf4c1a">00253</a>     uint32_t <a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a45e2976294e67a10997915c6d5cf4c1a">reg</a>;                
<a name="l00254"></a>00254 } <a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a>;
<a name="l00255"></a>00255 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00256"></a>00256 
<a name="l00257"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga9d707b59cf1ecab326071c79a1334f67">00257</a> <span class="preprocessor">#define PORT_WRCONFIG_OFFSET        0x28         </span>
<a name="l00258"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga1962785a10daf1e85b2bab4203bc0f30">00258</a> <span class="preprocessor">#define PORT_WRCONFIG_RESETVALUE    0x00000000ul </span>
<a name="l00260"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gab1a78a8f36fb7fceed5ec4b2f821670e">00260</a> <span class="preprocessor">#define PORT_WRCONFIG_PINMASK_Pos   0            </span>
<a name="l00261"></a>00261 <span class="preprocessor">#define PORT_WRCONFIG_PINMASK_Msk   (0xFFFFul &lt;&lt; PORT_WRCONFIG_PINMASK_Pos)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_PINMASK(value) (PORT_WRCONFIG_PINMASK_Msk &amp; ((value) &lt;&lt; PORT_WRCONFIG_PINMASK_Pos))</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaafa832687961ca48e5dacadda81a6371">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_PMUXEN_Pos    16           </span>
<a name="l00264"></a>00264 <span class="preprocessor">#define PORT_WRCONFIG_PMUXEN        (0x1ul &lt;&lt; PORT_WRCONFIG_PMUXEN_Pos)</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga54ebbb830cf16e6a9fc18bbc5879684a">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_INEN_Pos      17           </span>
<a name="l00266"></a>00266 <span class="preprocessor">#define PORT_WRCONFIG_INEN          (0x1ul &lt;&lt; PORT_WRCONFIG_INEN_Pos)</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga69f7af299459c5a15bccf50da8b5240d">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_PULLEN_Pos    18           </span>
<a name="l00268"></a>00268 <span class="preprocessor">#define PORT_WRCONFIG_PULLEN        (0x1ul &lt;&lt; PORT_WRCONFIG_PULLEN_Pos)</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gae2dd656b888ede1553412037840d6ac4">00269</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_DRVSTR_Pos    22           </span>
<a name="l00270"></a>00270 <span class="preprocessor">#define PORT_WRCONFIG_DRVSTR        (0x1ul &lt;&lt; PORT_WRCONFIG_DRVSTR_Pos)</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gad821493573ea6954861bdb5007458439">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_PMUX_Pos      24           </span>
<a name="l00272"></a>00272 <span class="preprocessor">#define PORT_WRCONFIG_PMUX_Msk      (0xFul &lt;&lt; PORT_WRCONFIG_PMUX_Pos)</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_PMUX(value)   (PORT_WRCONFIG_PMUX_Msk &amp; ((value) &lt;&lt; PORT_WRCONFIG_PMUX_Pos))</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaf5c01e870b3cd28ea4b5d16e0970f641">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_WRPMUX_Pos    28           </span>
<a name="l00275"></a>00275 <span class="preprocessor">#define PORT_WRCONFIG_WRPMUX        (0x1ul &lt;&lt; PORT_WRCONFIG_WRPMUX_Pos)</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gac9e9a5084c654419e2762a4557fc0fe0">00276</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_WRPINCFG_Pos  30           </span>
<a name="l00277"></a>00277 <span class="preprocessor">#define PORT_WRCONFIG_WRPINCFG      (0x1ul &lt;&lt; PORT_WRCONFIG_WRPINCFG_Pos)</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gac3b5f0e8062dcbecbc11d515cbc11dd1">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_HWSEL_Pos     31           </span>
<a name="l00279"></a>00279 <span class="preprocessor">#define PORT_WRCONFIG_HWSEL         (0x1ul &lt;&lt; PORT_WRCONFIG_HWSEL_Pos)</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga3d16ca9f7506e69958fe01fcffb6f8fd">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_WRCONFIG_MASK          0xDF47FFFFul </span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="comment">/* -------- PORT_PMUX : (PORT Offset: 0x30) (R/W  8) GROUP Peripheral Multiplexing n -------- */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00284"></a><a class="code" href="union_p_o_r_t___p_m_u_x___type.html">00284</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00285"></a>00285     <span class="keyword">struct </span>{
<a name="l00286"></a><a class="code" href="union_p_o_r_t___p_m_u_x___type.html#a80afe6cb7178f9209beaf3bae56e82f9">00286</a>         uint8_t  PMUXE:4;          
<a name="l00287"></a><a class="code" href="union_p_o_r_t___p_m_u_x___type.html#af3074df170bd30d899b681365803c887">00287</a>         uint8_t  PMUXO:4;          
<a name="l00288"></a>00288     } bit;                       
<a name="l00289"></a><a class="code" href="union_p_o_r_t___p_m_u_x___type.html#ab784b3c13d035e69fbd4f1a35d134c12">00289</a>     uint8_t <a class="code" href="union_p_o_r_t___p_m_u_x___type.html#ab784b3c13d035e69fbd4f1a35d134c12">reg</a>;                 
<a name="l00290"></a>00290 } <a class="code" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a>;
<a name="l00291"></a>00291 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00292"></a>00292 
<a name="l00293"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga2b2cfb87664f62a60eb5f01a7fbf4e9a">00293</a> <span class="preprocessor">#define PORT_PMUX_OFFSET            0x30         </span>
<a name="l00294"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga4a150e2f7e2344a8a2f7e3d08ef6c39f">00294</a> <span class="preprocessor">#define PORT_PMUX_RESETVALUE        0x00ul       </span>
<a name="l00296"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga38a4c4871ecabeb4ad36398b73685bac">00296</a> <span class="preprocessor">#define PORT_PMUX_PMUXE_Pos         0            </span>
<a name="l00297"></a>00297 <span class="preprocessor">#define PORT_PMUX_PMUXE_Msk         (0xFul &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE(value)      (PORT_PMUX_PMUXE_Msk &amp; ((value) &lt;&lt; PORT_PMUX_PMUXE_Pos))</span>
<a name="l00299"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gac2904834a0243c812025b5da13235658">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define   PORT_PMUX_PMUXE_A_Val           0x0ul  </span>
<a name="l00300"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gad247fef8f025e05eca4c88968a7c4ba3">00300</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_B_Val           0x1ul  </span>
<a name="l00301"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gab47780ac1a22bc26130c2d72803aaf4a">00301</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_C_Val           0x2ul  </span>
<a name="l00302"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga934efa06dffb41353e14a0d649351797">00302</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_D_Val           0x3ul  </span>
<a name="l00303"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaea30c71f5bc91714c57780b5ff2b2211">00303</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_E_Val           0x4ul  </span>
<a name="l00304"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga7ef931d6a0d370d5ee0b1b4eb87c5e80">00304</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_F_Val           0x5ul  </span>
<a name="l00305"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaf640a2651a423568c43db1fe4f09296c">00305</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_G_Val           0x6ul  </span>
<a name="l00306"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga19bc58bfed10fdb5eb07d690e361bc73">00306</a> <span class="preprocessor">#define   PORT_PMUX_PMUXE_H_Val           0x7ul  </span>
<a name="l00307"></a>00307 <span class="preprocessor">#define PORT_PMUX_PMUXE_A           (PORT_PMUX_PMUXE_A_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_B           (PORT_PMUX_PMUXE_B_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_C           (PORT_PMUX_PMUXE_C_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_D           (PORT_PMUX_PMUXE_D_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_E           (PORT_PMUX_PMUXE_E_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_F           (PORT_PMUX_PMUXE_F_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_G           (PORT_PMUX_PMUXE_G_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXE_H           (PORT_PMUX_PMUXE_H_Val         &lt;&lt; PORT_PMUX_PMUXE_Pos)</span>
<a name="l00315"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga80a28619ad2db553b64d4ce4545368d3">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_Pos         4            </span>
<a name="l00316"></a>00316 <span class="preprocessor">#define PORT_PMUX_PMUXO_Msk         (0xFul &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO(value)      (PORT_PMUX_PMUXO_Msk &amp; ((value) &lt;&lt; PORT_PMUX_PMUXO_Pos))</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gae64ac445d72b81e07bb7d3bf3613ed96">00318</a> <span class="preprocessor"></span><span class="preprocessor">#define   PORT_PMUX_PMUXO_A_Val           0x0ul  </span>
<a name="l00319"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga06b7e4be19fba8f8880387c1628470c3">00319</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_B_Val           0x1ul  </span>
<a name="l00320"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga9c7f14d03da0e7c0328246467f19ae4c">00320</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_C_Val           0x2ul  </span>
<a name="l00321"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#gaf734acd7133d2ca63b25d22ac88b8c82">00321</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_D_Val           0x3ul  </span>
<a name="l00322"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga45edb06df6af2d9ff6db7b1945080670">00322</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_E_Val           0x4ul  </span>
<a name="l00323"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga5adef49ac6b2852a4ff20cf6ba38c660">00323</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_F_Val           0x5ul  </span>
<a name="l00324"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga88f1c9d7168ccf18b04ec62d78f05698">00324</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_G_Val           0x6ul  </span>
<a name="l00325"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga3809d955d07edd57731098d963d4856a">00325</a> <span class="preprocessor">#define   PORT_PMUX_PMUXO_H_Val           0x7ul  </span>
<a name="l00326"></a>00326 <span class="preprocessor">#define PORT_PMUX_PMUXO_A           (PORT_PMUX_PMUXO_A_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_B           (PORT_PMUX_PMUXO_B_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_C           (PORT_PMUX_PMUXO_C_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_D           (PORT_PMUX_PMUXO_D_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_E           (PORT_PMUX_PMUXO_E_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_F           (PORT_PMUX_PMUXO_F_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_G           (PORT_PMUX_PMUXO_G_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_PMUXO_H           (PORT_PMUX_PMUXO_H_Val         &lt;&lt; PORT_PMUX_PMUXO_Pos)</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga1b48850f8861140de4eb5b75544f05e7">00334</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_PMUX_MASK              0xFFul       </span>
<a name="l00336"></a>00336 <span class="preprocessor"></span><span class="comment">/* -------- PORT_PINCFG : (PORT Offset: 0x40) (R/W  8) GROUP Pin Configuration n -------- */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00338"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html">00338</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{
<a name="l00339"></a>00339     <span class="keyword">struct </span>{
<a name="l00340"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#a78d0843668295f889491375a48a20b02">00340</a>         uint8_t  PMUXEN:1;         
<a name="l00341"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#ac7c4c6adc52ec6202256541a8bc6cd14">00341</a>         uint8_t  INEN:1;           
<a name="l00342"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#a1b7f25c80f854d89aa27949be6fa21ef">00342</a>         uint8_t  PULLEN:1;         
<a name="l00343"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#ae3f0dff7c8eae1f654e16baa6f491335">00343</a>         uint8_t  :3;               
<a name="l00344"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#aefbca9c3d99930cd39c1f1675123e229">00344</a>         uint8_t  DRVSTR:1;         
<a name="l00345"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#a909a9ae34d78d15b68d2983d6a87651a">00345</a>         uint8_t  :1;               
<a name="l00346"></a>00346     } bit;                       
<a name="l00347"></a><a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#ab2d12324ff8e606b076d3f7fca4c554d">00347</a>     uint8_t <a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html#ab2d12324ff8e606b076d3f7fca4c554d">reg</a>;                 
<a name="l00348"></a>00348 } <a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a>;
<a name="l00349"></a>00349 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00350"></a>00350 
<a name="l00351"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga5329a91f7ccfbc23850b5be176724aec">00351</a> <span class="preprocessor">#define PORT_PINCFG_OFFSET          0x40         </span>
<a name="l00352"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga4e8b3dae5451509a2d436e492ecc4f52">00352</a> <span class="preprocessor">#define PORT_PINCFG_RESETVALUE      0x00ul       </span>
<a name="l00354"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga1b62eff2451a3e0cfe61e19024900c17">00354</a> <span class="preprocessor">#define PORT_PINCFG_PMUXEN_Pos      0            </span>
<a name="l00355"></a>00355 <span class="preprocessor">#define PORT_PINCFG_PMUXEN          (0x1ul &lt;&lt; PORT_PINCFG_PMUXEN_Pos)</span>
<a name="l00356"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga485a99f4d0377f2ab8f26a2f79ef6604">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_PINCFG_INEN_Pos        1            </span>
<a name="l00357"></a>00357 <span class="preprocessor">#define PORT_PINCFG_INEN            (0x1ul &lt;&lt; PORT_PINCFG_INEN_Pos)</span>
<a name="l00358"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga686c2d965f888e1538721fee55c89fb5">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_PINCFG_PULLEN_Pos      2            </span>
<a name="l00359"></a>00359 <span class="preprocessor">#define PORT_PINCFG_PULLEN          (0x1ul &lt;&lt; PORT_PINCFG_PULLEN_Pos)</span>
<a name="l00360"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga42ef9392a67cfdc9f6d712f9d758f379">00360</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_PINCFG_DRVSTR_Pos      6            </span>
<a name="l00361"></a>00361 <span class="preprocessor">#define PORT_PINCFG_DRVSTR          (0x1ul &lt;&lt; PORT_PINCFG_DRVSTR_Pos)</span>
<a name="l00362"></a><a class="code" href="group___s_a_m_r21___p_o_r_t.html#ga6e82d11b9330c18aa786f4f4693fa55c">00362</a> <span class="preprocessor"></span><span class="preprocessor">#define PORT_PINCFG_MASK            0x47ul       </span>
<a name="l00365"></a>00365 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00366"></a><a class="code" href="struct_port_group.html">00366</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00367"></a><a class="code" href="struct_port_group.html#a533ab975abaff02b836eb54561ed0a13">00367</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___d_i_r___type.html">PORT_DIR_Type</a>             <a class="code" href="struct_port_group.html#a533ab975abaff02b836eb54561ed0a13" title="Offset: 0x00 (R/W 32) Data Direction.">DIR</a>;         
<a name="l00368"></a><a class="code" href="struct_port_group.html#a105f4e4b1a80ff2b68d19f98c58e2c65">00368</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___d_i_r_c_l_r___type.html">PORT_DIRCLR_Type</a>          <a class="code" href="struct_port_group.html#a105f4e4b1a80ff2b68d19f98c58e2c65" title="Offset: 0x04 (R/W 32) Data Direction Clear.">DIRCLR</a>;      
<a name="l00369"></a><a class="code" href="struct_port_group.html#a33408604fc6e045323d25d605a895b15">00369</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___d_i_r_s_e_t___type.html">PORT_DIRSET_Type</a>          <a class="code" href="struct_port_group.html#a33408604fc6e045323d25d605a895b15" title="Offset: 0x08 (R/W 32) Data Direction Set.">DIRSET</a>;      
<a name="l00370"></a><a class="code" href="struct_port_group.html#af7bc02326500d6fff2db47cbd0568130">00370</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___d_i_r_t_g_l___type.html">PORT_DIRTGL_Type</a>          <a class="code" href="struct_port_group.html#af7bc02326500d6fff2db47cbd0568130" title="Offset: 0x0C (R/W 32) Data Direction Toggle.">DIRTGL</a>;      
<a name="l00371"></a><a class="code" href="struct_port_group.html#a865fdbe2a7cb1339868e58d9a244031c">00371</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___o_u_t___type.html">PORT_OUT_Type</a>             <a class="code" href="struct_port_group.html#a865fdbe2a7cb1339868e58d9a244031c" title="Offset: 0x10 (R/W 32) Data Output Value.">OUT</a>;         
<a name="l00372"></a><a class="code" href="struct_port_group.html#a817b54b38d64825d862ae2a5fc6386aa">00372</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___o_u_t_c_l_r___type.html">PORT_OUTCLR_Type</a>          <a class="code" href="struct_port_group.html#a817b54b38d64825d862ae2a5fc6386aa" title="Offset: 0x14 (R/W 32) Data Output Value Clear.">OUTCLR</a>;      
<a name="l00373"></a><a class="code" href="struct_port_group.html#a97265e4a39bd1fc6b0f28db7cb9fa4ae">00373</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___o_u_t_s_e_t___type.html">PORT_OUTSET_Type</a>          <a class="code" href="struct_port_group.html#a97265e4a39bd1fc6b0f28db7cb9fa4ae" title="Offset: 0x18 (R/W 32) Data Output Value Set.">OUTSET</a>;      
<a name="l00374"></a><a class="code" href="struct_port_group.html#a5367798690cf523de14f6a7b16dd6765">00374</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___o_u_t_t_g_l___type.html">PORT_OUTTGL_Type</a>          <a class="code" href="struct_port_group.html#a5367798690cf523de14f6a7b16dd6765" title="Offset: 0x1C (R/W 32) Data Output Value Toggle.">OUTTGL</a>;      
<a name="l00375"></a><a class="code" href="struct_port_group.html#a98613cc1bfe5fdc666400f0cb4dd9f2e">00375</a>     <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="union_p_o_r_t___i_n___type.html">PORT_IN_Type</a>              <a class="code" href="struct_port_group.html#a98613cc1bfe5fdc666400f0cb4dd9f2e" title="Offset: 0x20 (R/ 32) Data Input Value.">IN</a>;          
<a name="l00376"></a><a class="code" href="struct_port_group.html#a1a3e80749252d99d74d682c1df280d2c">00376</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___c_t_r_l___type.html">PORT_CTRL_Type</a>            <a class="code" href="struct_port_group.html#a1a3e80749252d99d74d682c1df280d2c" title="Offset: 0x24 (R/W 32) Control.">CTRL</a>;        
<a name="l00377"></a><a class="code" href="struct_port_group.html#a2db67b1c96ebd644f590b0b0e02b20c5">00377</a>     <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <a class="code" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html">PORT_WRCONFIG_Type</a>        <a class="code" href="struct_port_group.html#a2db67b1c96ebd644f590b0b0e02b20c5" title="Offset: 0x28 ( /W 32) Write Configuration.">WRCONFIG</a>;    
<a name="l00378"></a>00378     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x4];
<a name="l00379"></a><a class="code" href="struct_port_group.html#af4414227adc97a6b8d01648749157e9f">00379</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___p_m_u_x___type.html">PORT_PMUX_Type</a>            PMUX[16];    
<a name="l00380"></a><a class="code" href="struct_port_group.html#a8ec7cfd4ffda5e527b61492f2ea10514">00380</a>     <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_o_r_t___p_i_n_c_f_g___type.html">PORT_PINCFG_Type</a>          PINCFG[32];  
<a name="l00381"></a>00381     <a class="code" href="group___s_a_m_r21_e16_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x20];
<a name="l00382"></a>00382 } <a class="code" href="struct_port_group.html" title="PortGroup hardware registers.">PortGroup</a>;
<a name="l00383"></a>00383 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00384"></a>00384 
<a name="l00386"></a>00386 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00387"></a><a class="code" href="struct_port.html">00387</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00388"></a><a class="code" href="struct_port.html#a80f3c9b6102b6fcde3fd3ec786202881">00388</a>     <a class="code" href="struct_port_group.html" title="PortGroup hardware registers.">PortGroup</a>                 Group[3];    
<a name="l00389"></a>00389 } <a class="code" href="struct_port.html" title="PORT hardware registers.">Port</a>;
<a name="l00390"></a>00390 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00391"></a>00391 <span class="preprocessor">#define SECTION_PORT_IOBUS</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>
<a name="l00395"></a>00395 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_PORT_COMPONENT_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:04 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
