0.6
2018.2
Jun 14 2018
20:41:02
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_2x4_tb.v,1738055102,verilog,,,,binary_decoder_2x4_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_3x8_tb.v,1738056968,verilog,,,,binary_decoder_3x8_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_4x16_tb.v,1738061542,verilog,,,,binary_decoder_4x16_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sources_1/new/binary_decoder_2x4.v,1738053315,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sources_1/new/binary_decoder_4x16.v,,binary_decoder_2x4,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sources_1/new/binary_decoder_3x8.v,1738056206,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_3x8_tb.v,,binary_decoder_3x8,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sources_1/new/binary_decoder_4x16.v,1738060768,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_4x16_tb.v,,binary_decoder_4x16,,,,,,,,
