LISTING FOR LOGIC DESCRIPTION FILE: V8.pld                           Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Sep 27 21:12:45 2023

  1:Name     V8 ;
  2:PartNo   00 ;
  3:Date     26/09/2023 ;
  4:Revision 01 ;
  5:Designer Matt Millman ;
  6:Company  - ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:/*
 12:    MEMORY MAP:
 13:    0xA000: WR V12 (H Preset)
 14:    0x8000: WR V11 (V Control)
 15:    0x4000: WR/RD (DPRAM)
 16:*/
 17:
 18:/* &=AND #=OR $=XOR */
 19:
 20:PIN 1=CLK;
 21:PIN 2=IDATA;
 22:PIN 3=A13;
 23:PIN 4=A14;
 24:PIN 5=A15;
 25:PIN 6=WD;
 26:PIN 7=RD;
 27:PIN 14=TICOD_MODE;
 28:PIN 15=IDATADEL;
 29:PIN 16=ENDUALPORT;
 30:PIN 17=LD2;
 31:PIN 18=LD1;
 32:PIN 19=Q0;
 33:PIN 20=Q1;
 34:PIN 21=IDATADEL2;
 35:PIN 22=TICODATA_OUT;   /* TO uP TIME CODE DATA */
 36:PIN 23=Q2;             /* TO uP INT */
 37:
 38:Q2.oe = 'b'1;
 39:Q2 = 'b'1; /* Int off */
 40:
 41:TICODATA_OUT.oe = 'b'1;
 42:TICODATA_OUT = 'b'0;
 43:
 44:LD1.oe = 'b'1;
 45:LD1 = WD & !A13 & !A14 & A15;
 46:
 47:LD2.oe = 'b'1;
 48:LD2 = WD & A13 & !A14 & A15;
 49:
 50:ENDUALPORT.oe = 'b'1;
 51:!ENDUALPORT = !A15 & (!RD # !WD);
 52:
 53:



Jedec Fuse Checksum       (37ac)
Jedec Transmit Checksum   (f152)
