#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 29 16:35:58 2020
# Process ID: 4396
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7852 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_4_1\lab2_4_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1/lab2_4_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 783.586 ; gain = 130.691
update_compile_order -fileset sources_1
create_project lab8_1_1 C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 857.582 ; gain = 23.387
file mkdir C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v
update_compile_order -fileset sources_1
current_project lab2_4_1
current_project lab8_1_1
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v
update_compile_order -fileset sources_1
current_project lab2_4_1
current_project lab8_1_1
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project lab2_4_1
close_project
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
"xelab -wto 8069d990485a41a1b0c304276294d990 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8069d990485a41a1b0c304276294d990 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_behav xil_defaultlib.TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.lookahead_adder
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/xsim.dir/TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/xsim.dir/TOP_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 29 17:30:03 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 29 17:30:03 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 870.520 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_behav -key {Behavioral:sim_1:Functional:TOP} -tclbatch {TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 903.652 ; gain = 33.133
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: testbench
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1386.629 ; gain = 210.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v:23]
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v:23]
	Parameter AND_DELAY bound to: 3 - type: integer 
	Parameter XOR_DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v:23]
INFO: [Synth 8-6157] synthesizing module 'lookahead_adder' [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v:22]
	Parameter AND_DELAY bound to: 3 - type: integer 
	Parameter OR_DELAY bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net cout in module/entity lookahead_adder does not have driver. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v:27]
INFO: [Synth 8-6155] done synthesizing module 'lookahead_adder' (2#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (3#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3848] Net cin in module/entity testbench does not have driver. [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v:28]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (4#1) [C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v:23]
WARNING: [Synth 8-3331] design lookahead_adder has unconnected port cout
WARNING: [Synth 8-3331] design lookahead_adder has unconnected port p[3]
WARNING: [Synth 8-3331] design lookahead_adder has unconnected port g[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.938 ; gain = 260.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1436.938 ; gain = 260.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1436.938 ; gain = 260.613
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1597.914 ; gain = 421.590
12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1597.914 ; gain = 694.262
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1597.914 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
"xelab -wto 8069d990485a41a1b0c304276294d990 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8069d990485a41a1b0c304276294d990 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.lookahead_adder
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar 29 17:33:56 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 29 17:33:56 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.914 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1597.914 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1810.902 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 17:35:19 2020...
