@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[7] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[8] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[9] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.cosinewave_out[11] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.cosinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[7] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[8] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[9] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/systemverilog/Mixer.sv":47:2:47:10|Removing instance mixer_inst.sinewave_out[11] (in view: work.top(verilog)) because it is equivalent to instance mixer_inst.sinewave_out[10] (in view: work.top(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"/home/user/SDR-HLS/1.RTLImplementation/1.hw/IP/PLL.v":55:12:55:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock PLL|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_inst.clk_80mhz.
