// Generated by CIRCT firtool-1.30.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RouteComputer_47(
  input  [2:0] io_req_3_bits_src_virt_id,
               io_req_3_bits_flow_vnet_id,
  input  [5:0] io_req_3_bits_flow_ingress_node,
  input  [1:0] io_req_3_bits_flow_ingress_node_id,
  input  [5:0] io_req_3_bits_flow_egress_node,
  input  [1:0] io_req_3_bits_flow_egress_node_id,
  input  [2:0] io_req_2_bits_src_virt_id,
               io_req_2_bits_flow_vnet_id,
  input  [5:0] io_req_2_bits_flow_ingress_node,
  input  [1:0] io_req_2_bits_flow_ingress_node_id,
  input  [5:0] io_req_2_bits_flow_egress_node,
  input  [1:0] io_req_2_bits_flow_egress_node_id,
  input  [2:0] io_req_1_bits_src_virt_id,
               io_req_1_bits_flow_vnet_id,
  input  [5:0] io_req_1_bits_flow_ingress_node,
  input  [1:0] io_req_1_bits_flow_ingress_node_id,
  input  [5:0] io_req_1_bits_flow_egress_node,
  input  [1:0] io_req_1_bits_flow_egress_node_id,
  input  [2:0] io_req_0_bits_src_virt_id,
               io_req_0_bits_flow_vnet_id,
  input  [5:0] io_req_0_bits_flow_ingress_node,
  input  [1:0] io_req_0_bits_flow_ingress_node_id,
  input  [5:0] io_req_0_bits_flow_egress_node,
  input  [1:0] io_req_0_bits_flow_egress_node_id,
  output       io_resp_3_vc_sel_2_1,
               io_resp_3_vc_sel_2_2,
               io_resp_3_vc_sel_2_3,
               io_resp_3_vc_sel_2_4,
               io_resp_3_vc_sel_1_1,
               io_resp_3_vc_sel_1_2,
               io_resp_3_vc_sel_1_3,
               io_resp_3_vc_sel_1_4,
               io_resp_2_vc_sel_3_0,
               io_resp_2_vc_sel_3_1,
               io_resp_2_vc_sel_3_2,
               io_resp_2_vc_sel_3_3,
               io_resp_2_vc_sel_3_4,
               io_resp_2_vc_sel_0_4,
               io_resp_1_vc_sel_0_4,
               io_resp_0_vc_sel_3_1,
               io_resp_0_vc_sel_3_2,
               io_resp_0_vc_sel_3_3,
               io_resp_0_vc_sel_3_4,
               io_resp_0_vc_sel_2_1,
               io_resp_0_vc_sel_2_2,
               io_resp_0_vc_sel_2_3,
               io_resp_0_vc_sel_2_4,
               io_resp_0_vc_sel_1_1,
               io_resp_0_vc_sel_1_2,
               io_resp_0_vc_sel_1_3,
               io_resp_0_vc_sel_1_4
);

  wire [4:0] _GEN = ~(io_req_0_bits_flow_egress_node[4:0]);	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [4:0] _decoded_T =
    {_GEN[1], _GEN[2], _GEN[3], _GEN[4], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_2 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_4 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_6 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_8 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_10 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_12 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_14 =
    {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_16 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_18 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_20 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_22 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_24 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_26 =
    {_GEN[0], _GEN[1], io_req_0_bits_flow_egress_node[4], io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_28 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0] _decoded_T_30 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_32 =
    {_GEN[0], _GEN[1], _GEN[2], _GEN[3], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_34 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_36 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_38 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_40 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_42 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_44 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_46 =
    {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_48 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_50 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_52 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_54 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_56 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_58 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0] _decoded_T_60 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [2:0] _decoded_T_62 =
    {io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_64 =
    {_GEN[0], _GEN[1], _GEN[2], _GEN[3], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_66 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_68 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_70 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_72 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     _GEN[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_74 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_76 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     _GEN[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_78 =
    {_GEN[1], _GEN[2], io_req_0_bits_flow_egress_node[3], io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_80 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_82 =
    {io_req_0_bits_flow_egress_node[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_84 =
    {io_req_0_bits_flow_egress_node[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_86 =
    {_GEN[0],
     _GEN[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_88 =
    {_GEN[0],
     io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[3],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_90 =
    {io_req_0_bits_flow_egress_node[0],
     _GEN[1],
     _GEN[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0] _decoded_T_92 =
    {io_req_0_bits_flow_egress_node[1],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [2:0] _decoded_T_94 =
    {io_req_0_bits_flow_egress_node[2],
     io_req_0_bits_flow_egress_node[4],
     io_req_0_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [1:0] _GEN_0 = ~(io_req_2_bits_flow_egress_node[1:0]);	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [1:0] _decoded_T_198 =
    {io_req_2_bits_flow_egress_node_id[0], io_req_2_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [1:0] _decoded_T_202 =
    {io_req_2_bits_flow_egress_node_id[0], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _GEN_1 = ~(io_req_3_bits_flow_egress_node[4:0]);	// RouteComputer.scala:74:27, pla.scala:78:21
  wire [4:0] _decoded_T_258 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     _GEN_1[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_260 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_262 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_264 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_266 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_268 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_270 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_272 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_274 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[0]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_276 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     _GEN_1[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_278 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_280 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_282 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_284 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_286 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_288 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_290 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_292 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_294 =
    {_GEN_1[0],
     _GEN_1[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_296 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_298 =
    {io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_300 =
    {io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_302 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_304 =
    {_GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_306 =
    {_GEN_1[1],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_308 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:90:45
  wire [4:0] _decoded_T_310 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[0],
     io_req_3_bits_src_virt_id[1]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_312 =
    {_GEN_1[0], _GEN_1[1], _GEN_1[3], io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_314 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     _GEN_1[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_316 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_318 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_320 =
    {io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_322 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[2],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_324 =
    {io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_326 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     io_req_3_bits_flow_egress_node[1],
     _GEN_1[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [5:0] _decoded_T_328 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     _GEN_1[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_330 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_332 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [3:0] _decoded_T_334 =
    {_GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_336 =
    {io_req_3_bits_flow_egress_node_id[0],
     _GEN_1[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[2],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0] _decoded_T_338 =
    {_GEN_1[1], io_req_3_bits_flow_egress_node[3], io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [2:0] _decoded_T_340 =
    {io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0] _decoded_T_342 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[1],
     io_req_3_bits_flow_egress_node[3],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:90:45
  wire [3:0] _decoded_T_344 =
    {io_req_3_bits_flow_egress_node[0],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  wire [4:0] _decoded_T_346 =
    {io_req_3_bits_flow_egress_node_id[0],
     io_req_3_bits_flow_egress_node[0],
     _GEN_1[2],
     io_req_3_bits_flow_egress_node[4],
     io_req_3_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29
  assign io_resp_3_vc_sel_2_1 =
    |{&_decoded_T_258,
      &_decoded_T_260,
      &_decoded_T_268,
      &_decoded_T_270,
      &_decoded_T_272,
      &_decoded_T_276,
      &_decoded_T_278,
      &_decoded_T_286,
      &_decoded_T_288,
      &_decoded_T_290,
      &_decoded_T_314,
      &_decoded_T_318,
      &_decoded_T_332,
      &_decoded_T_336,
      &_decoded_T_342};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_2_2 =
    |{&_decoded_T_258,
      &_decoded_T_260,
      &_decoded_T_268,
      &_decoded_T_270,
      &_decoded_T_272,
      &_decoded_T_276,
      &_decoded_T_278,
      &_decoded_T_286,
      &_decoded_T_288,
      &_decoded_T_290,
      &_decoded_T_314,
      &_decoded_T_318,
      &_decoded_T_332,
      &_decoded_T_336,
      &_decoded_T_342};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_2_3 =
    |{&_decoded_T_258,
      &_decoded_T_260,
      &_decoded_T_268,
      &_decoded_T_270,
      &_decoded_T_272,
      &_decoded_T_276,
      &_decoded_T_278,
      &_decoded_T_286,
      &_decoded_T_288,
      &_decoded_T_290,
      &_decoded_T_294,
      &_decoded_T_296,
      &_decoded_T_302,
      &_decoded_T_304,
      &_decoded_T_308,
      &_decoded_T_312,
      &_decoded_T_316,
      &_decoded_T_330,
      &_decoded_T_334,
      &_decoded_T_340};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_2_4 =
    |{&_decoded_T_258,
      &_decoded_T_260,
      &_decoded_T_268,
      &_decoded_T_270,
      &_decoded_T_272,
      &_decoded_T_276,
      &_decoded_T_278,
      &_decoded_T_286,
      &_decoded_T_288,
      &_decoded_T_290,
      &_decoded_T_294,
      &_decoded_T_296,
      &_decoded_T_302,
      &_decoded_T_304,
      &_decoded_T_308,
      &_decoded_T_312,
      &_decoded_T_316,
      &_decoded_T_330,
      &_decoded_T_334,
      &_decoded_T_340};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_1 =
    |{&_decoded_T_262,
      &_decoded_T_264,
      &_decoded_T_266,
      &_decoded_T_274,
      &_decoded_T_280,
      &_decoded_T_282,
      &_decoded_T_284,
      &_decoded_T_292,
      &_decoded_T_322,
      &_decoded_T_326,
      &_decoded_T_328,
      &_decoded_T_346};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_2 =
    |{&_decoded_T_262,
      &_decoded_T_264,
      &_decoded_T_266,
      &_decoded_T_274,
      &_decoded_T_280,
      &_decoded_T_282,
      &_decoded_T_284,
      &_decoded_T_292,
      &_decoded_T_322,
      &_decoded_T_326,
      &_decoded_T_328,
      &_decoded_T_346};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_3 =
    |{&_decoded_T_262,
      &_decoded_T_264,
      &_decoded_T_266,
      &_decoded_T_274,
      &_decoded_T_280,
      &_decoded_T_282,
      &_decoded_T_284,
      &_decoded_T_292,
      &_decoded_T_298,
      &_decoded_T_300,
      &_decoded_T_306,
      &_decoded_T_310,
      &_decoded_T_320,
      &_decoded_T_324,
      &_decoded_T_338,
      &_decoded_T_344};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_3_vc_sel_1_4 =
    |{&_decoded_T_262,
      &_decoded_T_264,
      &_decoded_T_266,
      &_decoded_T_274,
      &_decoded_T_280,
      &_decoded_T_282,
      &_decoded_T_284,
      &_decoded_T_292,
      &_decoded_T_298,
      &_decoded_T_300,
      &_decoded_T_306,
      &_decoded_T_310,
      &_decoded_T_320,
      &_decoded_T_324,
      &_decoded_T_338,
      &_decoded_T_344};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_2_vc_sel_3_0 = io_req_2_bits_flow_egress_node_id[1];	// pla.scala:90:45
  assign io_resp_2_vc_sel_3_1 = io_req_2_bits_flow_egress_node_id[1];	// pla.scala:90:45
  assign io_resp_2_vc_sel_3_2 =
    |{io_req_2_bits_flow_egress_node_id[1], &_decoded_T_198, &_decoded_T_202};	// Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39
  assign io_resp_2_vc_sel_3_3 =
    |{io_req_2_bits_flow_egress_node_id[1], &_decoded_T_198, &_decoded_T_202};	// Cat.scala:33:92, pla.scala:90:45, :98:74, :114:39
  assign io_resp_2_vc_sel_3_4 =
    |{io_req_2_bits_flow_egress_node_id[1],
      &_decoded_T_198,
      &{_GEN_0[1], io_req_2_bits_src_virt_id[2]},
      &{io_req_2_bits_flow_egress_node[0], io_req_2_bits_src_virt_id[2]}};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39
  assign io_resp_2_vc_sel_0_4 =
    &{_GEN_0[0], io_req_2_bits_flow_egress_node[1], io_req_2_bits_src_virt_id[2]};	// Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74
  assign io_resp_1_vc_sel_0_4 = io_req_1_bits_src_virt_id[2];	// pla.scala:90:45
  assign io_resp_0_vc_sel_3_1 =
    |{&_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_14,
      &_decoded_T_16,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_38,
      &_decoded_T_40,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_56,
      &_decoded_T_60,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_88,
      &_decoded_T_92};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_3_2 =
    |{&_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_14,
      &_decoded_T_16,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_38,
      &_decoded_T_40,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_56,
      &_decoded_T_60,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_88,
      &_decoded_T_92};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_3_3 =
    |{&_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_14,
      &_decoded_T_16,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_38,
      &_decoded_T_40,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_56,
      &_decoded_T_60,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_88,
      &_decoded_T_92};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_3_4 =
    |{&_decoded_T_4,
      &_decoded_T_6,
      &_decoded_T_14,
      &_decoded_T_16,
      &_decoded_T_24,
      &_decoded_T_30,
      &_decoded_T_38,
      &_decoded_T_40,
      &_decoded_T_46,
      &_decoded_T_48,
      &_decoded_T_56,
      &_decoded_T_60,
      &_decoded_T_70,
      &_decoded_T_72,
      &_decoded_T_78,
      &_decoded_T_80,
      &_decoded_T_88,
      &_decoded_T_92};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_1 =
    |{&_decoded_T,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_18,
      &_decoded_T_20,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_74,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_94};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_2 =
    |{&_decoded_T,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_18,
      &_decoded_T_20,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_74,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_94};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_3 =
    |{&_decoded_T,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_18,
      &_decoded_T_20,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_74,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_94};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_2_4 =
    |{&_decoded_T,
      &_decoded_T_8,
      &_decoded_T_10,
      &_decoded_T_18,
      &_decoded_T_20,
      &_decoded_T_26,
      &_decoded_T_32,
      &_decoded_T_34,
      &_decoded_T_42,
      &_decoded_T_50,
      &_decoded_T_52,
      &_decoded_T_62,
      &_decoded_T_64,
      &_decoded_T_66,
      &_decoded_T_74,
      &_decoded_T_82,
      &_decoded_T_84,
      &_decoded_T_94};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_1 =
    |{&_decoded_T_2,
      &_decoded_T_12,
      &_decoded_T_22,
      &_decoded_T_28,
      &_decoded_T_36,
      &_decoded_T_44,
      &_decoded_T_54,
      &_decoded_T_58,
      &_decoded_T_68,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_90};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_2 =
    |{&_decoded_T_2,
      &_decoded_T_12,
      &_decoded_T_22,
      &_decoded_T_28,
      &_decoded_T_36,
      &_decoded_T_44,
      &_decoded_T_54,
      &_decoded_T_58,
      &_decoded_T_68,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_90};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_3 =
    |{&_decoded_T_2,
      &_decoded_T_12,
      &_decoded_T_22,
      &_decoded_T_28,
      &_decoded_T_36,
      &_decoded_T_44,
      &_decoded_T_54,
      &_decoded_T_58,
      &_decoded_T_68,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_90};	// Cat.scala:33:92, pla.scala:98:74, :114:39
  assign io_resp_0_vc_sel_1_4 =
    |{&_decoded_T_2,
      &_decoded_T_12,
      &_decoded_T_22,
      &_decoded_T_28,
      &_decoded_T_36,
      &_decoded_T_44,
      &_decoded_T_54,
      &_decoded_T_58,
      &_decoded_T_68,
      &_decoded_T_76,
      &_decoded_T_86,
      &_decoded_T_90};	// Cat.scala:33:92, pla.scala:98:74, :114:39
endmodule

