{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682329637363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682329637364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 03:47:16 2023 " "Processing started: Mon Apr 24 03:47:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682329637364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682329637364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 32X32MATV1 -c 32X32MATV1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 32X32MATV1 -c 32X32MATV1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682329637365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682329637922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682329637923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/testbenches/tb_dut.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/testbenches/tb_dut.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dut " "Found entity 1: tb_dut" {  } { { "PROYECT_03/testbenches/tb_dut.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/testbenches/tb_dut.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/top_dut.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/top_dut.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_dut " "Found entity 1: top_dut" {  } { { "PROYECT_03/top_dut.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/sumtwo.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/sumtwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sumtwo " "Found entity 1: sumtwo" {  } { { "PROYECT_03/sumtwo.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/sumtwo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/stateMachOperateSignals.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/stateMachOperateSignals.v" { { "Info" "ISGN_ENTITY_NAME" "1 stateMachOperateSignals " "Found entity 1: stateMachOperateSignals" {  } { { "PROYECT_03/stateMachOperateSignals.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/stateMachOperateSignals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/StateMachineGenDir2.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/StateMachineGenDir2.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachineGenDir2 " "Found entity 1: StateMachineGenDir2" {  } { { "PROYECT_03/StateMachineGenDir2.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/StateMachineGenDir2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/StateMachineGenDir1.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/StateMachineGenDir1.v" { { "Info" "ISGN_ENTITY_NAME" "1 StateMachineGenDir1 " "Found entity 1: StateMachineGenDir1" {  } { { "PROYECT_03/StateMachineGenDir1.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/StateMachineGenDir1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/simple_dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/simple_dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram " "Found entity 1: simple_dual_port_ram" {  } { { "PROYECT_03/simple_dual_port_ram.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/simple_dual_port_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/prodtwo.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/prodtwo.v" { { "Info" "ISGN_ENTITY_NAME" "1 prodtwo " "Found entity 1: prodtwo" {  } { { "PROYECT_03/prodtwo.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/prodtwo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "PROYECT_03/prescaler.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/contadorDirRamOut.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/contadorDirRamOut.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorDirRamOut " "Found entity 1: contadorDirRamOut" {  } { { "PROYECT_03/contadorDirRamOut.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/contadorDirRamOut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PROYECT_03/acum.v 1 1 " "Found 1 design units, including 1 entities, in source file PROYECT_03/acum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "PROYECT_03/acum.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/acum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682329664689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682329664689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_dut " "Elaborating entity \"top_dut\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1682329664832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stateMachOperateSignals stateMachOperateSignals:SIGNALSCONT " "Elaborating entity \"stateMachOperateSignals\" for hierarchy \"stateMachOperateSignals:SIGNALSCONT\"" {  } { { "PROYECT_03/top_dut.v" "SIGNALSCONT" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachineGenDir1 StateMachineGenDir1:SM_GDM1 " "Elaborating entity \"StateMachineGenDir1\" for hierarchy \"StateMachineGenDir1:SM_GDM1\"" {  } { { "PROYECT_03/top_dut.v" "SM_GDM1" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachineGenDir1.v(72) " "Verilog HDL assignment warning at StateMachineGenDir1.v(72): truncated value with size 32 to match size of target (4)" {  } { { "PROYECT_03/StateMachineGenDir1.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/StateMachineGenDir1.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1682329664854 "|top_dut|StateMachineGenDir1:SM_GDM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachineGenDir2 StateMachineGenDir2:SM_GDM2 " "Elaborating entity \"StateMachineGenDir2\" for hierarchy \"StateMachineGenDir2:SM_GDM2\"" {  } { { "PROYECT_03/top_dut.v" "SM_GDM2" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 StateMachineGenDir2.v(67) " "Verilog HDL assignment warning at StateMachineGenDir2.v(67): truncated value with size 32 to match size of target (4)" {  } { { "PROYECT_03/StateMachineGenDir2.v" "" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/StateMachineGenDir2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1682329664859 "|top_dut|StateMachineGenDir2:SM_GDM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:PRESC " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:PRESC\"" {  } { { "PROYECT_03/top_dut.v" "PRESC" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram simple_dual_port_ram:RAMR1 " "Elaborating entity \"simple_dual_port_ram\" for hierarchy \"simple_dual_port_ram:RAMR1\"" {  } { { "PROYECT_03/top_dut.v" "RAMR1" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prodtwo prodtwo:PROD " "Elaborating entity \"prodtwo\" for hierarchy \"prodtwo:PROD\"" {  } { { "PROYECT_03/top_dut.v" "PROD" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumtwo sumtwo:SUM " "Elaborating entity \"sumtwo\" for hierarchy \"sumtwo:SUM\"" {  } { { "PROYECT_03/top_dut.v" "SUM" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum accum:ACUMR " "Elaborating entity \"accum\" for hierarchy \"accum:ACUMR\"" {  } { { "PROYECT_03/top_dut.v" "ACUMR" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorDirRamOut contadorDirRamOut:CNTDIRAMOUT " "Elaborating entity \"contadorDirRamOut\" for hierarchy \"contadorDirRamOut:CNTDIRAMOUT\"" {  } { { "PROYECT_03/top_dut.v" "CNTDIRAMOUT" { Text "/home/jhonatang/Documentos/PROYECTOS_QUARTUS/PROYECTO_32X32MAT/PROYECT_03/top_dut.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682329664890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682329665287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 03:47:45 2023 " "Processing ended: Mon Apr 24 03:47:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682329665287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682329665287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682329665287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682329665287 ""}
