INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/new/all_clear.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module all_clear
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/new/arithmetic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/new/calculator_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/imports/Hex_Calculator/seven_seg_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sources_1/new/top_level_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cmcnally/Repos/digital-design-projects/integrated-systems-design/Hex_Calculator/hex_calculator/hex_calculator.srcs/sim_1/new/calculator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_tb
