Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Sep 20 00:32:05 2021
| Host         : ZenBook running 64-bit Ubuntu 21.04
| Command      : report_timing_summary -max_paths 10 -file picorv32_wrapper_timing_summary_routed.rpt -pb picorv32_wrapper_timing_summary_routed.pb -rpx picorv32_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : picorv32_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.878        0.000                      0                12993        0.055        0.000                      0                12993        7.000        0.000                       0                  5044  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 10.000}     20.000          50.000          
picorv32_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_picorv32_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                     6.878        0.000                      0                 9486        0.055        0.000                      0                 9486        7.500        0.000                       0                  3862  
clk_fpga_1                                                                                                                                                                                17.845        0.000                       0                     1  
picorv32_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_picorv32_subprocessorClk_0          9.961        0.000                      0                 3507        0.118        0.000                      0                 3507        8.750        0.000                       0                  1178  
  clkfbout_picorv32_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.314ns  (logic 0.642ns (5.213%)  route 11.672ns (94.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.204    15.242    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X83Y36         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.557    22.736    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X83Y36         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    22.851    
                         clock uncertainty           -0.302    22.549    
    SLICE_X83Y36         FDRE (Setup_fdre_C_R)       -0.429    22.120    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.120    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.314ns  (logic 0.642ns (5.213%)  route 11.672ns (94.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 22.736 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.204    15.242    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X83Y36         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.557    22.736    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X83Y36         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    22.851    
                         clock uncertainty           -0.302    22.549    
    SLICE_X83Y36         FDRE (Setup_fdre_C_R)       -0.429    22.120    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.120    
                         arrival time                         -15.242    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 0.642ns (5.274%)  route 11.531ns (94.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.063    15.101    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X83Y37         FDSE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.558    22.737    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X83Y37         FDSE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    22.852    
                         clock uncertainty           -0.302    22.550    
    SLICE_X83Y37         FDSE (Setup_fdse_C_S)       -0.429    22.121    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.121    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.173ns  (logic 0.642ns (5.274%)  route 11.531ns (94.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 22.737 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)       10.063    15.101    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X83Y37         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.558    22.737    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X83Y37         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    22.852    
                         clock uncertainty           -0.302    22.550    
    SLICE_X83Y37         FDRE (Setup_fdre_C_R)       -0.429    22.121    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.121    
                         arrival time                         -15.101    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.565ns  (logic 0.642ns (5.551%)  route 10.923ns (94.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.455    14.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X30Y51         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.526    22.705    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y51         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]/C
                         clock pessimism              0.229    22.934    
                         clock uncertainty           -0.302    22.632    
    SLICE_X30Y51         FDRE (Setup_fdre_C_R)       -0.524    22.108    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][11]
  -------------------------------------------------------------------
                         required time                         22.108    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.667ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 0.642ns (5.577%)  route 10.870ns (94.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.402    14.440    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X30Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.525    22.704    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y55         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X30Y55         FDRE (Setup_fdre_C_R)       -0.524    22.107    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][16]
  -------------------------------------------------------------------
                         required time                         22.107    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  7.667    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][9]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 0.642ns (5.577%)  route 10.870ns (94.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.402    14.440    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X31Y55         FDSE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.525    22.704    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X31Y55         FDSE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][9]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X31Y55         FDSE (Setup_fdse_C_S)       -0.429    22.202    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[13][9]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 0.642ns (5.587%)  route 10.849ns (94.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.380    14.419    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X28Y64         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.520    22.699    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y64         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][16]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X28Y64         FDRE (Setup_fdre_C_R)       -0.429    22.197    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[21][16]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 0.642ns (5.589%)  route 10.845ns (94.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.376    14.415    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X29Y64         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.520    22.699    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y64         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][15]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X29Y64         FDRE (Setup_fdre_C_R)       -0.429    22.197    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][15]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                  7.782    

Slack (MET) :             7.782ns  (required time - arrival time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.486ns  (logic 0.642ns (5.589%)  route 10.845ns (94.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.634     2.928    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y77         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=81, routed)          1.469     4.915    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.124     5.039 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        9.376    14.415    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X29Y64         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.520    22.699    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X29Y64         FDRE                                         r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][26]/C
                         clock pessimism              0.229    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X29Y64         FDRE (Setup_fdre_C_R)       -0.429    22.197    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][26]
  -------------------------------------------------------------------
                         required time                         22.197    
                         arrival time                         -14.415    
  -------------------------------------------------------------------
                         slack                                  7.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.635     0.971    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y112        FDRE                                         r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.222    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X42Y112        SRL16E                                       r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.906     1.272    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y112        SRL16E                                       r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     0.984    
    SLICE_X42Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.167    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.637     0.973    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y109        FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.224    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[19]
    SLICE_X38Y109        SRL16E                                       r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.909     1.275    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y109        SRL16E                                       r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.289     0.986    
    SLICE_X38Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.169    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.543     0.879    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y74         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.075    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X38Y74         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.808     1.174    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y74         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.282     0.892    
    SLICE_X38Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.009    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.980%)  route 0.247ns (57.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.555     0.891    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X45Y90         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[10]/Q
                         net (fo=4, routed)           0.247     1.278    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/Q[10]
    SLICE_X51Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.323 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.323    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1__0_n_0
    SLICE_X51Y89         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.818     1.184    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y89         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.091     1.240    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.553     0.889    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X40Y87         FDRE                                         r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.135    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X38Y86         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.819     1.185    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y86         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.921    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.051    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.860%)  route 0.160ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.543     0.879    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y75         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.160     1.179    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X38Y76         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.809     1.175    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y76         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.911    
    SLICE_X38Y76         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.094    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.543     0.879    picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y74         FDRE                                         r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  picorv32_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/Q
                         net (fo=1, routed)           0.120     1.127    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X38Y74         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.808     1.174    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y74         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.910    
    SLICE_X38Y74         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.039    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.552     0.888    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X45Y84         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.104     1.120    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X46Y83         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.817     1.183    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y83         SRLC32E                                      r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y83         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.031    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.335%)  route 0.253ns (57.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.554     0.890    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X44Y89         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[47]/Q
                         net (fo=8, routed)           0.253     1.284    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/Q[18]
    SLICE_X53Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.329 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.329    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1_n_0
    SLICE_X53Y86         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.815     1.181    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X53Y86         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.092     1.238    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.442%)  route 0.252ns (60.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.555     0.891    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X46Y90         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[11]/Q
                         net (fo=3, routed)           0.252     1.306    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/Q[11]
    SLICE_X50Y89         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    picorv32_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.818     1.184    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X50Y89         FDRE                                         r  picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.052     1.201    picorv32_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y98     picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y106    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y110    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y110    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y98     picorv32_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y110    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y110    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y112    picorv32_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  picorv32_i/subprocessorClk/inst/clk_in1
  To Clock:  picorv32_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         picorv32_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_picorv32_subprocessorClk_0
  To Clock:  clk_out1_picorv32_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack        9.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 0.580ns (6.264%)  route 8.679ns (93.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 25.078 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         4.571    14.978    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X16Y30         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.566    25.078    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X16Y30         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[26]/C
                         clock pessimism              0.487    25.565    
                         clock uncertainty           -0.102    25.463    
    SLICE_X16Y30         FDRE (Setup_fdre_C_R)       -0.524    24.939    picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.580ns (6.579%)  route 8.236ns (93.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 25.079 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         4.128    14.535    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X10Y30         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.567    25.079    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[3]/C
                         clock pessimism              0.487    25.566    
                         clock uncertainty           -0.102    25.464    
    SLICE_X10Y30         FDRE (Setup_fdre_C_R)       -0.524    24.940    picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         24.940    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.404ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.580ns (6.579%)  route 8.236ns (93.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 25.079 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         4.128    14.535    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X10Y30         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.567    25.079    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X10Y30         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[4]/C
                         clock pessimism              0.487    25.566    
                         clock uncertainty           -0.102    25.464    
    SLICE_X10Y30         FDRE (Setup_fdre_C_R)       -0.524    24.940    picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         24.940    
                         arrival time                         -14.535    
  -------------------------------------------------------------------
                         slack                                 10.404    

Slack (MET) :             10.653ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/latched_is_lb_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 0.580ns (6.696%)  route 8.082ns (93.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns = ( 25.078 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.973    14.381    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X9Y29          FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_is_lb_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.566    25.078    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X9Y29          FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_is_lb_reg/C
                         clock pessimism              0.487    25.565    
                         clock uncertainty           -0.102    25.463    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.429    25.034    picorv32_i/processor/picorv32/inst/picorv32_core/latched_is_lb_reg
  -------------------------------------------------------------------
                         required time                         25.034    
                         arrival time                         -14.381    
  -------------------------------------------------------------------
                         slack                                 10.653    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.580ns (6.767%)  route 7.991ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 25.072 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.882    14.290    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.560    25.072    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[5]/C
                         clock pessimism              0.487    25.559    
                         clock uncertainty           -0.102    25.457    
    SLICE_X19Y24         FDRE (Setup_fdre_C_R)       -0.429    25.028    picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[5]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.580ns (6.767%)  route 7.991ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 25.072 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.882    14.290    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.560    25.072    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[6]/C
                         clock pessimism              0.487    25.559    
                         clock uncertainty           -0.102    25.457    
    SLICE_X19Y24         FDRE (Setup_fdre_C_R)       -0.429    25.028    picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.580ns (6.767%)  route 7.991ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 25.072 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.882    14.290    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.560    25.072    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[7]/C
                         clock pessimism              0.487    25.559    
                         clock uncertainty           -0.102    25.457    
    SLICE_X19Y24         FDRE (Setup_fdre_C_R)       -0.429    25.028    picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.580ns (6.767%)  route 7.991ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 25.072 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.882    14.290    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.560    25.072    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[8]/C
                         clock pessimism              0.487    25.559    
                         clock uncertainty           -0.102    25.457    
    SLICE_X19Y24         FDRE (Setup_fdre_C_R)       -0.429    25.028    picorv32_i/processor/picorv32/inst/picorv32_core/reg_next_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.580ns (6.767%)  route 7.991ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 25.072 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.882    14.290    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.560    25.072    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[6]/C
                         clock pessimism              0.487    25.559    
                         clock uncertainty           -0.102    25.457    
    SLICE_X19Y24         FDRE (Setup_fdre_C_R)       -0.429    25.028    picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 10.738    

Slack (MET) :             10.738ns  (required time - arrival time)
  Source:                 picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@20.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 0.580ns (6.767%)  route 7.991ns (93.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.072ns = ( 25.072 - 20.000 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.806     1.806    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.835     5.719    picorv32_i/processor/riscvReset/U0/slowest_sync_clk
    SLICE_X5Y47          FDRE                                         r  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.456     6.175 f  picorv32_i/processor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=69, routed)          4.108    10.283    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/resetn
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.124    10.407 r  picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/trap_i_1/O
                         net (fo=195, routed)         3.882    14.290    picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul_n_1
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        1.612    21.612    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        1.560    25.072    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X19Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[7]/C
                         clock pessimism              0.487    25.559    
                         clock uncertainty           -0.102    25.457    
    SLICE_X19Y24         FDRE (Setup_fdre_C_R)       -0.429    25.028    picorv32_i/processor/picorv32/inst/picorv32_core/reg_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         25.028    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                 10.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_uj_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.581     1.782    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X11Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[28]/Q
                         net (fo=9, routed)           0.066     1.989    picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg_n_0_[28]
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.045     2.034 r  picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_uj[8]_i_1/O
                         net (fo=1, routed)           0.000     2.034    picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_uj[8]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_uj_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.847     2.369    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X10Y24         FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_uj_reg[8]/C
                         clock pessimism             -0.574     1.795    
    SLICE_X10Y24         FDRE (Hold_fdre_C_D)         0.121     1.916    picorv32_i/processor/picorv32/inst/picorv32_core/decoded_imm_uj_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X9Y27          FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg[8]/Q
                         net (fo=3, routed)           0.066     1.992    picorv32_i/processor/picorv32/inst/picorv32_core/mem_rdata_q_reg_n_0_[8]
    SLICE_X8Y27          LUT5 (Prop_lut5_I4_O)        0.045     2.037 r  picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.037    picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rd[1]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.850     2.372    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X8Y27          FDRE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rd_reg[1]/C
                         clock pessimism             -0.574     1.798    
    SLICE_X8Y27          FDRE (Hold_fdre_C_D)         0.121     1.919    picorv32_i/processor/picorv32/inst/picorv32_core/decoded_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.594     1.795    picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X19Y49         FDRE                                         r  picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.936 r  picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.992    picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X19Y49         FDRE                                         r  picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.864     2.386    picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X19Y49         FDRE                                         r  picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.591     1.795    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.075     1.870    picorv32_i/processor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMD32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_picorv32_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_picorv32_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_picorv32_subprocessorClk_0 rise@0.000ns - clk_out1_picorv32_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.598%)  route 0.305ns (68.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.597     0.597    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.584     1.785    picorv32_i/processor/picorv32/inst/picorv32_core/clk
    SLICE_X13Y27         FDSE                                         r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDSE (Prop_fdse_C_Q)         0.141     1.926 r  picorv32_i/processor/picorv32/inst/picorv32_core/latched_rd_reg[1]/Q
                         net (fo=97, routed)          0.305     2.231    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/ADDRD1
    SLICE_X14Y28         RAMS32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_picorv32_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  picorv32_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3863, routed)        0.864     0.864    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_picorv32_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=1179, routed)        0.851     2.373    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/WCLK
    SLICE_X14Y28         RAMS32                                       r  picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.574     1.799    
    SLICE_X14Y28         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.108    picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y9       picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y12      picorv32_i/processor/picorv32/inst/picorv32_core/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     picorv32_i/processor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y23     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y26     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y26     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y21     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y28     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X18Y28     picorv32_i/processor/picorv32/inst/picorv32_core/cpuregs_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_picorv32_subprocessorClk_0
  To Clock:  clkfbout_picorv32_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_picorv32_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  picorv32_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



