 
set ::env(PROJECT_NAME) 3des_vhdl
set ::env(DESIGN_TOP) tdes_top
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/3des_vhdl/rtl/VHDL
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/3des_vhdl/rtl/VHDL/tdes_top.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design