$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Wed Nov 19 10:45:38 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 Result[0]~output_o $end
$var wire 1 8 Result[1]~output_o $end
$var wire 1 9 Result[2]~output_o $end
$var wire 1 : Result[3]~output_o $end
$var wire 1 ; Result[4]~output_o $end
$var wire 1 < Result[5]~output_o $end
$var wire 1 = Result[6]~output_o $end
$var wire 1 > Result[7]~output_o $end
$var wire 1 ? NZVC[0]~output_o $end
$var wire 1 @ NZVC[1]~output_o $end
$var wire 1 A NZVC[2]~output_o $end
$var wire 1 B NZVC[3]~output_o $end
$var wire 1 C A[0]~input_o $end
$var wire 1 D B[0]~input_o $end
$var wire 1 E Add0~0_combout $end
$var wire 1 F ALU_Sel[1]~input_o $end
$var wire 1 G ALU_Sel[2]~input_o $end
$var wire 1 H ALU_Sel[0]~input_o $end
$var wire 1 I Equal0~0_combout $end
$var wire 1 J Equal0~0clkctrl_outclk $end
$var wire 1 K Result[0]$latch~combout $end
$var wire 1 L B[1]~input_o $end
$var wire 1 M A[1]~input_o $end
$var wire 1 N Add0~1 $end
$var wire 1 O Add0~2_combout $end
$var wire 1 P Result[1]$latch~combout $end
$var wire 1 Q B[2]~input_o $end
$var wire 1 R A[2]~input_o $end
$var wire 1 S Add0~3 $end
$var wire 1 T Add0~4_combout $end
$var wire 1 U Result[2]$latch~combout $end
$var wire 1 V B[3]~input_o $end
$var wire 1 W A[3]~input_o $end
$var wire 1 X Add0~5 $end
$var wire 1 Y Add0~6_combout $end
$var wire 1 Z Result[3]$latch~combout $end
$var wire 1 [ B[4]~input_o $end
$var wire 1 \ A[4]~input_o $end
$var wire 1 ] Add0~7 $end
$var wire 1 ^ Add0~8_combout $end
$var wire 1 _ Result[4]$latch~combout $end
$var wire 1 ` A[5]~input_o $end
$var wire 1 a B[5]~input_o $end
$var wire 1 b Add0~9 $end
$var wire 1 c Add0~10_combout $end
$var wire 1 d Result[5]$latch~combout $end
$var wire 1 e B[6]~input_o $end
$var wire 1 f A[6]~input_o $end
$var wire 1 g Add0~11 $end
$var wire 1 h Add0~12_combout $end
$var wire 1 i Result[6]$latch~combout $end
$var wire 1 j B[7]~input_o $end
$var wire 1 k A[7]~input_o $end
$var wire 1 l Add0~13 $end
$var wire 1 m Add0~14_combout $end
$var wire 1 n Result[7]$latch~combout $end
$var wire 1 o Add0~15 $end
$var wire 1 p Add0~16_combout $end
$var wire 1 q NZVC[0]$latch~combout $end
$var wire 1 r ALU_PROCESS~0_combout $end
$var wire 1 s NZVC[1]$latch~combout $end
$var wire 1 t Equal1~0_combout $end
$var wire 1 u Equal1~1_combout $end
$var wire 1 v Equal1~2_combout $end
$var wire 1 w NZVC[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111011 !
b0 "
b11 #
0'
0&
0%
1$
0/
1.
1-
1,
1+
1*
1)
1(
x0
01
12
x3
14
15
16
07
18
19
1:
1;
1<
1=
1>
0?
0@
0A
1B
1C
1D
0E
0F
0G
0H
1I
1J
0K
1L
1M
1N
1O
1P
0Q
0R
0S
1T
1U
0V
1W
0X
1Y
1Z
0[
1\
1]
1^
1_
1`
0a
0b
1c
1d
0e
1f
1g
1h
1i
0j
1k
0l
1m
1n
1o
0p
0q
1r
0s
0t
0u
0v
0w
$end
#130000
b1111011 !
b111011 !
b11011 !
b1011 !
b11 !
b111 !
b101 !
b10000011 #
b11000011 #
b11100011 #
b11110011 #
b11111011 #
1V
1[
1a
1e
1j
0M
1R
0W
0\
0`
0f
0k
00
0O
1X
0T
0]
0Y
0P
0U
1b
0^
1t
08
09
0.
0-
0Z
0g
0c
0:
0,
0_
1l
0h
1u
0;
0+
0d
0o
0m
0<
0*
0i
1p
1v
0=
0)
0n
0B
0>
0$
0(
1q
1w
1?
1A
1'
1%
#280000
b11111010 #
b10000101 !
b11000101 !
b11100101 !
b11110101 !
b11111101 !
b11111111 !
b1111010 #
b111010 #
b11010 #
b1010 #
b10 #
1M
1W
1\
1`
1f
1k
0D
0V
0[
0a
0e
0j
10
1O
0N
1E
0t
0O
1P
1K
0v
18
17
1.
1/
0P
08
0.
0w
0A
0%
#430000
b11111110 !
b0 #
b11111010 !
b1111010 !
b1011010 !
b1001010 !
b1000010 !
b1000000 !
b1000000 #
0L
1e
0C
0M
0R
0W
0\
0`
0k
00
1S
1h
0E
0X
1T
1]
1Y
0b
1^
1g
1c
1o
1m
0T
0Y
0^
0c
0u
0h
0p
0r
1i
0K
1U
1Z
1_
1d
1n
1t
1u
1=
07
19
1:
1;
1<
1B
1>
1)
0/
1-
1,
1+
1*
1$
1(
0U
0Z
0_
0d
0i
0q
1s
09
0:
0;
0<
0=
0?
1@
0-
0,
0+
0*
0)
0'
1&
#580000
b0 !
b0 #
0e
0f
10
0l
0m
1v
1r
0n
0B
0>
0$
0(
1w
0s
1A
0@
1%
0&
#1000000
