
lab_GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000220  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000350  08000358  00010358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000350  08000350  00010358  2**0
                  CONTENTS
  4 .ARM          00000000  08000350  08000350  00010358  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000350  08000358  00010358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000350  08000350  00010350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000354  08000354  00010354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000358  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000358  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010358  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000010a  00000000  00000000  00010381  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000096  00000000  00000000  0001048b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000000c0  00000000  00000000  00010521  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000058  00000000  00000000  000105e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000040  00000000  00000000  00010640  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000f5c  00000000  00000000  00010680  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000044d  00000000  00000000  000115dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00003d73  00000000  00000000  00011a29  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0001579c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000009c  00000000  00000000  00015818  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000338 	.word	0x08000338

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000338 	.word	0x08000338

08000170 <init_CLOCK>:
#define RCC_BASE 		0X40021000
#define RCC_APB2ENR 	*(volatile uint32_t *)(RCC_BASE + 0x18)


void init_CLOCK()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//Bit_2 IOPAEN: I/O port A clock enable (1 : I/O port A clock enabled)
	SET_BIT(RCC_APB2ENR , 2);
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <init_CLOCK+0x24>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <init_CLOCK+0x24>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6013      	str	r3, [r2, #0]

	//Bit_3 IOPBEN: I/O port B clock enable (1 : I/O port B clock enabled)
	SET_BIT(RCC_APB2ENR , 3);
 8000180:	4b04      	ldr	r3, [pc, #16]	; (8000194 <init_CLOCK+0x24>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	4a03      	ldr	r2, [pc, #12]	; (8000194 <init_CLOCK+0x24>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6013      	str	r3, [r2, #0]
}
 800018c:	bf00      	nop
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	40021018 	.word	0x40021018

08000198 <init_GPIO>:


void init_GPIO()
{
 8000198:	b480      	push	{r7}
 800019a:	af00      	add	r7, sp, #0
	// all input pins A [0:15] configuration is analog mode
	GPIOA_CRL = 0x0;
 800019c:	4b1f      	ldr	r3, [pc, #124]	; (800021c <init_GPIO+0x84>)
 800019e:	2200      	movs	r2, #0
 80001a0:	601a      	str	r2, [r3, #0]
	GPIOA_CRH = 0x0;
 80001a2:	4b1f      	ldr	r3, [pc, #124]	; (8000220 <init_GPIO+0x88>)
 80001a4:	2200      	movs	r2, #0
 80001a6:	601a      	str	r2, [r3, #0]

	// PA1 I/P
	GPIOA_CRL &= ~(0b11 << 4); // MODE : 00: Input mode (reset state)
 80001a8:	4b1c      	ldr	r3, [pc, #112]	; (800021c <init_GPIO+0x84>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a1b      	ldr	r2, [pc, #108]	; (800021c <init_GPIO+0x84>)
 80001ae:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80001b2:	6013      	str	r3, [r2, #0]
	GPIOA_CRL |= (0b01 << 6);  // CNF  : 01: Floating input (input Mode)
 80001b4:	4b19      	ldr	r3, [pc, #100]	; (800021c <init_GPIO+0x84>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a18      	ldr	r2, [pc, #96]	; (800021c <init_GPIO+0x84>)
 80001ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80001be:	6013      	str	r3, [r2, #0]

	// PA13 I/P
	GPIOA_CRH &= ~(0b11 << 20); // MODE : 00: Input mode (reset state)
 80001c0:	4b17      	ldr	r3, [pc, #92]	; (8000220 <init_GPIO+0x88>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	4a16      	ldr	r2, [pc, #88]	; (8000220 <init_GPIO+0x88>)
 80001c6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80001ca:	6013      	str	r3, [r2, #0]
	GPIOA_CRH |= (0b01 << 22);  // CNF  : 01: Floating input (input Mode)
 80001cc:	4b14      	ldr	r3, [pc, #80]	; (8000220 <init_GPIO+0x88>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a13      	ldr	r2, [pc, #76]	; (8000220 <init_GPIO+0x88>)
 80001d2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80001d6:	6013      	str	r3, [r2, #0]


	// all input pins [0:7] configuration is analog mode
	GPIOB_CRL = 0x0;
 80001d8:	4b12      	ldr	r3, [pc, #72]	; (8000224 <init_GPIO+0x8c>)
 80001da:	2200      	movs	r2, #0
 80001dc:	601a      	str	r2, [r3, #0]
	GPIOB_CRH = 0x0;
 80001de:	4b12      	ldr	r3, [pc, #72]	; (8000228 <init_GPIO+0x90>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	601a      	str	r2, [r3, #0]

	// PB1 O/P
	GPIOB_CRL |= (0b01 << 4);  // MODE : 01: Output mode, max speed 10 MHz.
 80001e4:	4b0f      	ldr	r3, [pc, #60]	; (8000224 <init_GPIO+0x8c>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0e      	ldr	r2, [pc, #56]	; (8000224 <init_GPIO+0x8c>)
 80001ea:	f043 0310 	orr.w	r3, r3, #16
 80001ee:	6013      	str	r3, [r2, #0]
	GPIOB_CRL &= ~(0b11 << 6); // CNF : 00: General purpose output push-pull
 80001f0:	4b0c      	ldr	r3, [pc, #48]	; (8000224 <init_GPIO+0x8c>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a0b      	ldr	r2, [pc, #44]	; (8000224 <init_GPIO+0x8c>)
 80001f6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80001fa:	6013      	str	r3, [r2, #0]


	// PB13 O/P
	GPIOB_CRH |= (0b01 << 20);  // MODE : 01: Output mode, max speed 10 MHz.
 80001fc:	4b0a      	ldr	r3, [pc, #40]	; (8000228 <init_GPIO+0x90>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a09      	ldr	r2, [pc, #36]	; (8000228 <init_GPIO+0x90>)
 8000202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000206:	6013      	str	r3, [r2, #0]
	GPIOB_CRH &= ~(0b01 << 22); // CNF : 00: General purpose output push-pull
 8000208:	4b07      	ldr	r3, [pc, #28]	; (8000228 <init_GPIO+0x90>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a06      	ldr	r2, [pc, #24]	; (8000228 <init_GPIO+0x90>)
 800020e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000212:	6013      	str	r3, [r2, #0]
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	40010800 	.word	0x40010800
 8000220:	40010804 	.word	0x40010804
 8000224:	40010c00 	.word	0x40010c00
 8000228:	40010c04 	.word	0x40010c04

0800022c <main>:



int main()
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b082      	sub	sp, #8
 8000230:	af00      	add	r7, sp, #0
	init_CLOCK();
 8000232:	f7ff ff9d 	bl	8000170 <init_CLOCK>
	init_GPIO();
 8000236:	f7ff ffaf 	bl	8000198 <init_GPIO>

	//super loop
	while(1)
	{
		// pull up single press
		if( RED_BIT(GPIOA_IDR , 1) == 0 )
 800023a:	4b16      	ldr	r3, [pc, #88]	; (8000294 <main+0x68>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	f003 0302 	and.w	r3, r3, #2
 8000242:	2b00      	cmp	r3, #0
 8000244:	d10c      	bne.n	8000260 <main+0x34>
		{
			TOG_BIT(GPIOB_ODR , 1);
 8000246:	4b14      	ldr	r3, [pc, #80]	; (8000298 <main+0x6c>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	4a13      	ldr	r2, [pc, #76]	; (8000298 <main+0x6c>)
 800024c:	f083 0302 	eor.w	r3, r3, #2
 8000250:	6013      	str	r3, [r2, #0]
			while( RED_BIT(GPIOA_IDR , 1) == 0 );
 8000252:	bf00      	nop
 8000254:	4b0f      	ldr	r3, [pc, #60]	; (8000294 <main+0x68>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	f003 0302 	and.w	r3, r3, #2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d0f9      	beq.n	8000254 <main+0x28>
		}

		// pull down multiple press
		if( RED_BIT(GPIOA_IDR , 13) == 1 )
 8000260:	4b0c      	ldr	r3, [pc, #48]	; (8000294 <main+0x68>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	0b5b      	lsrs	r3, r3, #13
 8000266:	f003 0301 	and.w	r3, r3, #1
 800026a:	2b01      	cmp	r3, #1
 800026c:	d105      	bne.n	800027a <main+0x4e>
		{
			TOG_BIT(GPIOB_ODR , 13);
 800026e:	4b0a      	ldr	r3, [pc, #40]	; (8000298 <main+0x6c>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4a09      	ldr	r2, [pc, #36]	; (8000298 <main+0x6c>)
 8000274:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8000278:	6013      	str	r3, [r2, #0]
		}

		for (int i = 0 ; i < 10000 ; ++i);
 800027a:	2300      	movs	r3, #0
 800027c:	607b      	str	r3, [r7, #4]
 800027e:	e002      	b.n	8000286 <main+0x5a>
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	3301      	adds	r3, #1
 8000284:	607b      	str	r3, [r7, #4]
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f242 720f 	movw	r2, #9999	; 0x270f
 800028c:	4293      	cmp	r3, r2
 800028e:	ddf7      	ble.n	8000280 <main+0x54>
		if( RED_BIT(GPIOA_IDR , 1) == 0 )
 8000290:	e7d3      	b.n	800023a <main+0xe>
 8000292:	bf00      	nop
 8000294:	40010808 	.word	0x40010808
 8000298:	40010c0c 	.word	0x40010c0c

0800029c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800029c:	480d      	ldr	r0, [pc, #52]	; (80002d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800029e:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80002a0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002a4:	480c      	ldr	r0, [pc, #48]	; (80002d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80002a6:	490d      	ldr	r1, [pc, #52]	; (80002dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a8:	4a0d      	ldr	r2, [pc, #52]	; (80002e0 <LoopForever+0xe>)
  movs r3, #0
 80002aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002ac:	e002      	b.n	80002b4 <LoopCopyDataInit>

080002ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002b2:	3304      	adds	r3, #4

080002b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b8:	d3f9      	bcc.n	80002ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ba:	4a0a      	ldr	r2, [pc, #40]	; (80002e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002bc:	4c0a      	ldr	r4, [pc, #40]	; (80002e8 <LoopForever+0x16>)
  movs r3, #0
 80002be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c0:	e001      	b.n	80002c6 <LoopFillZerobss>

080002c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002c4:	3204      	adds	r2, #4

080002c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c8:	d3fb      	bcc.n	80002c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ca:	f000 f811 	bl	80002f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002ce:	f7ff ffad 	bl	800022c <main>

080002d2 <LoopForever>:

LoopForever:
    b LoopForever
 80002d2:	e7fe      	b.n	80002d2 <LoopForever>
  ldr   r0, =_estack
 80002d4:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 80002d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002dc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e0:	08000358 	.word	0x08000358
  ldr r2, =_sbss
 80002e4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e8:	2000001c 	.word	0x2000001c

080002ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002ec:	e7fe      	b.n	80002ec <ADC1_2_IRQHandler>
	...

080002f0 <__libc_init_array>:
 80002f0:	b570      	push	{r4, r5, r6, lr}
 80002f2:	2500      	movs	r5, #0
 80002f4:	4e0c      	ldr	r6, [pc, #48]	; (8000328 <__libc_init_array+0x38>)
 80002f6:	4c0d      	ldr	r4, [pc, #52]	; (800032c <__libc_init_array+0x3c>)
 80002f8:	1ba4      	subs	r4, r4, r6
 80002fa:	10a4      	asrs	r4, r4, #2
 80002fc:	42a5      	cmp	r5, r4
 80002fe:	d109      	bne.n	8000314 <__libc_init_array+0x24>
 8000300:	f000 f81a 	bl	8000338 <_init>
 8000304:	2500      	movs	r5, #0
 8000306:	4e0a      	ldr	r6, [pc, #40]	; (8000330 <__libc_init_array+0x40>)
 8000308:	4c0a      	ldr	r4, [pc, #40]	; (8000334 <__libc_init_array+0x44>)
 800030a:	1ba4      	subs	r4, r4, r6
 800030c:	10a4      	asrs	r4, r4, #2
 800030e:	42a5      	cmp	r5, r4
 8000310:	d105      	bne.n	800031e <__libc_init_array+0x2e>
 8000312:	bd70      	pop	{r4, r5, r6, pc}
 8000314:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000318:	4798      	blx	r3
 800031a:	3501      	adds	r5, #1
 800031c:	e7ee      	b.n	80002fc <__libc_init_array+0xc>
 800031e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000322:	4798      	blx	r3
 8000324:	3501      	adds	r5, #1
 8000326:	e7f2      	b.n	800030e <__libc_init_array+0x1e>
 8000328:	08000350 	.word	0x08000350
 800032c:	08000350 	.word	0x08000350
 8000330:	08000350 	.word	0x08000350
 8000334:	08000354 	.word	0x08000354

08000338 <_init>:
 8000338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800033a:	bf00      	nop
 800033c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800033e:	bc08      	pop	{r3}
 8000340:	469e      	mov	lr, r3
 8000342:	4770      	bx	lr

08000344 <_fini>:
 8000344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000346:	bf00      	nop
 8000348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800034a:	bc08      	pop	{r3}
 800034c:	469e      	mov	lr, r3
 800034e:	4770      	bx	lr
