{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574636429066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574636429075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 20:00:28 2019 " "Processing started: Sun Nov 24 20:00:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574636429075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636429075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cpu_pipline -c Cpu_pipline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cpu_pipline -c Cpu_pipline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636429075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574636433625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574636433625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454118 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-Behavioral " "Found design unit 1: mux_2-Behavioral" {  } { { "mux2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mux2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454135 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pipline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_pipline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu_pipline-Behavioral " "Found design unit 1: Cpu_pipline-Behavioral" {  } { { "Cpu_pipline.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454176 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu_pipline " "Found entity 1: Cpu_pipline" {  } { { "Cpu_pipline.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl_2-Behavioral " "Found design unit 1: shl_2-Behavioral" {  } { { "shl_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454198 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl_2 " "Found entity 1: shl_2" {  } { { "shl_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shl_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-tb " "Found design unit 1: extend-tb" {  } { { "extend.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/extend.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454210 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/extend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma32b-Behavioral " "Found design unit 1: soma32b-Behavioral" {  } { { "soma32b.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454225 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma32b " "Found entity 1: soma32b" {  } { { "soma32b.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pc-count " "Found design unit 1: reg_pc-count" {  } { { "reg_pc.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454242 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pc " "Found entity 1: reg_pc" {  } { { "reg_pc.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mini_mux_2-Behavioral " "Found design unit 1: mini_mux_2-Behavioral" {  } { { "mini_mux_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454264 ""} { "Info" "ISGN_ENTITY_NAME" "1 mini_mux_2 " "Found entity 1: mini_mux_2" {  } { { "mini_mux_2.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/mini_mux_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIDEX-exe " "Found design unit 1: RegIDEX-exe" {  } { { "RegIDEX.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIDEX " "Found entity 1: RegIDEX" {  } { { "RegIDEX.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegIFID-exe " "Found design unit 1: RegIFID-exe" {  } { { "RegIFID.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454301 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegIFID " "Found entity 1: RegIFID" {  } { { "RegIFID.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegIFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegMEMWB-exe " "Found design unit 1: RegMEMWB-exe" {  } { { "RegMEMWB.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454314 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegMEMWB " "Found entity 1: RegMEMWB" {  } { { "RegMEMWB.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegMEMWB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegEXMEM-exe " "Found design unit 1: RegEXMEM-exe" {  } { { "RegEXMEM.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454330 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegEXMEM " "Found entity 1: RegEXMEM" {  } { { "RegEXMEM.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/RegEXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_f-regs " "Found design unit 1: reg_f-regs" {  } { { "reg_f.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454346 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_f " "Found entity 1: reg_f" {  } { { "reg_f.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-imem " "Found design unit 1: data_mem-imem" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454366 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-CONTROL_UNIT " "Found design unit 1: CONTROL-CONTROL_UNIT" {  } { { "CONTROL.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454380 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-instruction " "Found design unit 1: instruction_memory-instruction" {  } { { "instruction_memory.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454394 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-ADDER " "Found design unit 1: somador-ADDER" {  } { { "somador.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/somador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454406 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/somador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_jump-Behavioral " "Found design unit 1: shift_jump-Behavioral" {  } { { "shift_jump.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454423 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_jump " "Found entity 1: shift_jump" {  } { { "shift_jump.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/shift_jump.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636454423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cpu_pipline " "Elaborating entity \"Cpu_pipline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574636454733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM\"" {  } { { "Cpu_pipline.vhd" "IM" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory instruction_memory.vhd(268) " "VHDL Process Statement warning at instruction_memory.vhd(268): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "instruction_memory.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574636454881 "|Cpu_pipline|instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "memory\[140..200\] instruction_memory.vhd(25) " "Using initial value X (don't care) for net \"memory\[140..200\]\" at instruction_memory.vhd(25)" {  } { { "instruction_memory.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/instruction_memory.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636454881 "|Cpu_pipline|instruction_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma32b soma32b:pc_4 " "Elaborating entity \"soma32b\" for hierarchy \"soma32b:pc_4\"" {  } { { "Cpu_pipline.vhd" "pc_4" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454886 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NUM2 soma32b.vhd(14) " "VHDL Signal Declaration warning at soma32b.vhd(14): used explicit default value for signal \"NUM2\" because signal was never assigned a value" {  } { { "soma32b.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/soma32b.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1574636454891 "|Cpu_pipline|soma32b:pc_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pc reg_pc:pc " "Elaborating entity \"reg_pc\" for hierarchy \"reg_pc:pc\"" {  } { { "Cpu_pipline.vhd" "pc" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_branch " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_branch\"" {  } { { "Cpu_pipline.vhd" "mux_branch" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIFID RegIFID:ifid " "Elaborating entity \"RegIFID\" for hierarchy \"RegIFID:ifid\"" {  } { { "Cpu_pipline.vhd" "ifid" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_f reg_f:banco_reg " "Elaborating entity \"reg_f\" for hierarchy \"reg_f:banco_reg\"" {  } { { "Cpu_pipline.vhd" "banco_reg" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454955 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regwrite reg_f.vhd(38) " "VHDL Process Statement warning at reg_f.vhd(38): signal \"regwrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_f.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574636454985 "|Cpu_pipline|reg_f:banco_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_register reg_f.vhd(38) " "VHDL Process Statement warning at reg_f.vhd(38): signal \"write_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_f.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/reg_f.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574636454985 "|Cpu_pipline|reg_f:banco_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:sign_extend " "Elaborating entity \"extend\" for hierarchy \"extend:sign_extend\"" {  } { { "Cpu_pipline.vhd" "sign_extend" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636454989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_jump shift_jump:shift " "Elaborating entity \"shift_jump\" for hierarchy \"shift_jump:shift\"" {  } { { "Cpu_pipline.vhd" "shift" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:ctrl " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:ctrl\"" {  } { { "Cpu_pipline.vhd" "ctrl" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455018 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JM CONTROL.vhd(26) " "VHDL Process Statement warning at CONTROL.vhd(26): inferring latch(es) for signal or variable \"JM\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574636455024 "|Cpu_pipline|CONTROL:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JM CONTROL.vhd(26) " "Inferred latch for \"JM\" at CONTROL.vhd(26)" {  } { { "CONTROL.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/CONTROL.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636455025 "|Cpu_pipline|CONTROL:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIDEX RegIDEX:idex " "Elaborating entity \"RegIDEX\" for hierarchy \"RegIDEX:idex\"" {  } { { "Cpu_pipline.vhd" "idex" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:calcula_branch " "Elaborating entity \"somador\" for hierarchy \"somador:calcula_branch\"" {  } { { "Cpu_pipline.vhd" "calcula_branch" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ula_principal " "Elaborating entity \"ALU\" for hierarchy \"ALU:ula_principal\"" {  } { { "Cpu_pipline.vhd" "ula_principal" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574636455118 "|Cpu_pipline|ALU:ula_principal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux ALU.vhd(70) " "VHDL Process Statement warning at ALU.vhd(70): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574636455118 "|Cpu_pipline|ALU:ula_principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mini_mux_2 mini_mux_2:regdst_mux " "Elaborating entity \"mini_mux_2\" for hierarchy \"mini_mux_2:regdst_mux\"" {  } { { "Cpu_pipline.vhd" "regdst_mux" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_2 shl_2:shift_exec " "Elaborating entity \"shl_2\" for hierarchy \"shl_2:shift_exec\"" {  } { { "Cpu_pipline.vhd" "shift_exec" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEXMEM RegEXMEM:exme " "Elaborating entity \"RegEXMEM\" for hierarchy \"RegEXMEM:exme\"" {  } { { "Cpu_pipline.vhd" "exme" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:memoria_dados " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:memoria_dados\"" {  } { { "Cpu_pipline.vhd" "memoria_dados" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMEMWB RegMEMWB:mewb " "Elaborating entity \"RegMEMWB\" for hierarchy \"RegMEMWB:mewb\"" {  } { { "Cpu_pipline.vhd" "mewb" { Text "E:/Vhdl pipline final/Cpu_pipline/Cpu_pipline.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636455177 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[31\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[31\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[30\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[30\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[29\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[29\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[28\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[28\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[27\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[27\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[26\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[26\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[25\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[25\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[24\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[24\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[23\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[23\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[22\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[22\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[21\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[21\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[20\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[20\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[19\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[19\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[18\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[18\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[17\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[17\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[16\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[16\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[15\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[15\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[14\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[14\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[13\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[13\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[12\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[12\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[11\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[11\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[10\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[10\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[9\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[9\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[8\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[8\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[7\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[7\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[6\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[6\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[5\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[5\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[4\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[4\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[3\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[3\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[2\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[2\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[1\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[1\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_mem:memoria_dados\|read_data\[0\] " "Converted tri-state buffer \"data_mem:memoria_dados\|read_data\[0\]\" feeding internal logic into a wire" {  } { { "data_mem.vhd" "" { Text "E:/Vhdl pipline final/Cpu_pipline/data_mem.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574636456226 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574636456226 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_f:banco_reg\|registers_rtl_0 " "Inferred RAM node \"reg_f:banco_reg\|registers_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1574636457211 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_f:banco_reg\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_f:banco_reg\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_f:banco_reg\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"reg_f:banco_reg\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574636459579 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574636459579 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574636459579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_f:banco_reg\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"reg_f:banco_reg\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636460854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_f:banco_reg\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"reg_f:banco_reg\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574636460856 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574636460856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "E:/Vhdl pipline final/Cpu_pipline/db/altsyncram_esg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574636460965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636460965 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574636462979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574636467524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574636468767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574636468767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4739 " "Implemented 4739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574636470443 ""} { "Info" "ICUT_CUT_TM_OPINS" "416 " "Implemented 416 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574636470443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4258 " "Implemented 4258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574636470443 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574636470443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574636470443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574636470600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 20:01:10 2019 " "Processing ended: Sun Nov 24 20:01:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574636470600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574636470600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574636470600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574636470600 ""}
