--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38424 paths analyzed, 4148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.957ns.
--------------------------------------------------------------------------------
Slack:                  10.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.487ns (0.830 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X11Y18.C5      net (fanout=24)       3.868   t/b/counter[1]
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (2.214ns logic, 8.195ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  10.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a46/tmp1 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.929ns (Levels of Logic = 3)
  Clock Path Skew:      0.507ns (1.285 - 0.778)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a46/tmp1 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y5.AQ       Tcko                  0.525   t/tmp1_55
                                                       t/a46/tmp1
    SLICE_X17Y6.B1       net (fanout=2)        1.180   t/tmp1_55
    SLICE_X17Y6.B        Tilo                  0.259   t/b/N1988
                                                       t/b/Mmux__n0196128_SW0_SW0
    SLICE_X11Y18.C2      net (fanout=1)        1.942   t/b/N1988
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.929ns (2.480ns logic, 7.449ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  10.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.815ns (Levels of Logic = 2)
  Clock Path Skew:      0.471ns (0.814 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X14Y24.A5      net (fanout=24)       3.683   t/b/counter[1]
    SLICE_X14Y24.A       Tilo                  0.235   t/b/Mmux__n019662
                                                       t/b/Mmux__n019668_SW0
    SLICE_X13Y43.B1      net (fanout=1)        1.963   t/b/N1093
    SLICE_X13Y43.B       Tilo                  0.259   t/b/N1094
                                                       t/b/Mmux__n019669
    OLOGIC_X6Y63.D1      net (fanout=1)        1.979   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.815ns (2.190ns logic, 7.625ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  10.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data46_10 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.829ns (Levels of Logic = 3)
  Clock Path Skew:      0.503ns (1.285 - 0.782)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data46_10 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y3.CQ       Tcko                  0.430   t/signal46[10]
                                                       t/o/data46_10
    SLICE_X17Y6.B4       net (fanout=6)        1.175   t/signal46[10]
    SLICE_X17Y6.B        Tilo                  0.259   t/b/N1988
                                                       t/b/Mmux__n0196128_SW0_SW0
    SLICE_X11Y18.C2      net (fanout=1)        1.942   t/b/N1988
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.829ns (2.385ns logic, 7.444ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  10.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.723ns (Levels of Logic = 2)
  Clock Path Skew:      0.487ns (0.830 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X11Y18.C6      net (fanout=23)       3.270   t/b/counter[3]
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.723ns (2.126ns logic, 7.597ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  11.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a46/tmp0 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.400ns (Levels of Logic = 3)
  Clock Path Skew:      0.503ns (1.285 - 0.782)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a46/tmp0 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.BQ       Tcko                  0.430   t/tmp0_55
                                                       t/a46/tmp0
    SLICE_X17Y6.B6       net (fanout=4)        0.746   t/tmp0_55
    SLICE_X17Y6.B        Tilo                  0.259   t/b/N1988
                                                       t/b/Mmux__n0196128_SW0_SW0
    SLICE_X11Y18.C2      net (fanout=1)        1.942   t/b/N1988
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.400ns (2.385ns logic, 7.015ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  11.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.356ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.828 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X5Y25.A4       net (fanout=23)       3.506   t/b/counter[3]
    SLICE_X5Y25.A        Tilo                  0.259   t/b/Mmux__n0196162
                                                       t/b/Mmux__n0196168_SW0
    SLICE_X0Y46.A2       net (fanout=1)        2.396   t/b/N1102
    SLICE_X0Y46.A        Tilo                  0.254   t/a41/_n0058_inv5
                                                       t/b/Mmux__n0196169
    OLOGIC_X0Y61.D1      net (fanout=1)        1.333   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (2.121ns logic, 7.235ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  11.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.287ns (Levels of Logic = 2)
  Clock Path Skew:      0.488ns (0.831 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X10Y25.C1      net (fanout=23)       3.392   t/b/counter[3]
    SLICE_X10Y25.C       Tilo                  0.235   t/b/Mmux__n0196102
                                                       t/b/Mmux__n0196108_SW0
    SLICE_X11Y57.C5      net (fanout=1)        2.368   t/b/N1111
    SLICE_X11Y57.C       Tilo                  0.259   t/tmp0_35
                                                       t/b/Mmux__n0196109
    OLOGIC_X2Y63.D1      net (fanout=1)        1.425   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      9.287ns (2.102ns logic, 7.185ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  11.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a13/tmp0 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.277ns (Levels of Logic = 3)
  Clock Path Skew:      0.486ns (1.269 - 0.783)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a13/tmp0 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.BQ      Tcko                  0.430   t/tmp0_2
                                                       t/a13/tmp0
    SLICE_X23Y13.D1      net (fanout=4)        0.988   t/tmp0_2
    SLICE_X23Y13.D       Tilo                  0.259   t/b/N1121
                                                       t/b/Mmux__n019646_SW1
    SLICE_X16Y28.B1      net (fanout=1)        2.019   t/b/N1121
    SLICE_X16Y28.B       Tilo                  0.254   t/signal30[10]
                                                       t/b/Mmux__n019647
    SLICE_X13Y54.C1      net (fanout=1)        2.452   t/b/Mmux__n019646
    SLICE_X13Y54.C       Tilo                  0.259   t/b/N1097
                                                       t/b/Mmux__n019649
    OLOGIC_X6Y61.D1      net (fanout=1)        1.438   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (2.380ns logic, 6.897ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.246ns (Levels of Logic = 2)
  Clock Path Skew:      0.488ns (0.831 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X7Y26.A6       net (fanout=23)       3.147   t/b/counter[3]
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.246ns (2.126ns logic, 7.120ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  11.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a54/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.262ns (Levels of Logic = 3)
  Clock Path Skew:      0.512ns (1.286 - 0.774)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a54/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   t/tmp1_53
                                                       t/a54/tmp1
    SLICE_X14Y14.A1      net (fanout=2)        0.992   t/tmp1_53
    SLICE_X14Y14.A       Tilo                  0.235   t/b/N1985
                                                       t/b/Mmux__n0196148_SW0_SW0
    SLICE_X7Y26.A1       net (fanout=1)        1.936   t/b/N1985
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.262ns (2.361ns logic, 6.901ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  11.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data63_10 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.197ns (Levels of Logic = 3)
  Clock Path Skew:      0.469ns (1.283 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data63_10 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y3.CQ        Tcko                  0.430   t/signal63[10]
                                                       t/o/data63_10
    SLICE_X3Y6.A3        net (fanout=6)        1.437   t/signal63[10]
    SLICE_X3Y6.A         Tilo                  0.259   t/a63/N1142
                                                       t/b/Mmux__n0196168_SW0_SW1
    SLICE_X5Y25.A6       net (fanout=1)        1.651   t/b/N1983
    SLICE_X5Y25.A        Tilo                  0.259   t/b/Mmux__n0196162
                                                       t/b/Mmux__n0196168_SW0
    SLICE_X0Y46.A2       net (fanout=1)        2.396   t/b/N1102
    SLICE_X0Y46.A        Tilo                  0.254   t/a41/_n0058_inv5
                                                       t/b/Mmux__n0196169
    OLOGIC_X0Y61.D1      net (fanout=1)        1.333   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.197ns (2.380ns logic, 6.817ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.159ns (Levels of Logic = 2)
  Clock Path Skew:      0.471ns (0.814 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X16Y28.B3      net (fanout=24)       3.060   t/b/counter[1]
    SLICE_X16Y28.B       Tilo                  0.254   t/signal30[10]
                                                       t/b/Mmux__n019647
    SLICE_X13Y54.C1      net (fanout=1)        2.452   t/b/Mmux__n019646
    SLICE_X13Y54.C       Tilo                  0.259   t/b/N1097
                                                       t/b/Mmux__n019649
    OLOGIC_X6Y61.D1      net (fanout=1)        1.438   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      9.159ns (2.209ns logic, 6.950ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.097ns (Levels of Logic = 2)
  Clock Path Skew:      0.435ns (1.152 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X21Y30.C3      net (fanout=24)       3.405   t/b/counter[1]
    SLICE_X21Y30.C       Tilo                  0.259   t/b/Mmux__n019622
                                                       t/b/Mmux__n019628_SW0
    SLICE_X21Y51.A4      net (fanout=1)        1.735   t/b/N1099
    SLICE_X21Y51.A       Tilo                  0.259   t/a8/_n00576
                                                       t/b/Mmux__n019629
    OLOGIC_X7Y63.D1      net (fanout=1)        1.743   t/b/_n0196[0]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   oData_0
                                                       t/b/oData_0
    -------------------------------------------------  ---------------------------
    Total                                      9.097ns (2.214ns logic, 6.883ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  11.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.488ns (0.831 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X10Y25.C5      net (fanout=24)       3.058   t/b/counter[1]
    SLICE_X10Y25.C       Tilo                  0.235   t/b/Mmux__n0196102
                                                       t/b/Mmux__n0196108_SW0
    SLICE_X11Y57.C5      net (fanout=1)        2.368   t/b/N1111
    SLICE_X11Y57.C       Tilo                  0.259   t/tmp0_35
                                                       t/b/Mmux__n0196109
    OLOGIC_X2Y63.D1      net (fanout=1)        1.425   t/b/_n0196[4]
    OLOGIC_X2Y63.CLK0    Todck                 1.178   oData_4
                                                       t/b/oData_4
    -------------------------------------------------  ---------------------------
    Total                                      9.041ns (2.190ns logic, 6.851ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  11.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data43_10 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.055ns (Levels of Logic = 3)
  Clock Path Skew:      0.511ns (1.285 - 0.774)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data43_10 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y4.CQ       Tcko                  0.525   t/signal43[10]
                                                       t/o/data43_10
    SLICE_X13Y6.A4       net (fanout=6)        0.539   t/signal43[10]
    SLICE_X13Y6.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_86_o
                                                       t/b/Mmux__n0196121
    SLICE_X11Y18.C3      net (fanout=1)        1.709   t/b/Mmux__n019612
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      9.055ns (2.480ns logic, 6.575ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  11.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a55/tmp1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.464ns (1.286 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a55/tmp1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y12.AQ       Tcko                  0.525   t/tmp1_54
                                                       t/a55/tmp1
    SLICE_X2Y14.A4       net (fanout=2)        0.716   t/tmp1_54
    SLICE_X2Y14.A        Tilo                  0.235   t/o/GND_7_o_GND_7_o_equal_110_o
                                                       t/b/Mmux__n0196148_SW0_SW1
    SLICE_X7Y26.A3       net (fanout=1)        1.845   t/b/N1986
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (2.456ns logic, 6.534ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data54_10 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.025ns (Levels of Logic = 3)
  Clock Path Skew:      0.511ns (1.286 - 0.775)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data54_10 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.CQ      Tcko                  0.476   t/signal54[10]
                                                       t/o/data54_10
    SLICE_X14Y14.A4      net (fanout=6)        0.709   t/signal54[10]
    SLICE_X14Y14.A       Tilo                  0.235   t/b/N1985
                                                       t/b/Mmux__n0196148_SW0_SW0
    SLICE_X7Y26.A1       net (fanout=1)        1.936   t/b/N1985
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (2.407ns logic, 6.618ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a43/tmp1 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.974ns (Levels of Logic = 3)
  Clock Path Skew:      0.513ns (1.285 - 0.772)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a43/tmp1 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.AQ       Tcko                  0.430   t/tmp1_23
                                                       t/a43/tmp1
    SLICE_X13Y6.A3       net (fanout=2)        0.553   t/tmp1_23
    SLICE_X13Y6.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_86_o
                                                       t/b/Mmux__n0196121
    SLICE_X11Y18.C3      net (fanout=1)        1.709   t/b/Mmux__n019612
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      8.974ns (2.385ns logic, 6.589ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  11.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a54/tmp0 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.938ns (Levels of Logic = 3)
  Clock Path Skew:      0.514ns (1.286 - 0.772)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a54/tmp0 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DQ      Tcko                  0.430   t/tmp0_53
                                                       t/a54/tmp0
    SLICE_X14Y14.A5      net (fanout=4)        0.668   t/tmp0_53
    SLICE_X14Y14.A       Tilo                  0.235   t/b/N1985
                                                       t/b/Mmux__n0196148_SW0_SW0
    SLICE_X7Y26.A1       net (fanout=1)        1.936   t/b/N1985
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.938ns (2.361ns logic, 6.577ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_3 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.810ns (Levels of Logic = 2)
  Clock Path Skew:      0.471ns (0.814 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_3 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.CQ      Tcko                  0.430   t/b/counter[5]
                                                       t/b/counter_3
    SLICE_X14Y24.A4      net (fanout=23)       2.766   t/b/counter[3]
    SLICE_X14Y24.A       Tilo                  0.235   t/b/Mmux__n019662
                                                       t/b/Mmux__n019668_SW0
    SLICE_X13Y43.B1      net (fanout=1)        1.963   t/b/N1093
    SLICE_X13Y43.B       Tilo                  0.259   t/b/N1094
                                                       t/b/Mmux__n019669
    OLOGIC_X6Y63.D1      net (fanout=1)        1.979   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (2.102ns logic, 6.708ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  11.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data22_10 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.824ns (Levels of Logic = 3)
  Clock Path Skew:      0.496ns (1.269 - 0.773)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data22_10 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y8.CQ       Tcko                  0.430   t/signal22[10]
                                                       t/o/data22_10
    SLICE_X21Y10.D3      net (fanout=6)        0.869   t/signal22[10]
    SLICE_X21Y10.D       Tilo                  0.259   t/b/N1973
                                                       t/b/Mmux__n019668_SW0_SW0
    SLICE_X14Y24.A6      net (fanout=1)        1.652   t/b/N1973
    SLICE_X14Y24.A       Tilo                  0.235   t/b/Mmux__n019662
                                                       t/b/Mmux__n019668_SW0
    SLICE_X13Y43.B1      net (fanout=1)        1.963   t/b/N1093
    SLICE_X13Y43.B       Tilo                  0.259   t/b/N1094
                                                       t/b/Mmux__n019669
    OLOGIC_X6Y63.D1      net (fanout=1)        1.979   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.824ns (2.361ns logic, 6.463ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a19/tmp0 (FF)
  Destination:          t/b/oData_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 3)
  Clock Path Skew:      0.501ns (1.269 - 0.768)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a19/tmp0 to t/b/oData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y7.BQ       Tcko                  0.430   t/tmp0_12
                                                       t/a19/tmp0
    SLICE_X14Y10.A2      net (fanout=4)        0.937   t/tmp0_12
    SLICE_X14Y10.A       Tilo                  0.235   t/a54/_n0058_inv5
                                                       t/b/Mmux__n019661
    SLICE_X14Y24.A1      net (fanout=1)        1.604   t/b/Mmux__n01966
    SLICE_X14Y24.A       Tilo                  0.235   t/b/Mmux__n019662
                                                       t/b/Mmux__n019668_SW0
    SLICE_X13Y43.B1      net (fanout=1)        1.963   t/b/N1093
    SLICE_X13Y43.B       Tilo                  0.259   t/b/N1094
                                                       t/b/Mmux__n019669
    OLOGIC_X6Y63.D1      net (fanout=1)        1.979   t/b/_n0196[2]
    OLOGIC_X6Y63.CLK0    Todck                 1.178   oData_2
                                                       t/b/oData_2
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (2.337ns logic, 6.483ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  11.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a42/tmp1 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.840ns (Levels of Logic = 3)
  Clock Path Skew:      0.539ns (1.285 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a42/tmp1 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y18.CQ       Tcko                  0.430   t/tmp1_24
                                                       t/a42/tmp1
    SLICE_X11Y18.D4      net (fanout=2)        0.709   t/tmp1_24
    SLICE_X11Y18.D       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196123
    SLICE_X11Y18.C1      net (fanout=1)        1.419   t/b/Mmux__n0196122
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (2.385ns logic, 6.455ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  11.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data13_10 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.784ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.269 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data13_10 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.430   t/signal13[10]
                                                       t/o/data13_10
    SLICE_X23Y13.D5      net (fanout=6)        0.495   t/signal13[10]
    SLICE_X23Y13.D       Tilo                  0.259   t/b/N1121
                                                       t/b/Mmux__n019646_SW1
    SLICE_X16Y28.B1      net (fanout=1)        2.019   t/b/N1121
    SLICE_X16Y28.B       Tilo                  0.254   t/signal30[10]
                                                       t/b/Mmux__n019647
    SLICE_X13Y54.C1      net (fanout=1)        2.452   t/b/Mmux__n019646
    SLICE_X13Y54.C       Tilo                  0.259   t/b/N1097
                                                       t/b/Mmux__n019649
    OLOGIC_X6Y61.D1      net (fanout=1)        1.438   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      8.784ns (2.380ns logic, 6.404ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.782ns (Levels of Logic = 2)
  Clock Path Skew:      0.488ns (0.831 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X7Y26.A4       net (fanout=24)       2.595   t/b/counter[1]
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.782ns (2.214ns logic, 6.568ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  11.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/o/data55_10 (FF)
  Destination:          t/b/oData_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.462ns (1.286 - 0.824)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/o/data55_10 to t/b/oData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y13.CQ       Tcko                  0.525   t/signal55[10]
                                                       t/o/data55_10
    SLICE_X2Y14.A5       net (fanout=6)        0.458   t/signal55[10]
    SLICE_X2Y14.A        Tilo                  0.235   t/o/GND_7_o_GND_7_o_equal_110_o
                                                       t/b/Mmux__n0196148_SW0_SW1
    SLICE_X7Y26.A3       net (fanout=1)        1.845   t/b/N1986
    SLICE_X7Y26.A        Tilo                  0.259   t/a34/N541
                                                       t/b/Mmux__n0196148_SW0
    SLICE_X5Y48.A3       net (fanout=1)        2.043   t/b/N1105
    SLICE_X5Y48.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_106_o
                                                       t/b/Mmux__n0196149
    OLOGIC_X1Y63.D1      net (fanout=1)        1.930   t/b/_n0196[6]
    OLOGIC_X1Y63.CLK0    Todck                 1.178   oData_6
                                                       t/b/oData_6
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (2.456ns logic, 6.276ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  11.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/b/counter_1 (FF)
  Destination:          t/b/oData_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.828 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/b/counter_1 to t/b/oData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.BMUX    Tshcko                0.518   t/b/counter[5]
                                                       t/b/counter_1
    SLICE_X5Y25.A2       net (fanout=24)       2.809   t/b/counter[1]
    SLICE_X5Y25.A        Tilo                  0.259   t/b/Mmux__n0196162
                                                       t/b/Mmux__n0196168_SW0
    SLICE_X0Y46.A2       net (fanout=1)        2.396   t/b/N1102
    SLICE_X0Y46.A        Tilo                  0.254   t/a41/_n0058_inv5
                                                       t/b/Mmux__n0196169
    OLOGIC_X0Y61.D1      net (fanout=1)        1.333   t/b/_n0196[7]
    OLOGIC_X0Y61.CLK0    Todck                 1.178   oData_7
                                                       t/b/oData_7
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (2.209ns logic, 6.538ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  11.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a13/tmp1 (FF)
  Destination:          t/b/oData_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.737ns (Levels of Logic = 3)
  Clock Path Skew:      0.485ns (1.269 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a13/tmp1 to t/b/oData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y13.AQ      Tcko                  0.476   t/tmp1_2
                                                       t/a13/tmp1
    SLICE_X23Y13.D3      net (fanout=2)        0.402   t/tmp1_2
    SLICE_X23Y13.D       Tilo                  0.259   t/b/N1121
                                                       t/b/Mmux__n019646_SW1
    SLICE_X16Y28.B1      net (fanout=1)        2.019   t/b/N1121
    SLICE_X16Y28.B       Tilo                  0.254   t/signal30[10]
                                                       t/b/Mmux__n019647
    SLICE_X13Y54.C1      net (fanout=1)        2.452   t/b/Mmux__n019646
    SLICE_X13Y54.C       Tilo                  0.259   t/b/N1097
                                                       t/b/Mmux__n019649
    OLOGIC_X6Y61.D1      net (fanout=1)        1.438   t/b/_n0196[1]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   oData_1
                                                       t/b/oData_1
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (2.426ns logic, 6.311ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  11.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               t/a43/tmp0 (FF)
  Destination:          t/b/oData_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.763ns (Levels of Logic = 3)
  Clock Path Skew:      0.516ns (1.285 - 0.769)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: t/a43/tmp0 to t/b/oData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.BQ       Tcko                  0.525   t/tmp0_23
                                                       t/a43/tmp0
    SLICE_X13Y6.A5       net (fanout=4)        0.247   t/tmp0_23
    SLICE_X13Y6.A        Tilo                  0.259   t/o/GND_7_o_GND_7_o_equal_86_o
                                                       t/b/Mmux__n0196121
    SLICE_X11Y18.C3      net (fanout=1)        1.709   t/b/Mmux__n019612
    SLICE_X11Y18.C       Tilo                  0.259   t/b/Mmux__n0196122
                                                       t/b/Mmux__n0196128_SW0
    SLICE_X3Y43.A4       net (fanout=1)        2.594   t/b/N1108
    SLICE_X3Y43.A        Tilo                  0.259   t/b/N1109
                                                       t/b/Mmux__n0196129
    OLOGIC_X1Y61.D1      net (fanout=1)        1.733   t/b/_n0196[5]
    OLOGIC_X1Y61.CLK0    Todck                 1.178   oData_5
                                                       t/b/oData_5
    -------------------------------------------------  ---------------------------
    Total                                      8.763ns (2.480ns logic, 6.283ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_0/CLK0
  Logical resource: t/b/oData_0/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_1/CLK0
  Logical resource: t/b/oData_1/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_2/CLK0
  Logical resource: t/b/oData_2/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_3/CLK0
  Logical resource: t/b/oData_3/CK0
  Location pin: OLOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_4/CLK0
  Logical resource: t/b/oData_4/CK0
  Location pin: OLOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_5/CLK0
  Logical resource: t/b/oData_5/CK0
  Location pin: OLOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_6/CLK0
  Logical resource: t/b/oData_6/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oData_7/CLK0
  Logical resource: t/b/oData_7/CK0
  Location pin: OLOGIC_X0Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: oClock/CLK0
  Logical resource: t/b/oClock/CK0
  Location pin: OLOGIC_X7Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_0/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_1/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_2/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[3]/CLK
  Logical resource: t/a56/counter_3/CK
  Location pin: SLICE_X0Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_4/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_5/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_6/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[7]/CLK
  Logical resource: t/a56/counter_7/CK
  Location pin: SLICE_X0Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[11]/CLK
  Logical resource: t/a56/counter_8/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[11]/CLK
  Logical resource: t/a56/counter_9/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[11]/CLK
  Logical resource: t/a56/counter_10/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a56/counter[11]/CLK
  Logical resource: t/a56/counter_11/CK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[3]/CLK
  Logical resource: t/a17/counter_0/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[3]/CLK
  Logical resource: t/a17/counter_1/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[3]/CLK
  Logical resource: t/a17/counter_2/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[3]/CLK
  Logical resource: t/a17/counter_3/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[7]/CLK
  Logical resource: t/a17/counter_4/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[7]/CLK
  Logical resource: t/a17/counter_5/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[7]/CLK
  Logical resource: t/a17/counter_6/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: t/a17/counter[7]/CLK
  Logical resource: t/a17/counter_7/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.957|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 38424 paths, 0 nets, and 16383 connections

Design statistics:
   Minimum period:   9.957ns{1}   (Maximum frequency: 100.432MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 04 19:01:26 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 199 MB



