#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 21 10:51:44 2024
# Process ID: 10964
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2952 C:\Users\kazza\Documents\FPGA\Lab\5\3\BRAM2\bram_test.xpr
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/vivado.log
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/bram_test.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/bram_test.sdk
file copy -force C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/bram_test.runs/impl_1/top_wrapper.sysdef C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/bram_test.sdk/top_wrapper.hdf

launch_sdk -workspace C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/bram_test.sdk -hwspec C:/Users/kazza/Documents/FPGA/Lab/5/3/BRAM2/bram_test.sdk/top_wrapper.hdf
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
