# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../filter.srcs/sources_1/new/adder.vhd" \
"../../../../filter.srcs/sources_1/new/dff.vhd" \
"../../../../filter.srcs/sources_1/new/main.vhd" \
"../../../../filter.srcs/sources_1/new/multiplier.vhd" \
"../../../../filter.srcs/sim_1/new/main_tb.vhd" \

# Do not sort compile order
nosort
