Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/89||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/125||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/127||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/129||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/131||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/133||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/135||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/141||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/147||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/149||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/151||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/155||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/159||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/161||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/163||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/167||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/171||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/173||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/175||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/181||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/183||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/185||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/187||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/191||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/193||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/195||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/199||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/203||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/207||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/209||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/211||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/213||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/215||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/219||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/239||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/241||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/245||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/249||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/251||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/253||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/255||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/257||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/259||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/261||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/263||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/265||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/494||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/496||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/498||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/500||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/502||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/504||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/506||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/508||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/510||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/512||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/514||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/516||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/518||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/520||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/522||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/524||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/526||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/528||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/530||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/532||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/534||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/536||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/538||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/540||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/542||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/544||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/546||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/548||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/550||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/552||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/554||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/556||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/558||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/560||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/562||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/564||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/566||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/568||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/570||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/572||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/574||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/576||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/578||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/580||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/582||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/584||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/586||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/588||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/590||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/592||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/594||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/596||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/598||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/600||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/602||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/604||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/606||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/608||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/610||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/612||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/614||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/616||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/618||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/620||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/622||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/624||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/626||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/628||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/630||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/632||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/634||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/857||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/888||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/889||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/890||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/891||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/892||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/912||Clock_Reset.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/159
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/954||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/989||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/990||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/991||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/992||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/993||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/994||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/996||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/997||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/998||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/999||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1000||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1001||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1002||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1003||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1004||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1005||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1006||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1007||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1008||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1009||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1010||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1031||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1032||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1033||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1034||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1036||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1037||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1038||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1039||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1040||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1041||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1047||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1049||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1050||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1051||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1052||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1053||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1055||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1056||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1057||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1058||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1063||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1064||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1065||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1066||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1067||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1068||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1069||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1070||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1071||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1115||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1150||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1151||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1152||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1153||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1154||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1155||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1157||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1158||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1159||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1160||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1161||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1162||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1163||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1164||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1165||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1166||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1167||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1168||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1169||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1170||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1171||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1189||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1190||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1191||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1192||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1194||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1195||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1196||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1197||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1198||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1199||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1200||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1201||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1202||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1203||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1204||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1205||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1206||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1207||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1208||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1209||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1210||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1211||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1213||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1214||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1215||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1216||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1217||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1218||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1219||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1220||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1221||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1222||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1223||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1224||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1225||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1226||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1227||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1228||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1229||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1325||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1326||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1327||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1328||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1330||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1331||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1332||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1333||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1334||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1335||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1336||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1337||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1338||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1339||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1340||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1341||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1342||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1343||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1344||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1345||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1346||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1347||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1348||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1349||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1350||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1351||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1352||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1353||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1354||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1355||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1356||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1357||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1358||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1359||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1360||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1361||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1362||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1363||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1364||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1365||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1366||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1367||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1386||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1387||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1388||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1389||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1390||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1392||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1393||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1394||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1395||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1396||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1414||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1415||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1416||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1417||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1419||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1420||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1421||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1422||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1423||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1424||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1425||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1426||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1427||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1428||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1429||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1430||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1431||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1433||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1434||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1435||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1436||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1437||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1438||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1439||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1440||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1441||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1442||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1443||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1444||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1445||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1446||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1447||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1448||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1449||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1493||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1528||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1530||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1531||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1532||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1533||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1534||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.||Top.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1535||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1536||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1537||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1538||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1539||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1540||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1541||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1560||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1561||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1562||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1563||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1564||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1566||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1567||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1568||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1569||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1570||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1588||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1589||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1590||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1591||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1593||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1594||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1595||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1596||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1597||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1598||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1599||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1600||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1601||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1602||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1603||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1605||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1606||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1632||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1633||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1636||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1650||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1662||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1675||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1676||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1677||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1678||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1772||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1773||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1774||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1775||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1777||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1778||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1779||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1780||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1781||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1782||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1783||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1784||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1785||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1786||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1787||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1788||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1789||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1790||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1791||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1792||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1793||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1794||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1795||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1796||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1797||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1798||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1799||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1800||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1801||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1802||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1803||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1822||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1823||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1826||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1845||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1846||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1847||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1848||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1850||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1851||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1852||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1853||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1854||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1855||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1856||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1857||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1858||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1859||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1860||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1861||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1862||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1958||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1959||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1960||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1961||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1962||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1963||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1965||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1966||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1967||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1968||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1969||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(1970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1970||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1971||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1972||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1973||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1974||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1975||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1976||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1977||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1978||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1979||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1980||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1981||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1982||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1983||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1984||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2002||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2003||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2004||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2005||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2007||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2008||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2009||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2010||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2011||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2012||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2013||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2014||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2015||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2016||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2017||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2018||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2019||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2020||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2021||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2022||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2023||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2024||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2025||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2026||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2071||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2106||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2108||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2109||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2110||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2111||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2112||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2131||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2132||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2133||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2134||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2155||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2156||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2157||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2158||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2160||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2161||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2162||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2163||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2170||USB_3_Protocol.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/244
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2171||USB_3_Protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2175||Communication.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2176||Communication.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module Communication_Controler from library work||Top.srr(2177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2177||Communication.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2178||Communication.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/291
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(2182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2182||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(2183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2183||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(2187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2187||Controler.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/491
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(2188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2188||Controler.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/527
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(2189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2189||Controler.v(554);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/554
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(2190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2190||Controler.v(626);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/626
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2191||Controler.v(643);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/643
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2192||Controler.v(658);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/658
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2286||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2287||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2288||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2289||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2291||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2292||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2293||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2294||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2295||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2296||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2297||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2298||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2299||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2300||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2301||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2302||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2303||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2304||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2305||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2306||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2307||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2308||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2309||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2310||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2311||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2312||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2313||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2314||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2315||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2316||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2317||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2318||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2336||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2337||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2338||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2339||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2342||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2343||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2344||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2404||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2440||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2441||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2442||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2443||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(2444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2444||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2463||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2482||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2483||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2484||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2485||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2487||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2488||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2489||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2490||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2497||Input_Data_Part.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/171
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(2511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2511||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(2512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2512||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2553||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2588||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2589||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2590||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2591||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2609||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2626||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2627||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2628||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2629||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2631||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2632||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2633||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2634||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(2639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2639||Trigger_Top_Part.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/121
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2640||Trigger_Top_Part.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/143
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(2643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2643||Data_Block.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/203
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(2644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2644||Data_Block.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/271
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2653||PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C5\PF_CCC_C5_0\PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG794||@N: Using module SampleCompose from library work||Top.srr(2658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2658||Transceiver_Main.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/278
Implementation;Synthesis||CG794||@N: Using module SampleTxDeCompose from library work||Top.srr(2659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2659||Transceiver_Main.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/366
Implementation;Synthesis||CG794||@N: Using module Test_Generator_for_Lanes from library work||Top.srr(2660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2660||Transceiver_Main.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/448
Implementation;Synthesis||CG794||@N: Using module Transceiver_Controller from library work||Top.srr(2661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2661||Transceiver_Main.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/467
Implementation;Synthesis||CG794||@N: Using module Transceiver_LanesConnection from library work||Top.srr(2662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2662||Transceiver_Main.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/483
Implementation;Synthesis||CG794||@N: Using module AnalyzInCirc_Top from library work||Top.srr(2665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2665||Top.v(529);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/529
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2669||Top.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(2670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2670||Top.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(2671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2671||Top.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2692||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2693||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2694||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2699||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2700||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2701||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2702||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2703||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2704||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2709||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2710||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2711||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2726||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2727||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2728||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2733||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2734||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2735||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2736||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2737||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2738||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2743||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2744||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2745||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2760||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2761||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2766||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2773||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2774||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2787||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2788||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2789||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2794||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2795||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2796||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2797||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2798||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2799||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2804||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2805||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2806||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2811||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2812||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(2817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2817||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2818||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2825||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2826||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2831||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2832||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2837||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2838||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2839||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2840||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2841||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2842||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2851||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2852||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2865||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2874||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2883||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2884||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2885||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2888||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2893||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2894||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2895||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2900||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2901||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2902||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2903||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2904||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2905||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2910||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2911||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2912||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2917||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2918||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2923||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2924||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2925||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2926||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2927||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2928||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2937||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2938||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2943||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2944||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2945||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2950||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(2951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2951||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(2954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2954||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2955||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2956||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2957||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2962||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2963||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2964||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2971||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(2972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2972||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2975||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2976||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2977||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(3020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3020||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(3077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3077||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(3078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3078||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3079||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3080||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3081||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(3082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3082||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(3083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3083||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(3084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3084||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3085||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3086||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3087||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3088||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3089||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3090||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3091||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3092||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3093||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3094||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3095||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3096||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3097||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3098||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3099||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3101||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(3103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3103||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(3104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(3105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3105||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(3106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(3107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3107||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(3108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(3109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3109||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(3110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3111||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(3112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(3113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3115||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3117||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(3118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3118||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3120||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_top.rtl.||Top.srr(3121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3121||AnalyzInCirc_Top.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal fifo_writedata is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3122||AnalyzInCirc_Top.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/56
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_fifo.rtl.||Top.srr(3123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3123||AnalyzInCirc_FIFO.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/5
Implementation;Synthesis||CL214||@N: Found multi-write port RAM fifo_data_data, number of write ports=8, depth=1024, width=12||Top.srr(3126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3126||AnalyzInCirc_FIFO.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/50
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_controler.rtl.||Top.srr(3128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3128||AnalyzInCirc_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3129||AnalyzInCirc_Controler.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/63
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3130||AnalyzInCirc_Controler.vhd(218);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/218
Implementation;Synthesis||CD638||@W:Signal reg_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3131||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 0 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3134||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 1 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3135||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 2 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3136||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 3 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3137||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 4 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3138||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 5 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3139||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 6 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3140||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 7 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3141||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 8 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3142||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 9 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3143||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 10 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3144||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 11 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3145||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 12 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3146||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 13 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3147||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 14 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3148||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 15 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3149||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanesconnection.rtl.||Top.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3156||Transceiver_LanesConnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.rxmainlinkcontroller.rtl.||Top.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3159||RxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3160||RxMainLinkController.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/44
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3161||RxMainLinkController.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/105
Implementation;Synthesis||CG290||@W:Referenced variable or_lane_fault is not in sensitivity list.||Top.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3162||RxMainLinkController.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/113
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3163||RxMainLinkController.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/192
Implementation;Synthesis||CD630||@N: Synthesizing work.txmainlinkcontroller.rtl.||Top.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3167||TxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3168||TxMainLinkController.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/36
Implementation;Synthesis||CD434||@W:Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3169||TxMainLinkController.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/93
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3170||TxMainLinkController.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3173||TxMainLinkController.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal Data_Valid is floating; a simulation mismatch is possible.||Top.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3177||Transceiver_LanesConnection.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_controller.rtl.||Top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3180||Transceiver_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3181||Transceiver_Controller.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3182||Transceiver_Controller.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3183||Transceiver_Controller.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3186||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3187||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3188||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3189||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3190||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3191||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3192||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3193||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3194||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3195||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3196||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3197||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3198||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3199||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3200||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3201||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3202||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3203||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3204||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3205||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3206||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3207||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3208||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3209||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3210||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3211||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3212||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3213||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3214||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3215||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3216||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3217||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3218||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3219||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3220||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3221||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3222||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3223||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3224||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3225||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3226||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3227||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3228||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3229||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3230||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3231||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3232||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3233||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3234||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3235||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3236||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3237||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3238||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3239||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3240||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3241||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3242||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3243||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3245||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3246||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3247||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3248||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3249||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3250||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3251||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3252||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3253||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3254||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3255||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3256||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3257||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3258||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3259||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3260||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3261||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3262||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3263||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3264||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3265||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3266||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3267||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3268||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3269||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3270||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3271||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3272||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3273||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3274||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3275||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3276||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3277||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3278||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3281||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3282||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3283||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3284||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3285||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3286||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3287||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3288||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3289||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator_for_lanes.rtl.||Top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3293||Test_Generator_for_Lanes.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sampletxdecompose.rtl.||Top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3297||SampleTxDeCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleTxDeCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.samplecompose.rtl.||Top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3301||SampleCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3305||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||FIFOs_Reader.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/67
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||FIFOs_Reader.vhd(372);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/372
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3308||FIFOs_Reader.vhd(464);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/464
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3311||FIFOs_Reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/48
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3313||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3314||Communication_Builder.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/57
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3315||Communication_Builder.vhd(859);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/859
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||Communication_Builder.vhd(860);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/860
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3319||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3320||Communication_Builder.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/35
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3321||Communication_Builder.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3322||Communication_Builder.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/33
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3323||Communication_Builder.vhd(760);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3324||Communication_Builder.vhd(760);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3325||Communication_Builder.vhd(760);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/760
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3326||Communication_Builder.vhd(760);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/760
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3327||Communication_Builder.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/735
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3330||Trigger_Main.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/50
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3331||Trigger_Main.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/234
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3332||Trigger_Main.vhd(298);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/298
Implementation;Synthesis||CD638||@W:Signal sampletactcounter_reset is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3333||Trigger_Main.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal all_fifo_enable_0 is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||Trigger_Main.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/83
Implementation;Synthesis||CD638||@W:Signal fifo_event_data_0 is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3335||Trigger_Main.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/84
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3338||Trigger_Main.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3340||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3341||Trigger_Control.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/49
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3342||Trigger_Control.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/197
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3348||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3349||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3353||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3354||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3361||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal output_sid_part is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3362||Trigger_Unit.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3366||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3367||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3368||Reset_Controler.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/209
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3369||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3372||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3374||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3375||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3376||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3379||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3380||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3382||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3383||gpio_controler.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3384||gpio_controler.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/190
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3387||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3391||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3392||Command_Decoder.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/118
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3393||Command_Decoder.vhd(410);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/410
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3396||Command_Decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3397||Command_Decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3398||Command_Decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3400||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3401||Answer_Encoder.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/67
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3402||Answer_Encoder.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/195
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3403||Answer_Encoder.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/269
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3404||Answer_Encoder.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/269
Implementation;Synthesis||CG290||@W:Referenced variable anici_rx_data is not in sensitivity list.||Top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3405||Answer_Encoder.vhd(355);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/355
Implementation;Synthesis||CG290||@W:Referenced variable trnv_rx_data is not in sensitivity list.||Top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3406||Answer_Encoder.vhd(348);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/348
Implementation;Synthesis||CG290||@W:Referenced variable comm_rx_data is not in sensitivity list.||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3407||Answer_Encoder.vhd(341);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/341
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3408||Answer_Encoder.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/334
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3409||Answer_Encoder.vhd(320);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/320
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3410||Answer_Encoder.vhd(313);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/313
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3411||Answer_Encoder.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/306
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3414||Answer_Encoder.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/232
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3415||Answer_Encoder.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/232
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3416||Answer_Encoder.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/232
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3418||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3419||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3429||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3430||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3442||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3446||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3447||Communication_Switch.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/46
Implementation;Synthesis||CD638||@W:Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3448||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3449||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3450||Communication_Switch.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/49
Implementation;Synthesis||CD638||@W:Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3451||Communication_Switch.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal address is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3452||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||Communication_Switch.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/54
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_controler.rtl.||Top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3457||Communication_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3458||Communication_Controler.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/39
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3459||Communication_Controler.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/157
Implementation;Synthesis||CD638||@W:Signal activitymsg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3460||Communication_Controler.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3461||Communication_Controler.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/53
Implementation;Synthesis||CL240||@W:Signal ActivityMSG is floating; a simulation mismatch is possible.||Top.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3464||Communication_Controler.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/50
Implementation;Synthesis||CL169||@W:Pruning unused register ActivityConnection_4. Make sure that there are no unused intermediate registers.||Top.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3465||Communication_Controler.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/267
Implementation;Synthesis||CL169||@W:Pruning unused register ActivityCounter_5(31 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3466||Communication_Controler.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/267
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3468||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3469||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3474||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3475||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3479||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3483||ft601_fifo_interface.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".||Top.srr(3484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3484||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3485||ft601_fifo_interface.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/288
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3489||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3490||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3491||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3495||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3496||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3497||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3498||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3499||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3504||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(3508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3508||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3509||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3510||Communication_TX_Arbiter2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3514||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3521||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3533||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3534||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3535||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3536||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3537||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3538||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3539||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3540||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3541||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3542||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3543||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3544||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3547||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3554||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3573||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3589||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3592||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3605||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3608||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3617||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3625||Communication_Controler.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3638||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3641||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3642||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3643||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3644||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3645||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3646||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3647||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3648||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3649||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3650||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3651||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3652||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3653||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3654||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3655||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3656||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3657||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3658||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3659||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3660||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3661||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3662||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3663||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3664||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3665||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3666||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3667||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3668||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3669||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3670||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3671||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3672||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3678||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3681||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3691||Answer_Encoder.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/110
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3701||Command_Decoder.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/232
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3716||gpio_controler.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/107
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3725||gpio_controler.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3728||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3737||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3740||Reset_Controler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/126
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3751||Trigger_Unit.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/75
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3758||Trigger_Control.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/114
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3769||Trigger_Main.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/190
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3778||Communication_Builder.vhd(962);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/962
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3779||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3780||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3781||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3782||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3783||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3786||FIFOs_Reader.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/129
Implementation;Synthesis||CL246||@W:Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3796||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3803||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3804||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3805||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3806||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3809||Transceiver_Controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/154
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3818||Transceiver_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL246||@W:Input port bits 63 to 56 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3819||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3820||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3823||TxMainLinkController.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3831||RxMainLinkController.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3846||AnalyzInCirc_Controler.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/135
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3857||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3858||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3859||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of WR_INDEX(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3860||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 15 to 9 of transceiver_rx_k(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3863||AnalyzInCirc_Top.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/26
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3887||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3889||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3891||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3893||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3895||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3897||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3899||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3901||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3903||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3905||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3907||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3909||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3911||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3913||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3915||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3917||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3919||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3921||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3923||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3925||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3927||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3929||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3931||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3933||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3935||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3937||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3939||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3941||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3943||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3945||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3947||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3949||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3951||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3953||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3955||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3957||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3959||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3961||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3963||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3965||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3967||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3969||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3971||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3973||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3975||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3977||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3979||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3981||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3983||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3985||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3987||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3989||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3991||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3993||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3995||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3997||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(3999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3999||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4001||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4003||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4005||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4007||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4009||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4011||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4013||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4015||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4017||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4019||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4021||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4023||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4025||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4027||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4330||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4331||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4332||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4333||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4335||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4336||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4337||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4338||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4339||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4340||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4341||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4342||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4343||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4344||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4345||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4346||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4347||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4348||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4349||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4350||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4351||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4352||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4353||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4354||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4355||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4356||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4357||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4358||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4359||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4360||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4361||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4362||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4363||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4364||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4365||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4384||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4385||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4386||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4387||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4388||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4390||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4391||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4392||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4393||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4394||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4421||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4422||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4423||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4424||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4426||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4427||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4428||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4429||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4430||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4431||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4432||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4433||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4434||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4435||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4436||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4437||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4438||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4440||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4441||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4442||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4443||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4444||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4445||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4446||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4447||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4448||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4449||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4450||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4451||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4452||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4453||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4454||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4455||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4456||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4552||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4553||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4554||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4555||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4557||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4558||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4559||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4560||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4561||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4562||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4563||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4564||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4565||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4566||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4567||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4568||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4569||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4570||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4571||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4572||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4573||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4574||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4575||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4576||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4577||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4578||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4579||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4580||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4581||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4582||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4583||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4584||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4585||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4586||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4587||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4606||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4607||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4608||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4609||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4610||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4612||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4613||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4614||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4615||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4616||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4634||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4635||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4636||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4637||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4639||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4640||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4641||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4642||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4643||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4644||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4645||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4646||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4647||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4648||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4649||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4650||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4651||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4653||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4654||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4655||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4656||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4657||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4658||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4659||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4660||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4661||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4662||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4663||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4664||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4665||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4666||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4667||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4668||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4669||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4692||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4693||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register neverlocked. Make sure that there are no unused intermediate registers.||Top.srr(4742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4742||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(4747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4747||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(4748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4748||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG794||@N: Using module AlignmentLane_Fifo from library work||Top.srr(4833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4833||Transciever_OneLane.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module RxLaneControl from library work||Top.srr(4834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4834||Transciever_OneLane.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/420
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(4835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4835||Transciever_OneLane.v(442);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/442
Implementation;Synthesis||CG794||@N: Using module Transceiver_LaneStatus from library work||Top.srr(4836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4836||Transciever_OneLane.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/522
Implementation;Synthesis||CG794||@N: Using module TxLaneControl from library work||Top.srr(4837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4837||Transciever_OneLane.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/545
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(4869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4869||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(4878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4878||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(4881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4881||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(4889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4889||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(4891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4891||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4892||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(4895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4895||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(4896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4896||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4921||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(4922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4922||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4927||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4928||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4929||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4930||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4931||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4932||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4941||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4942||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4947||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4948||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(4959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4959||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(4960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4960||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(4961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4961||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(4962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4962||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(4963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4963||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(4964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4964||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(4973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4973||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(4974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4974||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(5031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5031||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(5032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5032||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(5033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5033||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(5034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5034||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(5035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5035||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(5036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5036||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(5037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5037||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(5038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5038||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(5039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5039||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(5040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5040||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(5041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5041||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(5042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5042||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(5043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5043||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(5044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5044||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(5045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5045||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(5046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5046||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(5047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5047||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(5048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5048||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(5049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5049||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(5050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5050||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(5051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5051||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(5052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5052||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(5053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5053||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(5054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5054||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(5055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5055||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(5056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5056||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(5057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5057||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(5058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5058||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(5059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5059||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(5060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5060||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(5061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5061||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(5062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5062||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(5063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5063||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(5064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5064||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(5065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5065||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(5066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5066||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(5067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5067||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(5068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5068||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(5069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5069||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(5070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5070||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(5071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5071||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(5072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5072||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(5074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5074||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.txlanecontrol.rtl.||Top.srr(5078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5078||TxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".||Top.srr(5079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5079||TxLaneControl.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/64
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5080||TxLaneControl.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/140
Implementation;Synthesis||CG290||@W:Referenced variable counter_ilassequence is not in sensitivity list.||Top.srr(5081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5081||TxLaneControl.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/160
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5082||TxLaneControl.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/215
Implementation;Synthesis||CG290||@W:Referenced variable databytesinlastilasframe is not in sensitivity list.||Top.srr(5083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5083||TxLaneControl.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/262
Implementation;Synthesis||CD638||@W:Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5084||TxLaneControl.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/47
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_7_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5087||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_6_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5088||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_5_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5089||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_4_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5090||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5091||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5092||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5093||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5094||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5095||TxLaneControl.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanestatus.rtl.||Top.srr(5097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5097||Transceiver_LaneStatus.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5100||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5101||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5102||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5103||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5104||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.rxlanecontrol.rtl.||Top.srr(5108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5108||RxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(5109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5109||RxLaneControl.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/84
Implementation;Synthesis||CD434||@W:Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(5110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5110||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5111||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG290||@W:Referenced variable orcomparatordata_r is not in sensitivity list.||Top.srr(5112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5112||RxLaneControl.vhd(219);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/219
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5113||RxLaneControl.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/304
Implementation;Synthesis||CL240||@W:Signal Status_FSM_State is floating; a simulation mismatch is possible.||Top.srr(5116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5116||RxLaneControl.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Status_CTRL_Fault is floating; a simulation mismatch is possible.||Top.srr(5117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5117||RxLaneControl.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/32
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_R_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5118||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_K_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5119||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5120||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 7 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5121||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CD630||@N: Synthesizing work.alignmentlane_fifo.rtl.||Top.srr(5127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5127||AlignmentLane_Fifo.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/6
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_6_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5130||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_5_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5131||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_4_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5132||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_3_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5133||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5134||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5135||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5136||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL117||@W:Latch generated from process for signal RD_Enable_Vector_Encoded(2 downto 0); possible missing assignment in an if or case statement.||Top.srr(5137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5137||AlignmentLane_Fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||CL190||@W:Optimizing register bit write_shift.WR_ADD_INDEX_1_7(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5140||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of WR_ADD_INDEX_1_7(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5141||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of write_index_control.WR_INDEX_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5142||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5145||RxLaneControl.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/170
Implementation;Synthesis||CL159||@N: Input Status_Fault_CLR is unused.||Top.srr(5154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5154||RxLaneControl.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5159||TxLaneControl.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/113
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5290||synthesis.fdc(14);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/14
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5291||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/15
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5292||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5293||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(5294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5294||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(5310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5310||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5311||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5312||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(5313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5313||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5314||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5315||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5316||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5317||command_decoder.vhd(631);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/631
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(5318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5318||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5319||trigger_control.vhd(393);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/393
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(5320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5320||fifos_reader.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/501
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5321||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5322||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(5323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5323||alignmentlane_fifo.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/157
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. ||Top.srr(5324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5324||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. ||Top.srr(5325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5325||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. ||Top.srr(5326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5326||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. ||Top.srr(5327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5327||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. ||Top.srr(5328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5328||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. ||Top.srr(5329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5329||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. ||Top.srr(5330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5330||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. ||Top.srr(5331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5331||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. ||Top.srr(5332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5332||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. ||Top.srr(5333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5333||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. ||Top.srr(5334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5334||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. ||Top.srr(5335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5335||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. ||Top.srr(5336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5336||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. ||Top.srr(5337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5337||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. ||Top.srr(5338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5338||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. ||Top.srr(5339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5339||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. ||Top.srr(5340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5340||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. ||Top.srr(5341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5341||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. ||Top.srr(5342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5342||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. ||Top.srr(5343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5343||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. ||Top.srr(5344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5344||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. ||Top.srr(5345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5345||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. ||Top.srr(5346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5346||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. ||Top.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5347||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. ||Top.srr(5348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5348||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. ||Top.srr(5349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5349||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. ||Top.srr(5350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5350||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. ||Top.srr(5351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5351||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. ||Top.srr(5352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5352||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. ||Top.srr(5353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5353||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. ||Top.srr(5354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5354||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. ||Top.srr(5355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5355||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. ||Top.srr(5356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5356||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. ||Top.srr(5357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5357||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. ||Top.srr(5358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5358||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. ||Top.srr(5359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5359||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. ||Top.srr(5360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5360||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. ||Top.srr(5361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5361||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. ||Top.srr(5362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5362||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. ||Top.srr(5363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5363||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. ||Top.srr(5364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5364||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. ||Top.srr(5365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5365||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. ||Top.srr(5366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5366||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. ||Top.srr(5367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5367||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. ||Top.srr(5368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5368||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. ||Top.srr(5369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5369||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. ||Top.srr(5370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5370||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. ||Top.srr(5371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5371||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. ||Top.srr(5372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5372||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. ||Top.srr(5373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5373||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. ||Top.srr(5374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5374||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. ||Top.srr(5375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5375||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. ||Top.srr(5376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5376||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. ||Top.srr(5377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5377||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. ||Top.srr(5378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5378||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. ||Top.srr(5379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5379||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. ||Top.srr(5380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5380||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. ||Top.srr(5381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5381||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. ||Top.srr(5382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5382||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. ||Top.srr(5383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5383||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. ||Top.srr(5384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5384||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. ||Top.srr(5385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5385||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. ||Top.srr(5386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5386||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. ||Top.srr(5387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5387||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. ||Top.srr(5388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5388||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. ||Top.srr(5389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5389||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. ||Top.srr(5390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5390||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. ||Top.srr(5391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5391||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. ||Top.srr(5392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5392||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. ||Top.srr(5393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5393||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. ||Top.srr(5394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5394||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. ||Top.srr(5395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5395||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. ||Top.srr(5396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5396||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. ||Top.srr(5397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5397||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. ||Top.srr(5398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5398||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. ||Top.srr(5399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5399||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. ||Top.srr(5400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5400||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. ||Top.srr(5401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5401||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. ||Top.srr(5402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5402||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. ||Top.srr(5403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5403||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. ||Top.srr(5404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5404||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. ||Top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5405||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. ||Top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5406||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. ||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5407||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. ||Top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5408||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_171[7:0] is being ignored due to limitations in architecture. ||Top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5409||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_170[7:0] is being ignored due to limitations in architecture. ||Top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5410||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_169[7:0] is being ignored due to limitations in architecture. ||Top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5411||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_168[7:0] is being ignored due to limitations in architecture. ||Top.srr(5412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5412||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_167[7:0] is being ignored due to limitations in architecture. ||Top.srr(5413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5413||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5426||corefifo_c11_corefifo_c11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5427||corefifo_c11_corefifo_c11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5428||corefifo_c11_corefifo_c11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5429||corefifo_c11_corefifo_c11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5430||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5431||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5432||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5433||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5434||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5435||corefifo_c8_corefifo_c8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5436||corefifo_c8_corefifo_c8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5437||corefifo_c8_corefifo_c8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5438||corefifo_c8_corefifo_c8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5439||corefifo_c7_corefifo_c7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5440||corefifo_c7_corefifo_c7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5441||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5442||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5443||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(5444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5444||usb_3_protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5445||corefifo_c8_corefifo_c8_0_lsram_top.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5446||corefifo_c8_corefifo_c8_0_lsram_top.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/515
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C18 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5447||corefifo_c8_corefifo_c8_0_lsram_top.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C19 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5448||corefifo_c8_corefifo_c8_0_lsram_top.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/40
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5449||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5450||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.||Top.srr(5451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5451||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5452||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5453||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5454||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5455||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5456||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5457||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5458||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5459||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5460||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5461||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5462||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5463||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5464||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5465||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5466||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5467||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5468||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5469||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5470||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5471||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5472||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.||Top.srr(5473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5473||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5474||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5475||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5476||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5477||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5478||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5479||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5480||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5481||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5482||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5483||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5484||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5485||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5486||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5487||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5488||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5489||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5490||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5491||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5492||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5493||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5494||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5495||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5496||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5497||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5498||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5499||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5500||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5501||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5502||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5503||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5504||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5505||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5506||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5507||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5508||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5509||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5510||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5511||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5512||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5513||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5514||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5515||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5516||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5517||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5518||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5519||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5520||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5521||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5522||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5523||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5524||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5525||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5526||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5527||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5528||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5529||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5530||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance wrcnt[14:0] (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5531||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5532||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5533||communication_builder.vhd(962);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/962
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5534||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5535||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5536||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C4 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5537||corefifo_c5_corefifo_c5_0_lsram_top.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/262
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C5 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5538||corefifo_c5_corefifo_c5_0_lsram_top.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/437
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5541||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5542||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5543||transceiver_main.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/366
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5544||transceiver_main.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/375
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5545||transceiver_main.v(384);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/384
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5546||transceiver_main.v(393);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/393
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_3 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5547||transceiver_main.v(402);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/402
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_4 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5548||transceiver_main.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/411
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_5 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5549||transceiver_main.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/420
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5550||transceiver_main.v(429);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/429
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5551||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5552||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(5556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5556||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(5557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5557||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5558||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(5559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5559||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1 ||Top.srr(5560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5560||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5561||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5562||null;null
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_0 on CLKINT  I_2 ||Top.srr(5563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5563||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(5564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5564||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 13654 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5636||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1058 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5637||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock Top|N_6_inferred_clock which controls 2 sequential elements including Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5638||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5639||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5640||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(5642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5642||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(5654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5654||trigger_main.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/190
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(5775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5775||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(5813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5813||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(5837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5837||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(5875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5875||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(5904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5904||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(5994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5994||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) ||Top.srr(6045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6045||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) ||Top.srr(6046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6046||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) unnecessary ||Top.srr(6051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6051||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) unnecessary ||Top.srr(6052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6052||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(6056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6056||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6062||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6063||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6064||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6065||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6066||corefifo_c5_corefifo_c5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6067||corefifo_c5_corefifo_c5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6068||corefifo_c5_corefifo_c5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6069||corefifo_c5_corefifo_c5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6070||corefifo_c10_corefifo_c10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6071||corefifo_c10_corefifo_c10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6072||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6073||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6074||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6075||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6076||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6077||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6082||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6083||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO106||@N: Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.||Top.srr(6084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6084||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||FA239||@W:ROM decode_vector_14[10:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6085||command_decoder.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/475
Implementation;Synthesis||MO106||@N: Found ROM decode_vector_14[10:0] (in view: work.Command_Decoder(rtl)) with 23 words by 11 bits.||Top.srr(6086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6086||command_decoder.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/475
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] ||Top.srr(6090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6090||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] ||Top.srr(6091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6091||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] ||Top.srr(6092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6092||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] ||Top.srr(6093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6093||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6100||trigger_main.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/190
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] ||Top.srr(6101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6101||trigger_main.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/322
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] ||Top.srr(6110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6110||trigger_control.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/349
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] ||Top.srr(6111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6111||trigger_control.vhd(349);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/349
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] ||Top.srr(6121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6121||fifos_reader.vhd(527);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/527
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] ||Top.srr(6122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6122||fifos_reader.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/478
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_Number_Counter[19:0] ||Top.srr(6123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6123||fifos_reader.vhd(548);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/548
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] ||Top.srr(6124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6124||fifos_reader.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/501
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] ||Top.srr(6125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6125||communication_builder.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/227
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] ||Top.srr(6126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6126||communication_builder.vhd(897);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/897
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] ||Top.srr(6127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6127||communication_builder.vhd(826);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/826
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] ||Top.srr(6128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6128||communication_builder.vhd(826);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/826
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[23:0] ||Top.srr(6129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6129||communication_builder.vhd(938);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/938
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] ||Top.srr(6130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6130||communication_builder.vhd(800);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/800
Implementation;Synthesis||MF179||@N: Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))||Top.srr(6131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6131||communication_builder.vhd(231);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/231
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6132||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6133||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6134||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxMainLinkController_2(rtl) instance fsm_timer[9:0] ||Top.srr(6148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6148||rxmainlinkcontroller.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/91
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6165||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6166||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6167||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6168||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6169||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6170||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6171||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6172||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6181||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6182||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6183||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6184||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6185||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance WR_INDEX[9:3] ||Top.srr(6194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6194||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance RD_INDEX[9:0] ||Top.srr(6195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6195||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl)) is 1024 words by 12 bits.||Top.srr(6196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6196||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6197||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6198||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6199||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6200||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6201||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6202||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6203||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6204||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6205||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6206||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6207||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6208||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6209||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6210||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6211||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6212||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6213||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6214||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6215||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6216||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6217||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6218||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6219||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6220||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6221||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6222||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6223||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6224||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6225||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6226||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6227||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6228||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6229||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6230||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6231||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6232||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6233||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6234||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6235||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6236||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6237||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6238||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6239||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6240||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6241||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6242||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6243||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6244||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6245||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6246||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6247||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6248||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6249||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6250||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6251||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6252||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6253||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6254||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6255||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6256||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6257||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6258||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6259||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6260||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6261||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6262||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6263||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6264||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6265||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6266||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6267||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6268||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6269||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6270||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6271||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6272||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6273||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6274||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6275||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6276||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6277||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6278||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6279||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6280||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6281||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6282||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6283||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6284||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6285||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6286||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6287||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6288||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6289||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6290||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6291||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6292||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6293||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6294||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6295||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram990_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6296||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C3_0.COREFIFO_C3_0.genblk16\.fifo_corefifo_sync_scntr.memraddr_r[9:0] ||Top.srr(6299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6299||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C3_0.COREFIFO_C3_0.genblk16\.fifo_corefifo_sync_scntr.memwaddr_r[9:0] ||Top.srr(6300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6300||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C1_0.COREFIFO_C1_0.genblk16\.fifo_corefifo_sync_scntr.memraddr_r[9:0] ||Top.srr(6301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6301||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication(verilog) instance COREFIFO_C1_0.COREFIFO_C1_0.genblk16\.fifo_corefifo_sync_scntr.memwaddr_r[9:0] ||Top.srr(6302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6302||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6303||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6304||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6305||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6306||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6307||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Top(verilog) instance memraddr_r[7:0] ||Top.srr(6308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6308||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_Top(verilog) instance memwaddr_r[7:0] ||Top.srr(6309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6309||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_Top(verilog) instance genblk1\.baud_cntr[12:0] ||Top.srr(6310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6310||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO160||@W:Register bit xmit_state[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_Top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Top.srr(6319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6319||tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_Top(verilog)); safe FSM implementation is not required.||Top.srr(6326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6326||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_TX_Protocol_Top(rtl) instance counter[4:0] ||Top.srr(6342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6342||uart_tx_protocol.vhd(293);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/293
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6365||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX_Protocol_0(rtl) instance counter[31:0] ||Top.srr(6366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6366||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6376||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6377||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6378||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6379||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6380||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6403||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_RX_Protocol_1(rtl) instance counter[31:0] ||Top.srr(6404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6404||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6424||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog) instance memraddr_r[9:0] ||Top.srr(6425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6425||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog) instance memwaddr_r[9:0] ||Top.srr(6426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6426||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.rptr[13:0] ||Top.srr(6446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6446||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.memraddr_r[12:0] ||Top.srr(6447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6447||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog) instance genblk10\.memwaddr_r[12:0] ||Top.srr(6448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6448||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6449||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6450||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] ||Top.srr(6459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6459||reset_controler.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/392
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] ||Top.srr(6460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6460||reset_controler.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6470||registers.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] ||Top.srr(6479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6479||gpio_controler.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/455
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] ||Top.srr(6480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6480||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] ||Top.srr(6481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6481||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] ||Top.srr(6494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6494||command_decoder.vhd(631);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/631
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6495||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6496||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6497||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6498||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6499||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6500||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_ID[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6501||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6502||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6503||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6504||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6505||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6506||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6507||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6508||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6509||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6510||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6511||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6512||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6513||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6514||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6515||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6516||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6517||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6518||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6519||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6520||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6521||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6522||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6523||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6524||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6525||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6526||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6527||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6528||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[29] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6529||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[30] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6530||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6531||command_decoder.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/430
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] ||Top.srr(6544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6544||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] ||Top.srr(6552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6552||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] ||Top.srr(6553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6553||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||BN132||@W:Removing instance Communication_0.UART_Protocol_0.COREFIFO_C6_0.COREFIFO_C6_0.RE_d1 because it is equivalent to instance Communication_0.UART_Protocol_0.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6565||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing instance Communication_0.UART_Protocol_1.COREFIFO_C6_0.COREFIFO_C6_0.RE_d1 because it is equivalent to instance Communication_0.UART_Protocol_1.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6566||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing instance Communication_0.USB_3_Protocol_0.COREFIFO_C11_0.COREFIFO_C11_0.RE_d1 because it is equivalent to instance Communication_0.USB_3_Protocol_0.Communication_TX_Arbiter2_0.state_reg[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6567||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6587||command_decoder.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/475
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6588||command_decoder.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/475
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6589||command_decoder.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/475
Implementation;Synthesis||MO106||@N: Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 23 words by 1 bit.||Top.srr(6590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6590||command_decoder.vhd(475);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/475
Implementation;Synthesis||FX271||@N: Replicating instance Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[7] (in view: work.Top(verilog)) with 5 loads 1 time to improve timing.||Top.srr(6601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6601||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[5] (in view: work.Top(verilog)) with 5 loads 1 time to improve timing.||Top.srr(6602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6602||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance Communication_0.USB_3_Protocol_0.ft601_fifo_interface_0.state_reg[6] (in view: work.Top(verilog)) with 5 loads 1 time to improve timing.||Top.srr(6603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6603||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1958 ||Top.srr(6612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6612||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1959 ||Top.srr(6613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6613||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1960 ||Top.srr(6614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6614||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1961 ||Top.srr(6615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6615||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(6715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6715||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(6716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6716||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(6717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6717||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(6718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6718||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(6719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6719||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(6731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6731||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(6732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6732||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(6733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6733||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 8.00ns ||Top.srr(6734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6734||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 8.00ns ||Top.srr(6735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6735||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 8.00ns ||Top.srr(6736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6736||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(6737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6737||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.||Top.srr(6738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6738||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.||Top.srr(6739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6739||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|N_6_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_6.||Top.srr(6740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6740||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.N_3.||Top.srr(6741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6741||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_3_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_3.||Top.srr(6742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6742||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(6788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6788||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(6789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6789||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(6790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6790||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) to clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(6791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6791||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(6792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6792||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R:r) are overconstrained because the required time of 1.00 ns is too small.  ||Top.srr(6793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6793||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 15 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
