---
layout: page
title: Reading List
permalink: /readinglist/
---

The tentative list of papers which we are going to focus on this semester:

|    	| Fundamental Areas                                                                                                                                       	|                          	|
|----	|---------------------------------------------------------------------------------------------------------------------------------------------------------	|--------------------------	|
|    	|                                                                          **Paper**                                                                          	|           **Link**           	|
|  1 	| G.Hinton, D.Sager, M.Upton, D.Boggs, D.Carmean, A.Kyker, P.Roussel, “The Microarchitecture of the Pentium 4 Processor,” Intel Technology Journal, 2001. 	| [Click](/papers/p1.pdf)  	|
|  2 	| Dennis, Jack B. and Misunas, David P., "A preliminary architecture for a basic data-flow processor," In ISCA, 1977.                                     	| [Click](/papers/p2.pdf)  	|
|  3 	| Burks, Goldstein, von Neumann, “Preliminary discussion of the logical design of an electronic computing instrument,” 1946.                              	| [Click](/papers/p3.pdf)  	|
|  4 	| Gurd, J. R and Kirkham, C. C and Watson, I., "The Manchester prototype dataflow computer," In CACM, 1985.                                               	| [Click](/papers/p4.pdf)  	|
|  5 	| J.E. Smith and G.S. Sohi, "The Microarchitecture of Superscalar Processors," Proc. of the IEEE, 1995                                                    	| [Click](/papers/p5.pdf)  	|
|  6 	| S. McFarling, "Combining Branch Predictors" DEC WRL Technical Report" 1993                                                                              	| [Click](/papers/p6.pdf)  	|
|  7 	| B. Grayson, et al, “Evolution of the Samsung Exynos CPU Microarchitecture,” ISCA 2020.                                                                  	| [Click](/papers/p7.pdf)  	|
|  8 	| M. Flynn, “Very High-Speed Computing Systems,” Proc. of IEEE, 1966                                                                                      	| [Click](/papers/p8.pdf)  	|
|  9 	| Y.N. Patt, "Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution," IEEE Micro 2001                                          	| [Click](/papers/p9.pdf)  	|
| 10 	| G.M. Amdahl, “Validity of the single processor approach to achieving large scale computing capabilities,” AFIPS Conference, April 1967                  	| [Click](/papers/p10.pdf) 	|
| 11 	| P. Kongetira, A. Kathirgamar, and K. Olukotun, “Niagara: A 32-Way Multithreaded SPARC Processor,” Micro, 2005.                                          	| [Click](/papers/p11.pdf) 	|
| 12 	| P. Chang, E. Hao, and Y.N. Patt, “Target Prediction for Indirect Jumps,” ISCA 1997.                                                                     	| [Click](/papers/p12.pdf) 	|
| 13 	| Rakesh Kumar, Keith I Farkas, Norman P Jouppi, Parthasarathy Ranganathan, Dean M Tullsen, “Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction,” MICRO 3003.| [Click](https://ieeexplore.ieee.org/abstract/document/1253185) 	|
| 14 	| Jouppi et al., “In-Datacenter Performance Analysis of a Tensor Processing Unit”, ISCA 2017.| [Click](https://arxiv.org/pdf/1704.04760.pdf) 	|
{:.mbtablestyle}
<br />


|    	| Main Memory Technologies                                                                                                                                                                                                                                                             	|                                                                	|
|----	|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	|----------------------------------------------------------------	|
|    	| **Paper**                                                                                                                                                                                                                                                                                	|                              **Link**                              	|
| 1  	| R. Sites, "It’s the Memory, Stupid!," Microprocessor report 1996                                                                                                                                                                                                                     	| [Click](/papers/d1.pdf)                                        	|
| 2  	| J. Liu, B. Jaiyen, R. Veras, O. Mutlu, "RAIDR: Retention-Aware Intelligent DRAM Refresh," ISCA 2012                                                                                                                                                                                  	| [Click](https://dl.acm.org/doi/abs/10.1145/2366231.2337161)    	|
| 3  	| S. Koppula, L. Orosa, A. G. Yaglikci, R. Azizi, T. Shahroodi, K. Kanellopoulos, and O. Mutlu, "EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM," MICRO, 2019                                                                  	| [Click](https://dl.acm.org/doi/abs/10.1145/3352460.3358280)    	|
| 4  	| J Kim, Y Kim. HBM: Memory solution for bandwidth-hungry processors. 2014 IEEE Hot Chips 26 Symposium (HCS)                                                                                                                                                                           	| [Click](https://ieeexplore.ieee.org/document/7478812)          	|
| 5  	| J. Liu, B. Jaiyen, Y. Kim, C, Wilkerson and O. Mutlu, "An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms", ISCA 2013                                                                                     	| [Click](https://dl.acm.org/doi/abs/10.1145/2508148.2485928)    	|
| 6  	| Vinodh Cuppu, Bruce Jacob, Brian Davis, Trevor Mudge. A performance comparison of contemporary DRAM architectures. Proceedings of the 26th annual international symposium on Computer architecture  (ISCA)                                                                           	| [Click](https://dl.acm.org/doi/abs/10.1145/300979.300998)      	|
| 7  	| Mu-Tien Chang, Paul Rosenfeld, Shih-Lien Lu, Bruce Jacob. Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM. 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA) 	| [Click](https://ieeexplore.ieee.org/abstract/document/6522314) 	|
| 8  	| Donghyuk Lee, Yoongu Kim, Vivek Seshadri, Jamie Liu, Lavanya Subramanian, and Onur Mutlu, "Tiered-Latency DRAM: A Low Latency and Low Cost DRAM Architecture", HPCA 2013                                                                                                             	| [Click](https://ieeexplore.ieee.org/abstract/document/6522354) 	|
| 9  	| H. Hassan, M. Patel, J. S. Kim, A. G. Yaglikci, N. Vijaykumar, N. Mansourighiasi, S. Ghose, O. Mutlu, "CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability," ISCA 2019                                                                     	| [Click](https://dl.acm.org/doi/10.1145/3307650.3322231)        	|
| 10 	| S. Kanev, J. P. Darago, K. M. Hazelwood, P. Ranganathan, T. Moseley, G. Wei, D. M. Brooks, "Profiling a Warehouse-scale Computer," ISCA, 2015.                                                                                                                                       	| [Click](https://dl.acm.org/doi/abs/10.1145/2749469.2750392)    	|
{:.mbtablestyle}
<br />


|    	| Emerging Domains                                                                                                                                                                                                                                       	|                                                                                                                                                                                                                                                                                                                                                           	|
|----	|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	|
|    	|                                                                                                                         **Papers**                                                                                                                        	|                                                                                                                                                                            **Link**                                                                                                                                                                           	|
| 1  	| Hadi Esmaeilzadeh; Emily Blem; Renée St. Amant; Karthikeyan Sankaralingam; Doug Burger. Dark silicon and the end of multicore scaling. 2011 38th Annual International Symposium on Computer Architecture (ISCA)                                        	| [Click](https://ieeexplore.ieee.org/abstract/document/6307773)                                                                                                                                                                                                                                                                                            	|
| 2  	| Ganesh Venkatesh Jack Sampson Nathan Goulding Saturnino Garcia Vladyslav Bryksin Jose Lugo-Martinez Steven Swanson Michael Bedford Taylor. Conservation cores: reducing the energy of mature computations. ASPLOS 2010                                 	| [Click](https://cseweb.ucsd.edu/~swanson/papers/Asplos2010CCores.pdf)                                                                                                                                                                                                                                                                                     	|
| 3  	| James Bornholt, Randolph Lopez, Douglas M. Carmean, Luis Ceze, Georg Seelig, Karin Strauss. A DNA-Based Archival Storage System. ACM ASPLOS 2016                                                                                                       	| [Click](https://homes.cs.washington.edu/~luisceze/publications/dnastorage-asplos16.pdf)                                                                                                                                                                                                                                                                   	|
| 4  	| Junwhan Ahn, Sungpack Hong, Sungjoo Yoo, Onur Mutlu, and Kiyoung Choi, "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing," ISCA, 2015.                                                                                        	| [Click](https://users.ece.cmu.edu/~omutlu/pub/tesseract-pim-architecture-for-graph-processing_isca15.pdf)                                                                                                                                                                                                                                                 	|
| 5  	| S. Koppula, L. Orosa, A. G. Yaglikci, R. Azizi, T. Shahroodi, K. Kanellopoulos, and O. Mutlu, "EDEN: Enabling Energy-Efficient, High-Performance Deep Neural Network Inference Using Approximate DRAM," in MICRO, 2019.                                	| [Click](https://people.inf.ethz.ch/omutlu/pub/EDEN-efficient-DNN-inference-with-approximate-memory_micro19.pdf)                                                                                                                                                                                                                                           	|
| 6  	| Anna Goldie et al. Chip Design with Deep Reinforcement Learning. Nature 2021                                                                                                                                                                           	| [Click](https://ai.googleblog.com/2020/04/chip-design-with-deep-reinforcement.html?m=1) and [Click](https://www.nature.com/articles/s41586-021-03544-w.epdf?sharing_token=tYaxh2mR5EozfsSL0WHZLdRgN0jAjWel9jnR3ZoTv0PW0K0NmVrRsFPaMa9Y5We9O4Hqf_liatg-lvhiVcYpHL_YQpqkurA31sxqtmA-E1yNUWVMMVSBxWSp7ZFFIWawYQYnEXoBE4esRDSWqubhDFWUPyI5wK_5B_YIO-D_kS8%3D) 	|
| 7  	| Amirali Boroumand, Saugata Ghose, Berkin Akin, Ravi Narayanaswami, Geraldo F. Oliveira, Xiaoyu Ma, Eric Shiu, and Onur Mutlu,"Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks," PACT'21 	| [Click](https://arxiv.org/pdf/2109.14320.pdf)                                                                                                                                                                                                                                                                                                             	|
| 8  	| Mostafa Mahmoud, Isak Edo, Ali Hadi Zadeh, Omar Mohamed Awad, Gennady Pekhimenko, Jorge Albericio, Andreas Moshovos. TensorDash: Exploiting Sparsity to Accelerate Deep Neural Network Training and Inference . MICRO 2020                             	| [Click](https://arxiv.org/pdf/2009.00748.pdf)                                                                                                                                                                                                                                                                                                             	|
| 9  	| Ghodrati et al. Planaria: Dynamic Architecture Fission for Spatial Multi-Tenant Acceleration of Deep Neural Networks. MICRO 2020                                                                                                                       	| [Click](https://www.microarch.org/micro53/papers/738300a681.pdf)                                                                                                                                                                                                                                                                                          	|
| 10 	| Tarsa et al. Post-silicon CPU adaptation made practical using machine learning. ISCA 19.                                                                                                                                                               	| [Click](https://ieeexplore.ieee.org/document/8980339)                                                                                                                                                                                                                                                                                                     	|
| 11 	| Murali et al. Full-Stack, Real-System Quantum Computer Studies: Architectural Comparisons and Design Insights. ISCA 19                                                                                                                                 	| [Click](https://arxiv.org/pdf/1905.11349.pdf)                                                                                                                                                                                                                                                                                                             	|
{:.mbtablestyle}
<br />

|   	| Security                                                                                                                                                                                                                            	|                                                                                                	|
|---	|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	|------------------------------------------------------------------------------------------------	|
|   	| **Papers**                                                                                                                                                                                                                              	| **Link**                                                                                           	|
| 1 	| Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, Onur Mutlu, ”Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors”, ISCA, 2014 	| [Click](https://users.ece.cmu.edu/~yoonguk/papers/kim-isca14.pdf)                              	|
| 2 	| Jeremie S. Kim, Minesh Patel, A. Giray Yaglikci, Hasan Hassan, Roknoddin Azizi, Lois Orosa, and Onur Mutlu, “Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques”, ISCA 2020                 	| [Click](https://people.inf.ethz.ch/omutlu/pub/Revisiting-RowHammer_isca20.pdf)                 	|
| 3 	| Qiumin Xu , Hoda Naghibijouybari , Shibo Wang , Nael Abu-Ghazaleh , Murali Annavaram. GPUGuard: Mitigating Contention Based Side and Covert Channel Atacks on GPUs. SC 2019.                                                        	| [Click](https://dl.acm.org/doi/10.1145/3330345.3330389)                                        	|
| 4 	| Post Quantum Cryptography.                                                                                                                                                                                                          	| [Click](https://www.quantamagazine.org/quantum-secure-cryptography-crosses-red-line-20150908/) 	|
| 5 	| Sanghyun Hong, Pietro Frigo, Yiğitcan Kaya, Cristiano Giuffrida, Tudor Dumitraş. "Terminal Brain Damage: Exposing the Graceless Degradation in Deep Neural Networks Under Hardware Fault Attacks". USENIX Security 2019.            	| [Click](https://www.usenix.org/conference/usenixsecurity19/presentation/hong)                  	|
| 6 	| Fan Yao, Adnan Siraj Rakin, Deliang Fan. "DeepHammer: Depleting the Intelligence of Deep Neural Networks through Targeted Chain of Bit Flips". USENIX Security 2020.                                                                	| [Click](https://www.usenix.org/conference/usenixsecurity20/presentation/yao)                   	|
| 7 	| T. Moscibroda and O. Mutlu. "Memory performance attacks: denial of memory service in multi-core systems," USENIX Security Symposium 2007                                                                                            	| [Click](https://users.ece.cmu.edu/~omutlu/pub/mph_usenix_security07.pdf)                       	|
| 8 	| Kaustav Goswami, Dip Sankar Banerjee, and Shirshendu Das. Towards Enhanced System Efficiency While Mitigating Row Hammer at ACM Transactions on Architecture and Code Optimization (TACO) (2021).                        	| [Click](https://dl.acm.org/doi/abs/10.1145/3458749)                                            	|
{:.mbtablestyle}


<br />
