{"Source Block": ["hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@123:145@HdlStmProcess", "reg        ctrl_sync_id_load = 1'b0;\nreg [ 7:0] spi_sync_id_counter = 8'b0;\n\nwire [ 7:0] spi_sync_id_init_s;\n\nalways @(posedge ctrl_clk) begin\n  if (ctrl_mem_reset == 1'b1) begin\n    ctrl_sync_id_init <= 8'b0;\n    ctrl_sync_id_load <= 1'b0;\n  end else begin\n    if (ctrl_cmd_wr_en && (ctrl_cmd_wr_data[15:8] == 8'h30)) begin\n      ctrl_sync_id_init <= ctrl_cmd_wr_data;\n      ctrl_sync_id_load <= 1'b1;\n    end else begin\n      ctrl_sync_id_load <= 1'b0;\n    end\n  end\nend\n\nwire spi_sync_id_load_s;\n\nsync_event # (\n    .NUM_OF_EVENTS(1),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[128, "always @(posedge ctrl_clk) begin\n"], [129, "  if (ctrl_mem_reset == 1'b1) begin\n"], [130, "    ctrl_sync_id_init <= 8'b0;\n"], [131, "    ctrl_sync_id_load <= 1'b0;\n"], [132, "  end else begin\n"], [133, "    if (ctrl_cmd_wr_en && (ctrl_cmd_wr_data[15:8] == 8'h30)) begin\n"], [134, "      ctrl_sync_id_init <= ctrl_cmd_wr_data;\n"], [135, "      ctrl_sync_id_load <= 1'b1;\n"], [136, "    end else begin\n"], [140, "end\n"]], "Add": [[136, "  always @(posedge ctrl_clk) begin\n"], [136, "    if (ctrl_mem_reset == 1'b1) begin\n"], [136, "      ctrl_sync_id_init <= 8'b0;\n"], [137, "    end else begin\n"], [137, "      if (ctrl_cmd_wr_en && (ctrl_cmd_wr_data[15:8] == 8'h30)) begin\n"], [137, "        ctrl_sync_id_init <= ctrl_cmd_wr_data;\n"], [137, "        ctrl_sync_id_load <= 1'b1;\n"], [137, "      end else begin\n"], [137, "        ctrl_sync_id_load <= 1'b0;\n"], [137, "      end\n"]]}}