/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 296 208)
	(text "Control_Word_Register2" (rect 5 0 146 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 175 26 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A_Addr_In [9 .. 0]" (rect 0 0 97 15)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_In [9 .. 0]" (rect 21 27 118 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLK" (rect 0 0 23 15)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 43 44 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Type_Reg_In[6 .. 0]" (rect 0 0 108 15)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg_In[6 .. 0]" (rect 21 59 129 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "B_Reg_In[5 .. 0]" (rect 0 0 88 15)(font "Intel Clear" (font_size 8)))
		(text "B_Reg_In[5 .. 0]" (rect 21 75 109 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Mem_Reg_In[1 .. 0]" (rect 0 0 108 15)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg_In[1 .. 0]" (rect 21 91 129 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "K_Reg_In" (rect 0 0 53 15)(font "Intel Clear" (font_size 8)))
		(text "K_Reg_In" (rect 21 107 74 122)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "ALU_SH_In[5 .. 0]" (rect 0 0 99 15)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_In[5 .. 0]" (rect 21 123 120 138)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "C_Reg_In[5 .. 0]" (rect 0 0 88 15)(font "Intel Clear" (font_size 8)))
		(text "C_Reg_In[5 .. 0]" (rect 21 139 109 154)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "A_Addr_Out [9 .. 0]" (rect 0 0 108 15)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_Out [9 .. 0]" (rect 151 27 259 42)(font "Intel Clear" (font_size 8)))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "HOLD" (rect 0 0 34 15)(font "Intel Clear" (font_size 8)))
		(text "HOLD" (rect 225 43 259 58)(font "Intel Clear" (font_size 8)))
		(line (pt 280 48)(pt 264 48))
	)
	(port
		(pt 280 64)
		(output)
		(text "Type_Reg_Out[6 .. 0]" (rect 0 0 119 15)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg_Out[6 .. 0]" (rect 140 59 259 74)(font "Intel Clear" (font_size 8)))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "B_Reg_Out[5 .. 0]" (rect 0 0 99 15)(font "Intel Clear" (font_size 8)))
		(text "B_Reg_Out[5 .. 0]" (rect 160 75 259 90)(font "Intel Clear" (font_size 8)))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "Mem_Reg_Out[1 .. 0]" (rect 0 0 119 15)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg_Out[1 .. 0]" (rect 140 91 259 106)(font "Intel Clear" (font_size 8)))
		(line (pt 280 96)(pt 264 96)(line_width 3))
	)
	(port
		(pt 280 112)
		(output)
		(text "K_Reg_Out" (rect 0 0 63 15)(font "Intel Clear" (font_size 8)))
		(text "K_Reg_Out" (rect 196 107 259 122)(font "Intel Clear" (font_size 8)))
		(line (pt 280 112)(pt 264 112))
	)
	(port
		(pt 280 128)
		(output)
		(text "ALU_SH_Out[5 .. 0]" (rect 0 0 109 15)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_Out[5 .. 0]" (rect 150 123 259 138)(font "Intel Clear" (font_size 8)))
		(line (pt 280 128)(pt 264 128)(line_width 3))
	)
	(port
		(pt 280 144)
		(output)
		(text "C_Reg_Out[5 .. 0]" (rect 0 0 99 15)(font "Intel Clear" (font_size 8)))
		(text "C_Reg_Out[5 .. 0]" (rect 160 139 259 154)(font "Intel Clear" (font_size 8)))
		(line (pt 280 144)(pt 264 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 176))
	)
)
