1- ALU
	a. 32-bit Adder
	b. And
	c. nor
	d. or
	e. comparator ?? (or use if statement)
	f. Shift left/right module
		*inputs: R[rt], shamt, left/right
		* output: R[rd]
	g. Subtract
3- Sign-extension module
4- instruction memory (uses 14-bit from 32-bit address)
5- Registers file
6- Data memory
7- Stages registers
8- Muxes
9- PC module (32-bit addresses)
10- Control unit
11- ALU control
----------------------
misc:
	add: 000011 01010 01011 01001 00000 100000 [D4B4820]
	sub: 000011 01010 01011 01001 00000 100100 [D4B4824]
	rs=10 t2 rt=11 t3 rd=9 t1
	000011 01001 01010 01000 00000 100000 add t0 t1 t2 [0d2a4020]
	000011 01000 01001 01001 00000 100100 sub t1 t0 t1 [0d094824]
	000011 01000 01001 01000 00000 100100 sub t0 t0 t1 [0d095824]
	
	001001 01010 01011 0000000000101000 [254b0028] I
	000010 00001001000011000001000010 [08243042] J
	
	000101 01000 01001 0000000000000010 beq
	000011 00000 01010 10001 00010 000000 sll t9,t2,2
	000011 00000 01010 10001 00010 000000

	000010 00000000000000000000111010 j[232]
	000111 00000000000000000000111010 jal[232]
	
	000011 00000 01001 10001 00001 000010 srl t9,t1,1
	000011 00000 01001 00000 00000 001000