var annotated =
[
    [ "cxx", "namespacecxx.html", "namespacecxx" ],
    [ "L4", "namespaceL4.html", "namespaceL4" ],
    [ "L4Re", "namespaceL4Re.html", "namespaceL4Re" ],
    [ "L4vcpu", null, [
      [ "State", "classL4vcpu_1_1State.html", "classL4vcpu_1_1State" ],
      [ "Vcpu", "classL4vcpu_1_1Vcpu.html", "classL4vcpu_1_1Vcpu" ]
    ] ],
    [ "Elf32_Dyn", "structElf32__Dyn.html", "structElf32__Dyn" ],
    [ "Elf32_Ehdr", "structElf32__Ehdr.html", "structElf32__Ehdr" ],
    [ "Elf32_Phdr", "structElf32__Phdr.html", "structElf32__Phdr" ],
    [ "Elf32_Shdr", "structElf32__Shdr.html", "structElf32__Shdr" ],
    [ "Elf32_Sym", "structElf32__Sym.html", "structElf32__Sym" ],
    [ "Elf64_Dyn", "structElf64__Dyn.html", "structElf64__Dyn" ],
    [ "Elf64_Ehdr", "structElf64__Ehdr.html", "structElf64__Ehdr" ],
    [ "Elf64_Phdr", "structElf64__Phdr.html", "structElf64__Phdr" ],
    [ "Elf64_Shdr", "structElf64__Shdr.html", "structElf64__Shdr" ],
    [ "Elf64_Sym", "structElf64__Sym.html", "structElf64__Sym" ],
    [ "gfxbitmap_offset", "structgfxbitmap__offset.html", "structgfxbitmap__offset" ],
    [ "l4_buf_regs_t", "structl4__buf__regs__t.html", "structl4__buf__regs__t" ],
    [ "l4_exc_regs_t", "structl4__exc__regs__t.html", "structl4__exc__regs__t" ],
    [ "l4_fpage_t", "unionl4__fpage__t.html", "unionl4__fpage__t" ],
    [ "l4_icu_info_t", "structl4__icu__info__t.html", "structl4__icu__info__t" ],
    [ "l4_kernel_info_mem_desc_t", "structl4__kernel__info__mem__desc__t.html", null ],
    [ "l4_kernel_info_t", "structl4__kernel__info__t.html", "structl4__kernel__info__t" ],
    [ "l4_msg_regs_t", "unionl4__msg__regs__t.html", "unionl4__msg__regs__t" ],
    [ "l4_msgtag_t", "structl4__msgtag__t.html", "structl4__msgtag__t" ],
    [ "l4_sched_cpu_set_t", "structl4__sched__cpu__set__t.html", "structl4__sched__cpu__set__t" ],
    [ "l4_sched_param_t", "structl4__sched__param__t.html", "structl4__sched__param__t" ],
    [ "l4_snd_fpage_t", "structl4__snd__fpage__t.html", "structl4__snd__fpage__t" ],
    [ "l4_thread_regs_t", "structl4__thread__regs__t.html", "structl4__thread__regs__t" ],
    [ "l4_timeout_s", "structl4__timeout__s.html", "structl4__timeout__s" ],
    [ "l4_timeout_t", "unionl4__timeout__t.html", "unionl4__timeout__t" ],
    [ "l4_tracebuffer_status_t", "structl4__tracebuffer__status__t.html", "structl4__tracebuffer__status__t" ],
    [ "l4_tracebuffer_status_window_t", "structl4__tracebuffer__status__window__t.html", "structl4__tracebuffer__status__window__t" ],
    [ "l4_vcon_attr_t", "structl4__vcon__attr__t.html", "structl4__vcon__attr__t" ],
    [ "l4_vcpu_ipc_regs_t", "structl4__vcpu__ipc__regs__t.html", null ],
    [ "l4_vcpu_regs_t", "structl4__vcpu__regs__t.html", "structl4__vcpu__regs__t" ],
    [ "l4_vcpu_state_t", "structl4__vcpu__state__t.html", "structl4__vcpu__state__t" ],
    [ "l4_vhw_descriptor", "structl4__vhw__descriptor.html", "structl4__vhw__descriptor" ],
    [ "l4_vhw_entry", "structl4__vhw__entry.html", "structl4__vhw__entry" ],
    [ "l4_vm_svm_vmcb_control_area", "structl4__vm__svm__vmcb__control__area.html", null ],
    [ "l4_vm_svm_vmcb_state_save_area", "structl4__vm__svm__vmcb__state__save__area.html", null ],
    [ "l4_vm_svm_vmcb_state_save_area_seg", "structl4__vm__svm__vmcb__state__save__area__seg.html", null ],
    [ "l4_vm_svm_vmcb_t", "structl4__vm__svm__vmcb__t.html", null ],
    [ "l4_vm_tz_state", "structl4__vm__tz__state.html", null ],
    [ "l4re_aux_t", "structl4re__aux__t.html", "structl4re__aux__t" ],
    [ "l4re_ds_stats_t", "structl4re__ds__stats__t.html", "structl4re__ds__stats__t" ],
    [ "l4re_elf_aux_mword_t", "structl4re__elf__aux__mword__t.html", null ],
    [ "l4re_elf_aux_t", "structl4re__elf__aux__t.html", null ],
    [ "l4re_elf_aux_vma_t", "structl4re__elf__aux__vma__t.html", null ],
    [ "l4re_env_cap_entry_t", "structl4re__env__cap__entry__t.html", "structl4re__env__cap__entry__t" ],
    [ "l4re_env_t", "structl4re__env__t.html", "structl4re__env__t" ],
    [ "l4re_event_t", "structl4re__event__t.html", "structl4re__event__t" ],
    [ "l4re_video_color_component_t", "structl4re__video__color__component__t.html", "structl4re__video__color__component__t" ],
    [ "l4re_video_goos_info_t", "structl4re__video__goos__info__t.html", "structl4re__video__goos__info__t" ],
    [ "l4re_video_pixel_info_t", "structl4re__video__pixel__info__t.html", "structl4re__video__pixel__info__t" ],
    [ "l4re_video_view_info_t", "structl4re__video__view__info__t.html", "structl4re__video__view__info__t" ],
    [ "l4re_video_view_t", "structl4re__video__view__t.html", null ],
    [ "l4util_idt_desc_t", "structl4util__idt__desc__t.html", "structl4util__idt__desc__t" ],
    [ "l4util_idt_header_t", "structl4util__idt__header__t.html", "structl4util__idt__header__t" ],
    [ "l4util_mb_addr_range_t", "structl4util__mb__addr__range__t.html", "structl4util__mb__addr__range__t" ],
    [ "l4util_mb_apm_t", "structl4util__mb__apm__t.html", null ],
    [ "l4util_mb_drive_t", "structl4util__mb__drive__t.html", "structl4util__mb__drive__t" ],
    [ "l4util_mb_info_t", "structl4util__mb__info__t.html", "structl4util__mb__info__t" ],
    [ "l4util_mb_mod_t", "structl4util__mb__mod__t.html", "structl4util__mb__mod__t" ],
    [ "l4util_mb_vbe_ctrl_t", "structl4util__mb__vbe__ctrl__t.html", null ],
    [ "l4util_mb_vbe_mode_t", "structl4util__mb__vbe__mode__t.html", null ]
];