Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 26 20:09:30 2025
| Host         : DESKTOP-NNQ7JK0 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu4evsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4033 |     0 |     87840 |  4.59 |
|   LUT as Logic             | 3672 |     0 |     87840 |  4.18 |
|   LUT as Memory            |  361 |     0 |     57600 |  0.63 |
|     LUT as Distributed RAM |   72 |     0 |           |       |
|     LUT as Shift Register  |  289 |     0 |           |       |
| CLB Registers              | 4658 |     0 |    175680 |  2.65 |
|   Register as Flip Flop    | 4657 |     0 |    175680 |  2.65 |
|   Register as Latch        |    0 |     0 |    175680 |  0.00 |
|   Register as AND/OR       |    1 |     0 |    175680 | <0.01 |
| CARRY8                     |   51 |     0 |     14640 |  0.35 |
| F7 Muxes                   |  111 |     0 |     58560 |  0.19 |
| F8 Muxes                   |    0 |     0 |     29280 |  0.00 |
| F9 Muxes                   |    0 |     0 |     14640 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 6     |          Yes |           - |          Set |
| 240   |          Yes |           - |        Reset |
| 213   |          Yes |         Set |            - |
| 4198  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  849 |     0 |     14640 |  5.80 |
|   CLBL                                     |  567 |     0 |           |       |
|   CLBM                                     |  282 |     0 |           |       |
| LUT as Logic                               | 3672 |     0 |     87840 |  4.18 |
|   using O5 output only                     |  205 |       |           |       |
|   using O6 output only                     | 2426 |       |           |       |
|   using O5 and O6                          | 1041 |       |           |       |
| LUT as Memory                              |  361 |     0 |     57600 |  0.63 |
|   LUT as Distributed RAM                   |   72 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   72 |       |           |       |
|   LUT as Shift Register                    |  289 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  202 |       |           |       |
|     using O5 and O6                        |   87 |       |           |       |
| CLB Registers                              | 4658 |     0 |    175680 |  2.65 |
|   Register driven from within the CLB      | 2661 |       |           |       |
|   Register driven from outside the CLB     | 1997 |       |           |       |
|     LUT in front of the register is unused | 1470 |       |           |       |
|     LUT in front of the register is used   |  527 |       |           |       |
| Unique Control Sets                        |  350 |       |     29280 |  1.20 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   50 |     0 |       128 | 39.06 |
|   RAMB36/FIFO*    |   50 |     0 |       128 | 39.06 |
|     RAMB36E2 only |   50 |       |           |       |
|   RAMB18          |    0 |     0 |       256 |  0.00 |
| URAM              |    0 |     0 |        48 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    5 |     5 |       252 |  1.98 |
| HPIOB_M          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    1 |     1 |        48 |  2.08 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    2 |     2 |        48 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       352 |  0.85 |
|   BUFGCE             |    3 |     0 |       112 |  2.68 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |        96 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |         4 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         2 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         2 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 4198 |            Register |
| LUT3       | 1367 |                 CLB |
| LUT6       | 1155 |                 CLB |
| LUT5       |  855 |                 CLB |
| LUT4       |  727 |                 CLB |
| LUT2       |  522 |                 CLB |
| SRL16E     |  293 |                 CLB |
| FDCE       |  240 |            Register |
| FDSE       |  213 |            Register |
| MUXF7      |  111 |                 CLB |
| RAMD32     |  110 |                 CLB |
| LUT1       |   87 |                 CLB |
| SRLC32E    |   76 |                 CLB |
| CARRY8     |   51 |                 CLB |
| RAMB36E2   |   50 |           Block Ram |
| RAMS32     |   34 |                 CLB |
| SRLC16E    |    7 |                 CLB |
| FDPE       |    6 |            Register |
| IBUFCTRL   |    3 |              Others |
| BUFGCE     |    3 |               Clock |
| INBUF      |    2 |                 I/O |
| OBUF       |    1 |                 I/O |
| MMCME4_ADV |    1 |               Clock |
| DIFFINBUF  |    1 |                 I/O |
| BSCANE2    |    1 |       Configuration |
| AND2B1L    |    1 |              Others |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| design_1_xbar_0               |    1 |
| design_1_rst_clk_wiz_1_100M_0 |    1 |
| design_1_microblaze_0_0       |    1 |
| design_1_mdm_1_0              |    1 |
| design_1_lmb_bram_0           |    1 |
| design_1_ilmb_v10_0           |    1 |
| design_1_ilmb_bram_if_cntlr_0 |    1 |
| design_1_floating_point_0_0   |    1 |
| design_1_dlmb_v10_0           |    1 |
| design_1_dlmb_bram_if_cntlr_0 |    1 |
| design_1_clk_wiz_1_0          |    1 |
| design_1_blk_mem_gen_0_0      |    1 |
| design_1_axi_uartlite_0_0     |    1 |
| design_1_axi_intc_0_0         |    1 |
| design_1_axi_dma_0_0          |    1 |
| design_1_axi_bram_ctrl_0_0    |    1 |
| design_1_auto_pc_3            |    1 |
| design_1_auto_pc_2            |    1 |
| design_1_auto_pc_1            |    1 |
| design_1_auto_pc_0            |    1 |
+-------------------------------+------+


