Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,334
design__instance__area,5212.77
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001116431230911985
power__switching__total,0.000018767388610285707
power__leakage__total,0.000001528724737909215
power__total,0.00013193923223298043
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25720531987802203
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25720531987802203
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0972860708417789
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.590384424725157
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097286
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.997564
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2655378214692492
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26557687356524484
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5988628651370975
timing__setup__ws__corner:nom_slow_1p08V_125C,12.984114595447487
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.598863
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.567799
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26023312019641176
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2602741429383319
timing__hold__ws__corner:nom_typ_1p20V_25C,0.278755665329477
timing__setup__ws__corner:nom_typ_1p20V_25C,14.017759794138
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.278756
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.128025
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25720531987802203
clock__skew__worst_setup,0.25720531987802203
timing__hold__ws,0.0972860708417789
timing__setup__ws,12.984114595447487
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097286
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.567799
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,334
design__instance__area__stdcell,5212.77
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.180114
design__instance__utilization__stdcell,0.180114
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,12
design__instance__area__class:inverter,65.3184
design__instance__count__class:sequential_cell,38
design__instance__area__class:sequential_cell,1792.63
design__instance__count__class:multi_input_combinational_cell,181
design__instance__area__class:multi_input_combinational_cell,1863.39
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,91
design__instance__area__class:timing_repair_buffer,1391.64
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,6792.01
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,81.648
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,75
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,389
route__net__special,2
route__drc_errors__iter:0,143
route__wirelength__iter:0,7241
route__drc_errors__iter:1,82
route__wirelength__iter:1,7290
route__drc_errors__iter:2,88
route__wirelength__iter:2,7192
route__drc_errors__iter:3,10
route__wirelength__iter:3,7189
route__drc_errors__iter:4,0
route__wirelength__iter:4,7156
route__drc_errors,0
route__wirelength,7156
route__vias,2077
route__vias__singlecut,2077
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,194.265
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,45
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,45
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,45
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,45
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000672773
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000755549
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000137943
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000755549
design_powergrid__voltage__worst,0.00000755549
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000755549
design_powergrid__drop__worst__net:VPWR,0.00000672773
design_powergrid__voltage__worst__net:VGND,0.00000755549
design_powergrid__drop__worst__net:VGND,0.00000755549
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001579999999999999907326193003542780246561960666440427303314208984375
ir__drop__worst,0.000006729999999999999938976764923825868436324526555836200714111328125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
