# ðŸ§® Simple ALU (Arithmetic Logic Unit)

This project simulates a basic **ALU** that supports arithmetic and logic operations based on control inputs.

## Files
- `alu.v`: Verilog module for ALU operations
- `alu_tb.v`: Testbench for verifying ALU output
- `alu_top.v`: Top-level wrapper module
- `alu.png`: Block diagram of ALU
- `alu_wave.png`: Waveform of ALU simulation

## Purpose
To practice writing modular Verilog code and simulate arithmetic operations.
