34227000: system.cpu: Activity: 11
34227000: system.cpu: FullO3CPU tick checkpoint 1
34227000: system.cpu: Removing instruction, [tid:0] [sn:107451] PC (0x142bc=>0x142c0).(0=>1)
 dest reg 0x56f1330 : 0x56f100034227000: system.cpu: FullO3CPU tick checkpoint 2
34227000: system.cpu: Scheduling next tick!
34227001: system.cpu: CPU already running.
34227001: global: the arch_reg is 10 , the vir reg is 164
34227001: global: look up arch_reg is 10 , vir_reg is 164
34227001: global: lookup vir map for physical reg,vir_reg is 164 freelist freenum is 39
34227001: global: the phys_reg is 0, map size is 256
34227001: global: get dest phys reg is 202
34227001: global: regval is 52
34227001: system.cpu: phys_reg is 202, val is 52
34227001: global: RegFile: Setting int register 202 to 0x34
34227001: global: setScalarResult
34227001: global: get into ~InstResult
34227001: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34227001: system.cpu.iew: Activity this cycle.
34227001: system.cpu: Activity: 12
34227002: system.cpu: CPU already running.
34227002: global: the arch_reg is 8 , the vir reg is 216
34227002: global: look up arch_reg is 8 , vir_reg is 216
34227002: global: lookup vir map for physical reg,vir_reg is 216 freelist freenum is 39
34227002: global: the phys_reg is 0, map size is 256
34227002: global: get dest phys reg is 33
34227002: global: regval is 9223372036854775584
34227002: system.cpu: phys_reg is 33, val is 9223372036854775584
34227002: global: RegFile: Setting int register 33 to 0x7fffffffffffff20
34227002: global: setScalarResult
34227002: global: get into ~InstResult
34227002: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34227002: system.cpu.iew: Activity this cycle.
34227003: system.cpu: CPU already running.
34227003: global: the arch_reg is 9 , the vir reg is 109
34227003: global: look up arch_reg is 9 , vir_reg is 109
34227003: global: lookup vir map for physical reg,vir_reg is 109 freelist freenum is 39
34227003: global: the phys_reg is 0, map size is 256
34227003: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34227003: global: get dest phys reg is 57
34227003: global: regval is 13
34227003: system.cpu: phys_reg is 57, val is 13
34227003: global: RegFile: Setting int register 57 to 0xd
34227003: global: setScalarResult
34227003: global: get into ~InstResult
34227003: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34227003: system.cpu.iew: Activity this cycle.
34227500: system.cpu: CPU already running.
34227500: global: the arch_reg is 18 , the vir reg is 113
34227500: global: look up arch_reg is 18 , vir_reg is 113
34227500: global: lookup vir map for physical reg,vir_reg is 113 freelist freenum is 38
34227500: global: the phys_reg is 0, map size is 256
34227500: global: get dest phys reg is 27
34227500: global: regval is 2
34227500: system.cpu: phys_reg is 27, val is 2
34227500: global: RegFile: Setting int register 27 to 0x2
34227500: global: setScalarResult
34227500: global: get into ~InstResult
34227500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34227500: system.cpu.iew: Activity this cycle.
34227500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34227500: system.cpu.fetch: Running stage.
34227500: system.cpu.fetch: There are no more threads available to fetch from.
34227500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34227500: system.cpu.decode: Processing [tid:0]
34227500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34227500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107477] with PC (0x116e0=>0x116e4).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107478] with PC (0x116e4=>0x116e8).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107479] with PC (0x116e8=>0x116ec).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107480] with PC (0x116ec=>0x116f0).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107481] with PC (0x116f0=>0x116f4).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107482] with PC (0x116f4=>0x116f8).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107483] with PC (0x116f8=>0x116fc).(0=>1)
34227500: system.cpu.decode: [tid:0]: Processing instruction [sn:107484] with PC (0x116fc=>0x11700).(0=>1)
34227500: system.cpu.decode: Activity this cycle.
34227500: system.cpu.rename: Processing [tid:0]
34227500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 171, Free LQ: 17, Free SQ: 33, FreeRM 31(204 222 255 31 0)
34227500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34227500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 17, loadsInProgress: 3, loads dispatchedToLQ: 2
34227500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34227500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34227500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=24), until [sn:107451].
34227500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167300, [sn:107451].
34227500: system.cpu.rename: hb_it newPhysReg is 68 prevPhysReg is 219
34227500: system.cpu.freeList: Freeing register 219 (IntRegClass).
34227500: system.cpu.scoreboard: get into unset reg func reg id is 219
34227500: global: look up arch_reg is 15 , vir_reg is 219
34227500: global: lookup vir map for physical reg,vir_reg is 219 freelist freenum is 38
34227500: global: the phys_reg is 0x56f1054, map size is 256
34227500: system.cpu.vir_freelist: Freeing register 7 (IntRegClass).
34227500: global: simpleFreeList addPhysReg 7, cnt_ref_size is 256
34227500: system.cpu.rename: remove commited inst finish
34227500: system.cpu.iew: Issue: Processing [tid:0]
34227500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x142f8=>0x142fc).(0=>1), [tid:0] [sn:107465].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: Execute: Calculating address for memory reference.
34227500: system.cpu.iew: iew is load checkpoint 1
34227500: system.cpu.iew.lsq.thread0: Executing load PC (0x142f8=>0x142fc).(0=>1), [sn:107465]
34227500: global: RegFile: Access to int register 106, has data 0x7ffffffffffffc50
34227500: system.cpu.iew.lsq.thread0: Read called, load idx: 29, store idx: 32, storeHead: 31 addr: 0x11dd0
34227500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107465] PC (0x142f8=>0x142fc).(0=>1)
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x142fc=>0x14300).(0=>1), [tid:0] [sn:107466].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: Execute: Calculating address for memory reference.
34227500: system.cpu.iew: iew is load checkpoint 1
34227500: system.cpu.iew.lsq.thread0: Executing load PC (0x142fc=>0x14300).(0=>1), [sn:107466]
34227500: global: RegFile: Access to int register 106, has data 0x7ffffffffffffc50
34227500: system.cpu.iew.lsq.thread0: Read called, load idx: 30, store idx: 32, storeHead: 31 addr: 0x11dc8
34227500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107466] PC (0x142fc=>0x14300).(0=>1)
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x14300=>0x14304).(0=>1), [tid:0] [sn:107467].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: Execute: Calculating address for memory reference.
34227500: system.cpu.iew: iew is load checkpoint 1
34227500: system.cpu.iew.lsq.thread0: Executing load PC (0x14300=>0x14304).(0=>1), [sn:107467]
34227500: global: RegFile: Access to int register 106, has data 0x7ffffffffffffc50
34227500: system.cpu.iew.lsq.thread0: Read called, load idx: 31, store idx: 32, storeHead: 31 addr: 0x11db8
34227500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107467] PC (0x14300=>0x14304).(0=>1)
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x14304=>0x14308).(0=>1), [tid:0] [sn:107468].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: Execute: Calculating address for memory reference.
34227500: system.cpu.iew: iew is load checkpoint 1
34227500: system.cpu.iew.lsq.thread0: Executing load PC (0x14304=>0x14308).(0=>1), [sn:107468]
34227500: global: RegFile: Access to int register 106, has data 0x7ffffffffffffc50
34227500: system.cpu.iew.lsq.thread0: Read called, load idx: -1, store idx: 32, storeHead: 31 addr: 0x11db0
34227500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107468] PC (0x14304=>0x14308).(0=>1)
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x14308=>0x1430c).(0=>1), [tid:0] [sn:107469].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: iew checkpoint 1 before exe
34227500: global: RegFile: Access to int register 106, has data 0x7ffffffffffffc50
34227500: global: the arch_reg is 2 , the vir reg is 111
34227500: global: look up arch_reg is 2 , vir_reg is 111
34227500: global: lookup vir map for physical reg,vir_reg is 111 freelist freenum is 39
34227500: global: the phys_reg is 0, map size is 256
34227500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34227500: global: get dest phys reg is 71
34227500: global: regval is 9223372036854775344
34227500: system.cpu: phys_reg is 71, val is 9223372036854775344
34227500: global: RegFile: Setting int register 71 to 0x7ffffffffffffe30
34227500: global: setScalarResult
34227500: global: get into ~InstResult
34227500: system.cpu.iew: iew checkpoint 2 after exe
34227500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x1430c=>0x14310).(0=>1), [tid:0] [sn:107470].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: iew checkpoint 1 before exe
34227500: global: RegFile: Access to int register 174, has data 0x13604
34227500: global: regval is 82704
34227500: system.cpu: phys_reg is 0, val is 82704
34227500: global: RegFile: Setting int register 0 to 0x14310
34227500: global: setScalarResult
34227500: global: get into ~InstResult
34227500: system.cpu.iew: iew checkpoint 2 after exe
34227500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 5
wbActual:5
34227500: system.cpu.iew: Execute: Branch mispredict detected.
34227500: system.cpu.iew: Predicted target was PC: (0x14310=>0x14314).(0=>1).
34227500: system.cpu.iew: Execute: Redirecting fetch to PC: (0x1430c=>0x13604).(0=>1).
34227500: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1430c=>0x13604).(0=>1) [sn:107470].
34227500: system.cpu.iew: Execute: Executing instructions from IQ.
34227500: system.cpu.iew: Execute: Processing PC (0x14314=>0x14318).(0=>1), [tid:0] [sn:107472].
34227500: system.cpu.iew: iew checkpoint 0
34227500: system.cpu.iew: iew checkpoint 1 before exe
34227500: global: the arch_reg is 1 , the vir reg is 147
34227500: global: look up arch_reg is 1 , vir_reg is 147
34227500: global: lookup vir map for physical reg,vir_reg is 147 freelist freenum is 38
34227500: global: the phys_reg is 0x56f1378, map size is 256
34227500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34227500: global: get dest phys reg is 222
34227500: global: regval is 82712
34227500: system.cpu: phys_reg is 222, val is 82712
34227500: global: RegFile: Setting int register 222 to 0x14318
34227500: global: setScalarResult
34227500: global: get into ~InstResult
34227500: system.cpu.iew: iew checkpoint 2 after exe
34227500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 6
wbActual:6
34227500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34227500: system.cpu.iew: Sending instructions to commit, [sn:107454] PC (0x142cc=>0x142d0).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Completing mem instruction PC: (0x142cc=>0x142d0).(0=>1) [sn:107454]
34227500: system.cpu.memDep0: Completed mem instruction PC (0x142cc=>0x142d0).(0=>1) [sn:107454].
34227500: system.cpu.iq: Waking any dependents on vir_reg is 164(flat:164) and phys register 202 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 164
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 164
34227500: system.cpu.scoreboard: Setting reg 164 as ready
34227500: system.cpu.iew: Sending instructions to commit, [sn:107455] PC (0x142d0=>0x142d4).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Completing mem instruction PC: (0x142d0=>0x142d4).(0=>1) [sn:107455]
34227500: system.cpu.memDep0: Completed mem instruction PC (0x142d0=>0x142d4).(0=>1) [sn:107455].
34227500: system.cpu.iq: Waking any dependents on vir_reg is 216(flat:216) and phys register 33 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 216
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 216
34227500: system.cpu.scoreboard: Setting reg 216 as ready
34227500: system.cpu.iew: Sending instructions to commit, [sn:107456] PC (0x142d4=>0x142d8).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Completing mem instruction PC: (0x142d4=>0x142d8).(0=>1) [sn:107456]
34227500: system.cpu.memDep0: Completed mem instruction PC (0x142d4=>0x142d8).(0=>1) [sn:107456].
34227500: system.cpu.iq: Waking any dependents on vir_reg is 109(flat:109) and phys register 57 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 109
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 109
34227500: system.cpu.scoreboard: Setting reg 109 as ready
34227500: system.cpu.iew: Sending instructions to commit, [sn:107457] PC (0x142d8=>0x142dc).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Completing mem instruction PC: (0x142d8=>0x142dc).(0=>1) [sn:107457]
34227500: system.cpu.memDep0: Completed mem instruction PC (0x142d8=>0x142dc).(0=>1) [sn:107457].
34227500: system.cpu.iq: Waking any dependents on vir_reg is 113(flat:113) and phys register 27 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 113
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 113
34227500: system.cpu.scoreboard: Setting reg 113 as ready
34227500: system.cpu.iew: Sending instructions to commit, [sn:107469] PC (0x14308=>0x1430c).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Waking any dependents on vir_reg is 111(flat:111) and phys register 71 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 111
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 111
34227500: system.cpu.scoreboard: Setting reg 111 as ready
34227500: system.cpu.iew: Sending instructions to commit, [sn:107470] PC (0x1430c=>0x13604).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Waking any dependents on vir_reg is 0(flat:0) and phys register 0 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 0
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 0
34227500: system.cpu.scoreboard: Setting reg 0 as ready
34227500: system.cpu.iew: Sending instructions to commit, [sn:107472] PC (0x14314=>0x11a04).(0=>1).
34227500: system.cpu.iq: Waking dependents of completed instruction.
34227500: system.cpu.iq: Waking any dependents on vir_reg is 147(flat:147) and phys register 222 (IntRegClass).
34227500: system.cpu.iew: writebackInsts checkpoint 1
34227500: system.cpu.iew: Setting virtual Destination Register 147
34227500: system.cpu.scoreboard: 1 setreg phys_reg is 147
34227500: system.cpu.scoreboard: Setting reg 147 as ready
34227500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34227500: system.cpu.iq: Not able to schedule any instructions.
34227500: system.cpu.iew: Processing [tid:0]
34227500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107451]
34227500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 16
34227500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34227500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34227500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34227500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 16
34227500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 17 free entries. SQ has 33 free entries.
34227500: system.cpu.iew: Activity this cycle.
34227500: system.cpu.commit: Getting instructions from Rename stage.
34227500: system.cpu.commit: Inserting PC (0x11a04=>0x11a08).(0=>1) [sn:107473] [tid:0] into ROB.
34227500: system.cpu.rob: Adding inst PC (0x11a04=>0x11a08).(0=>1) to the ROB.
34227500: system.cpu.rob: [tid:0] Now has 22 instructions.
34227500: system.cpu.commit: Inserting PC (0x11a08=>0x11a0c).(0=>1) [sn:107474] [tid:0] into ROB.
34227500: system.cpu.rob: Adding inst PC (0x11a08=>0x11a0c).(0=>1) to the ROB.
34227500: system.cpu.rob: [tid:0] Now has 23 instructions.
34227500: system.cpu.commit: Inserting PC (0x11a0c=>0x11a10).(0=>1) [sn:107475] [tid:0] into ROB.
34227500: system.cpu.rob: Adding inst PC (0x11a0c=>0x11a10).(0=>1) to the ROB.
34227500: system.cpu.rob: [tid:0] Now has 24 instructions.
34227500: system.cpu.commit: Inserting PC (0x11a10=>0x11a14).(0=>1) [sn:107476] [tid:0] into ROB.
34227500: system.cpu.rob: Adding inst PC (0x11a10=>0x11a14).(0=>1) to the ROB.
34227500: system.cpu.rob: [tid:0] Now has 25 instructions.
34227500: system.cpu.commit: Trying to commit instructions in the ROB.
34227500: system.cpu.commit: Trying to commit head instruction, [sn:107452] [tid:0]
34227500: system.cpu.commit: Committing instruction with [sn:107452] PC (0x142c0=>0x142c8).(0=>1)
34227500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142c0=>0x142c8).(0=>1), [sn:107452]
34227500: system.cpu: Removing committed instruction [tid:0] PC (0x142c0=>0x142c8).(0=>1) [sn:107452]
34227500: system.cpu.commit: [tid:0]: Marking PC (0x142c8=>0x142cc).(0=>1), [sn:107453] ready within ROB.
34227500: system.cpu.commit: [tid:0]: Instruction [sn:107453] PC (0x142c8=>0x142cc).(0=>1) is head of ROB and ready to commit
34227500: system.cpu.commit: [tid:0]: ROB has 24 insts & 168 free entries.
34227500: system.cpu.commit: Activity This Cycle.
34227500: system.cpu: FullO3CPU tick checkpoint 0
34227500: system.cpu: FullO3CPU tick checkpoint 0.1
34227500: system.cpu: FullO3CPU tick checkpoint 0.2
34227500: system.cpu: FullO3CPU tick checkpoint 0.3
34227500: system.cpu: FullO3CPU tick checkpoint 0.4
34227500: global: ~DefaultIEWDefaultCommit()
34227500: global: DefaultIEWDefaultCommit()
34227500: system.cpu: FullO3CPU tick checkpoint 0.5
34227500: system.cpu: Activity: 11
34227500: system.cpu: FullO3CPU tick checkpoint 1
34227500: system.cpu: Removing instruction, [tid:0] [sn:107452] PC (0x142c0=>0x142c8).(0=>1)
 dest reg 0x56f15b8 : 0x56f191834227500: system.cpu: FullO3CPU tick checkpoint 2
34227500: system.cpu: Scheduling next tick!
34227501: system.cpu: CPU already running.
34227501: global: the arch_reg is 19 , the vir reg is 140
34227501: global: look up arch_reg is 19 , vir_reg is 140
34227501: global: lookup vir map for physical reg,vir_reg is 140 freelist freenum is 37
34227501: global: the phys_reg is 0, map size is 256
34227501: global: get dest phys reg is 15
34227501: global: regval is 1
34227501: system.cpu: phys_reg is 15, val is 1
34227501: global: RegFile: Setting int register 15 to 0x1
34227501: global: setScalarResult
34227501: global: get into ~InstResult
34227501: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34227501: system.cpu.iew: Activity this cycle.
34227501: system.cpu: Activity: 12
34227502: system.cpu: CPU already running.
34227502: global: the arch_reg is 20 , the vir reg is 19
34227502: global: look up arch_reg is 20 , vir_reg is 19
34227502: global: lookup vir map for physical reg,vir_reg is 19 freelist freenum is 37
34227502: global: the phys_reg is 0, map size is 256
34227502: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34227502: global: get dest phys reg is 85
34227502: global: regval is 67
34227502: system.cpu: phys_reg is 85, val is 67
34227502: global: RegFile: Setting int register 85 to 0x43
34227502: global: setScalarResult
34227502: global: get into ~InstResult
34227502: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34227502: system.cpu.iew: Activity this cycle.
34227503: system.cpu: CPU already running.
34227503: global: the arch_reg is 21 , the vir reg is 129
34227503: global: look up arch_reg is 21 , vir_reg is 129
34227503: global: lookup vir map for physical reg,vir_reg is 129 freelist freenum is 36
34227503: global: the phys_reg is 0, map size is 256
34227503: global: get dest phys reg is 0
34227503: global: regval is 0
34227503: system.cpu: phys_reg is 0, val is 0
34227503: global: RegFile: Setting int register 0 to 0
34227503: global: setScalarResult
34227503: global: get into ~InstResult
34227503: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34227503: system.cpu.iew: Activity this cycle.
34228000: system.cpu: CPU already running.
34228000: global: the arch_reg is 22 , the vir reg is 15
34228000: global: look up arch_reg is 22 , vir_reg is 15
34228000: global: lookup vir map for physical reg,vir_reg is 15 freelist freenum is 36
34228000: global: the phys_reg is 0, map size is 256
34228000: global: get dest phys reg is 0
34228000: global: regval is 0
34228000: system.cpu: phys_reg is 0, val is 0
34228000: global: RegFile: Setting int register 0 to 0
34228000: global: setScalarResult
34228000: global: get into ~InstResult
34228000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34228000: system.cpu.iew: Activity this cycle.
34228000: system.cpu.icache_port: Fetch unit received timing
34228000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34228000: system.cpu: CPU already running.
34228000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34228000: system.cpu.fetch: Activating stage.
34228000: system.cpu: Activity: 13
34228000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34228000: system.cpu.fetch: Running stage.
34228000: system.cpu.fetch: Attempting to fetch from [tid:0]
34228000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34228000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34228000: global: Requesting bytes 0x01413823 from address 0x11700
34228000: global: Decoding instruction 0x01413823 at address 0x11700
34228000: global: DynInst: [sn:107485] Instruction created. Instcount for system.cpu = 36
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x11700 (0) created [sn:107485].
34228000: system.cpu.fetch: [tid:0]: Instruction is: sd s4, 16(sp)
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34228000: global: Requesting bytes 0x01513423 from address 0x11704
34228000: global: Decoding instruction 0x01513423 at address 0x11704
34228000: global: DynInst: [sn:107486] Instruction created. Instcount for system.cpu = 37
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x11704 (0) created [sn:107486].
34228000: system.cpu.fetch: [tid:0]: Instruction is: sd s5, 8(sp)
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34228000: global: Requesting bytes 0x01613023 from address 0x11708
34228000: global: Decoding instruction 0x01613023 at address 0x11708
34228000: global: DynInst: [sn:107487] Instruction created. Instcount for system.cpu = 38
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x11708 (0) created [sn:107487].
34228000: system.cpu.fetch: [tid:0]: Instruction is: sd s6, 0(sp)
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34228000: global: Requesting bytes 0x6d478793 from address 0x1170c
34228000: global: Decoding instruction 0x6d478793 at address 0x1170c
34228000: global: DynInst: [sn:107488] Instruction created. Instcount for system.cpu = 39
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x1170c (0) created [sn:107488].
34228000: system.cpu.fetch: [tid:0]: Instruction is: addi a5, a5, 1748
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34228000: global: Requesting bytes 0x04f53c23 from address 0x11710
34228000: global: Decoding instruction 0x04f53c23 at address 0x11710
34228000: global: DynInst: [sn:107489] Instruction created. Instcount for system.cpu = 40
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x11710 (0) created [sn:107489].
34228000: system.cpu.fetch: [tid:0]: Instruction is: sd a5, 88(a0)
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34228000: global: Requesting bytes 0x53850713 from address 0x11714
34228000: global: Decoding instruction 0x53850713 at address 0x11714
34228000: global: DynInst: [sn:107490] Instruction created. Instcount for system.cpu = 41
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x11714 (0) created [sn:107490].
34228000: system.cpu.fetch: [tid:0]: Instruction is: addi a4, a0, 1336
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34228000: global: Requesting bytes 0x00300793 from address 0x11718
34228000: global: Decoding instruction 0x00300793 at address 0x11718
34228000: global: DynInst: [sn:107491] Instruction created. Instcount for system.cpu = 42
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x11718 (0) created [sn:107491].
34228000: system.cpu.fetch: [tid:0]: Instruction is: addi a5, zero, 3
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34228000: global: Requesting bytes 0x52e53823 from address 0x1171c
34228000: global: Decoding instruction 0x52e53823 at address 0x1171c
34228000: global: DynInst: [sn:107492] Instruction created. Instcount for system.cpu = 43
34228000: system.cpu.fetch: [tid:0]: Instruction PC 0x1171c (0) created [sn:107492].
34228000: system.cpu.fetch: [tid:0]: Instruction is: sd a4, 1328(a0)
34228000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34228000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34228000: system.cpu.fetch: [tid:0][sn:107485]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34228000: system.cpu.fetch: [tid:0][sn:107486]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34228000: system.cpu.fetch: [tid:0][sn:107487]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34228000: system.cpu.fetch: [tid:0][sn:107488]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34228000: system.cpu.fetch: [tid:0][sn:107489]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34228000: system.cpu.fetch: [tid:0][sn:107490]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34228000: system.cpu.fetch: [tid:0][sn:107491]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34228000: system.cpu.fetch: [tid:0][sn:107492]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34228000: system.cpu.fetch: Activity this cycle.
34228000: system.cpu.decode: Processing [tid:0]
34228000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34228000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34228000: system.cpu.rename: Processing [tid:0]
34228000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 168, Free LQ: 17, Free SQ: 33, FreeRM 31(205 222 255 31 0)
34228000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34228000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 17, loadsInProgress: 1, loads dispatchedToLQ: 0
34228000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34228000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34228000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107477] with PC (0x116e0=>0x116e4).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 111
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 111
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 111
34228000: global: look up arch_reg is 2 , vir_reg is 111
34228000: global: lookup vir map for physical reg,vir_reg is 111 freelist freenum is 36
34228000: global: the phys_reg is 0x56f1354, map size is 256
34228000: system.cpu.rename: [tid:0]: virtual Register 111 (flat: 111) is allocated.
34228000: global: [sn:107477] has 1 ready out of 1 sources. RTI 0)
34228000: global: [sn:1] canIssue <extra arg>%
34228000: global: idx is 0 , vir_renamed_src is 111, phys_renamed_src is 71
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: renameDestRegs checkpoint 0
34228000: global: get into unified rename func
34228000: global: get into simple rename func with arch_reg is 2,map size is 33,freelist is XX
34228000: global: Renamed reg IntRegClass{2} to vir reg 33 (33) old mapping was 111 (111)
34228000: system.cpu.rename: Dest Rename result[0] is 33
34228000: system.cpu.scoreboard: get into unset reg func reg id is 33
34228000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 2 (IntRegClass) to virtual reg 33 phys_reg is NULL 0.
34228000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=24), [sn:107477]. PC (0x116e0=>0x116e4).(0=>1)
34228000: global: idx is 0, renamd_virdest is 33, renamed_dest should be NULL and is 0, previous_rename is 111
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116e0=>0x116e4).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107478] with PC (0x116e4=>0x116e8).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: renameDestRegs checkpoint 0
34228000: global: get into unified rename func
34228000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34228000: global: Renamed reg IntRegClass{15} to vir reg 181 (181) old mapping was 145 (145)
34228000: system.cpu.rename: Dest Rename result[0] is 181
34228000: system.cpu.scoreboard: get into unset reg func reg id is 181
34228000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 181 phys_reg is NULL 0.
34228000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=25), [sn:107478]. PC (0x116e4=>0x116e8).(0=>1)
34228000: global: idx is 0, renamd_virdest is 181, renamed_dest should be NULL and is 0, previous_rename is 145
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116e4=>0x116e8).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 0, stores dispatchedToSQ: 0
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107479] with PC (0x116e8=>0x116ec).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 33
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 33
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 33
34228000: system.cpu.rename: [tid:0]:virtual Register 33 (phys: 33) is not allocated.
34228000: global: idx is 0, vir_src is 33, physical reg is not allocated yet
34228000: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 147
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 147
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 147
34228000: global: look up arch_reg is 1 , vir_reg is 147
34228000: global: lookup vir map for physical reg,vir_reg is 147 freelist freenum is 36
34228000: global: the phys_reg is 0x56f1a68, map size is 256
34228000: system.cpu.rename: [tid:0]: virtual Register 147 (flat: 147) is allocated.
34228000: global: [sn:107479] has 1 ready out of 2 sources. RTI 0)
34228000: global: [sn:0] canIssue <extra arg>%
34228000: global: idx is 1 , vir_renamed_src is 147, phys_renamed_src is 222
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116e8=>0x116ec).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 1, stores dispatchedToSQ: 0
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107480] with PC (0x116ec=>0x116f0).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 33
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 33
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 33
34228000: system.cpu.rename: [tid:0]:virtual Register 33 (phys: 33) is not allocated.
34228000: global: idx is 0, vir_src is 33, physical reg is not allocated yet
34228000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 216
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 216
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 216
34228000: global: look up arch_reg is 8 , vir_reg is 216
34228000: global: lookup vir map for physical reg,vir_reg is 216 freelist freenum is 36
34228000: global: the phys_reg is 0x56f118c, map size is 256
34228000: system.cpu.rename: [tid:0]: virtual Register 216 (flat: 216) is allocated.
34228000: global: [sn:107480] has 1 ready out of 2 sources. RTI 0)
34228000: global: [sn:0] canIssue <extra arg>%
34228000: global: idx is 1 , vir_renamed_src is 216, phys_renamed_src is 33
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116ec=>0x116f0).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 2, stores dispatchedToSQ: 0
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107481] with PC (0x116f0=>0x116f4).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 33
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 33
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 33
34228000: system.cpu.rename: [tid:0]:virtual Register 33 (phys: 33) is not allocated.
34228000: global: idx is 0, vir_src is 33, physical reg is not allocated yet
34228000: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 109
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 109
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 109
34228000: global: look up arch_reg is 9 , vir_reg is 109
34228000: global: lookup vir map for physical reg,vir_reg is 109 freelist freenum is 36
34228000: global: the phys_reg is 0x56f12ac, map size is 256
34228000: system.cpu.rename: [tid:0]: virtual Register 109 (flat: 109) is allocated.
34228000: global: [sn:107481] has 1 ready out of 2 sources. RTI 0)
34228000: global: [sn:0] canIssue <extra arg>%
34228000: global: idx is 1 , vir_renamed_src is 109, phys_renamed_src is 57
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116f0=>0x116f4).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 17, loadsInProgress: 1, loads dispatchedToLQ: 0
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107482] with PC (0x116f4=>0x116f8).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 204
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 204
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 204
34228000: system.cpu.rename: [tid:0]:virtual Register 204 (phys: 204) is not allocated.
34228000: global: idx is 0, vir_src is 204, physical reg is not allocated yet
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: renameDestRegs checkpoint 0
34228000: global: get into unified rename func
34228000: global: get into simple rename func with arch_reg is 8,map size is 33,freelist is XX
34228000: global: Renamed reg IntRegClass{8} to vir reg 61 (61) old mapping was 216 (216)
34228000: system.cpu.rename: Dest Rename result[0] is 61
34228000: system.cpu.scoreboard: get into unset reg func reg id is 61
34228000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 8 (IntRegClass) to virtual reg 61 phys_reg is NULL 0.
34228000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=26), [sn:107482]. PC (0x116f4=>0x116f8).(0=>1)
34228000: global: idx is 0, renamd_virdest is 61, renamed_dest should be NULL and is 0, previous_rename is 216
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116f4=>0x116f8).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 3, stores dispatchedToSQ: 0
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107483] with PC (0x116f8=>0x116fc).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 33
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 33
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 33
34228000: system.cpu.rename: [tid:0]:virtual Register 33 (phys: 33) is not allocated.
34228000: global: idx is 0, vir_src is 33, physical reg is not allocated yet
34228000: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 113
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 113
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 113
34228000: global: look up arch_reg is 18 , vir_reg is 113
34228000: global: lookup vir map for physical reg,vir_reg is 113 freelist freenum is 36
34228000: global: the phys_reg is 0x56f1144, map size is 256
34228000: system.cpu.rename: [tid:0]: virtual Register 113 (flat: 113) is allocated.
34228000: global: [sn:107483] has 1 ready out of 2 sources. RTI 0)
34228000: global: [sn:0] canIssue <extra arg>%
34228000: global: idx is 1 , vir_renamed_src is 113, phys_renamed_src is 27
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116f8=>0x116fc).(0=>1)
34228000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34228000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 4, stores dispatchedToSQ: 0
34228000: system.cpu.rename: [tid:0]: Processing instruction [sn:107484] with PC (0x116fc=>0x11700).(0=>1).
34228000: system.cpu.rename: start rename src regs------------------------------------------------
34228000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 33
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 33
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 33
34228000: system.cpu.rename: [tid:0]:virtual Register 33 (phys: 33) is not allocated.
34228000: global: idx is 0, vir_src is 33, physical reg is not allocated yet
34228000: system.cpu.rename: arch reg 19 [flat:19] renamed_virtual reg is 140
34228000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 19,got vir reg 140
34228000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34228000: system.cpu.scoreboard: getreg phys_reg is 140
34228000: system.cpu.rename: [tid:0]:virtual Register 140 (phys: 140) is not allocated.
34228000: global: idx is 1, vir_src is 140, physical reg is not allocated yet
34228000: system.cpu.rename: start rename dst regs------------------------------------------------
34228000: system.cpu.rename: toIEWIndex inst pc is (0x116fc=>0x11700).(0=>1)
34228000: system.cpu.rename: Activity this cycle.
34228000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=26), until [sn:107452].
34228000: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
34228000: system.cpu.rename: remove commited inst finish
34228000: system.cpu.iew: Issue: Processing [tid:0]
34228000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34228000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x11a04=>0x11a08).(0=>1) [sn:107473] [tid:0] to IQ.
34228000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34228000: system.cpu.iew.lsq.thread0: Inserting load PC (0x11a04=>0x11a08).(0=>1), idx:0 [sn:107473]
34228000: system.cpu.iq: Adding instruction [sn:107473] PC (0x11a04=>0x11a08).(0=>1) to the IQ.
34228000: system.cpu.iq: iq checkpoint 0
34228000: system.cpu.iq: total_src_regs is 1
34228000: system.cpu.iq: Instruction PC (0x11a04=>0x11a08).(0=>1) has src reg 204 that is being added to the dependency chain.
34228000: system.cpu.iq: iq checkpoint 1
34228000: system.cpu.iq: total dest regs is 1
34228000: system.cpu.iq: renamed vir reg is 145
34228000: system.cpu.iq: phys_reg is NULL
34228000: system.cpu.iq: iq checkpoint 2
34228000: global: Inst 0x11a04 with index 641 had no SSID
34228000: system.cpu.memDep0: No dependency for inst PC (0x11a04=>0x11a08).(0=>1) [sn:107473].
34228000: system.cpu.iew: add to iq end
34228000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x11a08=>0x11a0c).(0=>1) [sn:107474] [tid:0] to IQ.
34228000: system.cpu.iq: Adding instruction [sn:107474] PC (0x11a08=>0x11a0c).(0=>1) to the IQ.
34228000: system.cpu.iq: iq checkpoint 0
34228000: system.cpu.iq: total_src_regs is 2
34228000: system.cpu.iq: Instruction PC (0x11a08=>0x11a0c).(0=>1) has src reg 145 that is being added to the dependency chain.
34228000: system.cpu.iq: iq checkpoint 1
34228000: system.cpu.iq: total dest regs is 0
34228000: system.cpu.iq: iq checkpoint 2
34228000: system.cpu.iew: add to iq end
34228000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x11a0c=>0x11a10).(0=>1) [sn:107475] [tid:0] to IQ.
34228000: system.cpu.iq: Adding instruction [sn:107475] PC (0x11a0c=>0x11a10).(0=>1) to the IQ.
34228000: system.cpu.iq: iq checkpoint 0
34228000: system.cpu.iq: total_src_regs is 1
34228000: global: look up arch_reg is 1 , vir_reg is 147
34228000: global: lookup vir map for physical reg,vir_reg is 147 freelist freenum is 36
34228000: global: the phys_reg is 0x56f1a68, map size is 256
34228000: system.cpu.iq: Instruction PC (0x11a0c=>0x11a10).(0=>1) has arch_reg 1 vir_src reg 147 phys_reg 222 that became ready before it reached the IQ.
34228000: global: idx is 0 , vir_renamed_src is 147, phys_renamed_src is 222
34228000: global: [sn:107475] has 1 ready out of 1 sources. RTI 0)
34228000: global: [sn:1] canIssue <extra arg>%
34228000: system.cpu.iq: iq checkpoint 1
34228000: system.cpu.iq: total dest regs is 1
34228000: system.cpu.iq: renamed vir reg is 0
34228000: system.cpu.iq: phys_reg is NULL
34228000: system.cpu.iq: iq checkpoint 2
34228000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x11a0c=>0x11a10).(0=>1) opclass:1 [sn:107475].
34228000: system.cpu.iq: addIfReady checkpoint 0
34228000: system.cpu.iew: add to iq end
34228000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x11a10=>0x11a14).(0=>1) [sn:107476] [tid:0] to IQ.
34228000: system.cpu.iq: Adding instruction [sn:107476] PC (0x11a10=>0x11a14).(0=>1) to the IQ.
34228000: system.cpu.iq: iq checkpoint 0
34228000: system.cpu.iq: total_src_regs is 0
34228000: system.cpu.iq: iq checkpoint 1
34228000: system.cpu.iq: total dest regs is 1
34228000: system.cpu.iq: renamed vir reg is 0
34228000: system.cpu.iq: phys_reg is NULL
34228000: system.cpu.iq: iq checkpoint 2
34228000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x11a10=>0x11a14).(0=>1) opclass:1 [sn:107476].
34228000: system.cpu.iq: addIfReady checkpoint 0
34228000: system.cpu.iew: add to iq end
34228000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34228000: system.cpu.iew: Sending instructions to commit, [sn:107458] PC (0x142dc=>0x142e0).(0=>1).
34228000: system.cpu.iq: Waking dependents of completed instruction.
34228000: system.cpu.iq: Completing mem instruction PC: (0x142dc=>0x142e0).(0=>1) [sn:107458]
34228000: system.cpu.memDep0: Completed mem instruction PC (0x142dc=>0x142e0).(0=>1) [sn:107458].
34228000: system.cpu.iq: Waking any dependents on vir_reg is 140(flat:140) and phys register 15 (IntRegClass).
34228000: system.cpu.iew: writebackInsts checkpoint 1
34228000: system.cpu.iew: Setting virtual Destination Register 140
34228000: system.cpu.scoreboard: 1 setreg phys_reg is 140
34228000: system.cpu.scoreboard: Setting reg 140 as ready
34228000: system.cpu.iew: Sending instructions to commit, [sn:107459] PC (0x142e0=>0x142e4).(0=>1).
34228000: system.cpu.iq: Waking dependents of completed instruction.
34228000: system.cpu.iq: Completing mem instruction PC: (0x142e0=>0x142e4).(0=>1) [sn:107459]
34228000: system.cpu.memDep0: Completed mem instruction PC (0x142e0=>0x142e4).(0=>1) [sn:107459].
34228000: system.cpu.iq: Waking any dependents on vir_reg is 19(flat:19) and phys register 85 (IntRegClass).
34228000: system.cpu.iq: Waking up a dependent instruction, [sn:107471] PC (0x14310=>0x14314).(0=>1).
34228000: global: reWritePhysRegs rewrite vir_reg 19 to phys_reg 85
34228000: global: [sn:107471] has 1 ready out of 1 sources. RTI 0)
34228000: global: [sn:1] canIssue <extra arg>%
34228000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x14310=>0x14314).(0=>1) opclass:1 [sn:107471].
34228000: system.cpu.iq: addIfReady checkpoint 0
34228000: system.cpu.iew: writebackInsts checkpoint 1
34228000: system.cpu.iew: Setting virtual Destination Register 19
34228000: system.cpu.scoreboard: 1 setreg phys_reg is 19
34228000: system.cpu.scoreboard: Setting reg 19 as ready
34228000: system.cpu.iew: Sending instructions to commit, [sn:107460] PC (0x142e4=>0x142e8).(0=>1).
34228000: system.cpu.iq: Waking dependents of completed instruction.
34228000: system.cpu.iq: Completing mem instruction PC: (0x142e4=>0x142e8).(0=>1) [sn:107460]
34228000: system.cpu.memDep0: Completed mem instruction PC (0x142e4=>0x142e8).(0=>1) [sn:107460].
34228000: system.cpu.iq: Waking any dependents on vir_reg is 129(flat:129) and phys register 0 (IntRegClass).
34228000: system.cpu.iew: writebackInsts checkpoint 1
34228000: system.cpu.iew: Setting virtual Destination Register 129
34228000: system.cpu.scoreboard: 1 setreg phys_reg is 129
34228000: system.cpu.scoreboard: Setting reg 129 as ready
34228000: system.cpu.iew: Sending instructions to commit, [sn:107461] PC (0x142e8=>0x142ec).(0=>1).
34228000: system.cpu.iq: Waking dependents of completed instruction.
34228000: system.cpu.iq: Completing mem instruction PC: (0x142e8=>0x142ec).(0=>1) [sn:107461]
34228000: system.cpu.memDep0: Completed mem instruction PC (0x142e8=>0x142ec).(0=>1) [sn:107461].
34228000: system.cpu.iq: Waking any dependents on vir_reg is 15(flat:15) and phys register 0 (IntRegClass).
34228000: system.cpu.iew: writebackInsts checkpoint 1
34228000: system.cpu.iew: Setting virtual Destination Register 15
34228000: system.cpu.scoreboard: 1 setreg phys_reg is 15
34228000: system.cpu.scoreboard: Setting reg 15 as ready
34228000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34228000: system.cpu.iq: Thread 0: Issuing instruction PC (0x14310=>0x14314).(0=>1) [sn:107471]
34228000: system.cpu.iq: Thread 0: Issuing instruction PC (0x11a0c=>0x11a10).(0=>1) [sn:107475]
34228000: system.cpu.iq: Thread 0: Issuing instruction PC (0x11a10=>0x11a14).(0=>1) [sn:107476]
34228000: system.cpu.iew: Processing [tid:0]
34228000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107452]
34228000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34228000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34228000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34228000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34228000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34228000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 33 free entries.
34228000: system.cpu.iew: Activity this cycle.
34228000: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1430c [sn:107470]
34228000: system.cpu.commit: [tid:0]: Redirecting to PC 0x13608
34228000: system.cpu.rob: Starting to squash within the ROB.
34228000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:107470].
34228000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x11a10=>0x11a14).(0=>1), seq num 107476.
34228000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x11a0c=>0x11a10).(0=>1), seq num 107475.
34228000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x11a08=>0x11a0c).(0=>1), seq num 107474.
34228000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x11a04=>0x11a08).(0=>1), seq num 107473.
34228000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14314=>0x11a04).(0=>1), seq num 107472.
34228000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x14310=>0x14314).(0=>1), seq num 107471.
34228000: system.cpu.rob: [tid:0]: Done squashing instructions.
34228000: system.cpu.commit: [tid:0]: Marking PC (0x142cc=>0x142d0).(0=>1), [sn:107454] ready within ROB.
34228000: system.cpu.commit: [tid:0]: Marking PC (0x142d0=>0x142d4).(0=>1), [sn:107455] ready within ROB.
34228000: system.cpu.commit: [tid:0]: Marking PC (0x142d4=>0x142d8).(0=>1), [sn:107456] ready within ROB.
34228000: system.cpu.commit: [tid:0]: Marking PC (0x142d8=>0x142dc).(0=>1), [sn:107457] ready within ROB.
34228000: system.cpu.commit: [tid:0]: Marking PC (0x14308=>0x1430c).(0=>1), [sn:107469] ready within ROB.
34228000: system.cpu.commit: [tid:0]: Marking PC (0x1430c=>0x13604).(0=>1), [sn:107470] ready within ROB.
34228000: system.cpu.commit: [tid:0]: Instruction [sn:107453] PC (0x142c8=>0x142cc).(0=>1) is head of ROB and ready to commit
34228000: system.cpu.commit: [tid:0]: ROB has 24 insts & 168 free entries.
34228000: system.cpu.commit: Activity This Cycle.
34228000: system.cpu: FullO3CPU tick checkpoint 0
34228000: system.cpu: FullO3CPU tick checkpoint 0.1
34228000: system.cpu: FullO3CPU tick checkpoint 0.2
34228000: system.cpu: FullO3CPU tick checkpoint 0.3
34228000: system.cpu: FullO3CPU tick checkpoint 0.4
34228000: global: ~DefaultIEWDefaultCommit()
34228000: global: DynInst: [sn:107450] Instruction destroyed. Instcount for system.cpu = 42
34228000: global: ~BaseDynInst checkpoint 0
34228000: global: get into ~InstResult
34228000: global: DefaultIEWDefaultCommit()
34228000: system.cpu: FullO3CPU tick checkpoint 0.5
34228000: system.cpu: Activity: 12
34228000: system.cpu: FullO3CPU tick checkpoint 1
34228000: system.cpu: FullO3CPU tick checkpoint 2
34228000: system.cpu: Scheduling next tick!
34228001: system.cpu: CPU already running.
34228001: global: the arch_reg is 23 , the vir reg is 121
34228001: global: look up arch_reg is 23 , vir_reg is 121
34228001: global: lookup vir map for physical reg,vir_reg is 121 freelist freenum is 36
34228001: global: the phys_reg is 0, map size is 256
34228001: global: get dest phys reg is 0
34228001: global: regval is 0
34228001: system.cpu: phys_reg is 0, val is 0
34228001: global: RegFile: Setting int register 0 to 0
34228001: global: setScalarResult
34228001: global: get into ~InstResult
34228001: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34228001: system.cpu.iew: Activity this cycle.
34228001: system.cpu: Activity: 13
34228002: system.cpu: CPU already running.
34228002: global: the arch_reg is 24 , the vir reg is 186
34228002: global: look up arch_reg is 24 , vir_reg is 186
34228002: global: lookup vir map for physical reg,vir_reg is 186 freelist freenum is 36
34228002: global: the phys_reg is 0, map size is 256
34228002: global: get dest phys reg is 0
34228002: global: regval is 0
34228002: system.cpu: phys_reg is 0, val is 0
34228002: global: RegFile: Setting int register 0 to 0
34228002: global: setScalarResult
34228002: global: get into ~InstResult
34228002: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34228002: system.cpu.iew: Activity this cycle.
34228003: system.cpu: CPU already running.
34228003: global: the arch_reg is 25 , the vir reg is 80
34228003: global: look up arch_reg is 25 , vir_reg is 80
34228003: global: lookup vir map for physical reg,vir_reg is 80 freelist freenum is 36
34228003: global: the phys_reg is 0, map size is 256
34228003: global: get dest phys reg is 0
34228003: global: regval is 0
34228003: system.cpu: phys_reg is 0, val is 0
34228003: global: RegFile: Setting int register 0 to 0
34228003: global: setScalarResult
34228003: global: get into ~InstResult
34228003: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34228003: system.cpu.iew: Activity this cycle.
34228500: system.cpu: CPU already running.
34228500: global: the arch_reg is 26 , the vir reg is 26
34228500: global: look up arch_reg is 26 , vir_reg is 26
34228500: global: lookup vir map for physical reg,vir_reg is 26 freelist freenum is 36
34228500: global: the phys_reg is 0, map size is 256
34228500: global: get dest phys reg is 0
34228500: global: regval is 0
34228500: system.cpu: phys_reg is 0, val is 0
34228500: global: RegFile: Setting int register 0 to 0
34228500: global: setScalarResult
34228500: global: get into ~InstResult
34228500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34228500: system.cpu.iew: Activity this cycle.
34228500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34228500: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
34228500: system.cpu.fetch: [tid:0]: Squash from commit.
34228500: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x13604=>0x13608).(0=>1).
34228500: system.cpu: Thread 0: Deleting instructions from instruction list.
34228500: system.cpu: ROB is not empty, squashing insts not in ROB.
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107492] PC (0x1171c=>0x11720).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107491] PC (0x11718=>0x1171c).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107490] PC (0x11714=>0x11718).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107489] PC (0x11710=>0x11714).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107488] PC (0x1170c=>0x11710).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107487] PC (0x11708=>0x1170c).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107486] PC (0x11704=>0x11708).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107485] PC (0x11700=>0x11704).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107484] PC (0x116fc=>0x11700).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107483] PC (0x116f8=>0x116fc).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107482] PC (0x116f4=>0x116f8).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107481] PC (0x116f0=>0x116f4).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107480] PC (0x116ec=>0x116f0).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107479] PC (0x116e8=>0x116ec).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107478] PC (0x116e4=>0x116e8).(0=>1)
34228500: system.cpu: Squashing instruction, [tid:0] [sn:107477] PC (0x116e0=>0x116e4).(0=>1)
34228500: system.cpu.fetch: Running stage.
34228500: system.cpu.fetch: There are no more threads available to fetch from.
34228500: system.cpu.fetch: [tid:0]: Fetch is squashing!
34228500: system.cpu.decode: Processing [tid:0]
34228500: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
34228500: system.cpu.decode: [tid:0]: Squashing.
34228500: system.cpu.rename: Processing [tid:0]
34228500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 168, Free LQ: 16, Free SQ: 33, FreeRM 31(202 222 255 31 0)
34228500: system.cpu.rename: [tid:0]: 12 instructions not yet in ROB
34228500: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
34228500: system.cpu.rename: [tid:0]: Squashing instructions.
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107482.
34228500: system.cpu.rename: set renameMap 8 -> 216, freeList addReg 61
34228500: system.cpu.freeList: Freeing register 61 (IntRegClass).
34228500: system.cpu.scoreboard: getreg phys_reg is 61
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107478.
34228500: system.cpu.rename: set renameMap 15 -> 145, freeList addReg 181
34228500: system.cpu.freeList: Freeing register 181 (IntRegClass).
34228500: system.cpu.scoreboard: getreg phys_reg is 181
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107477.
34228500: system.cpu.rename: set renameMap 2 -> 111, freeList addReg 33
34228500: system.cpu.freeList: Freeing register 33 (IntRegClass).
34228500: system.cpu.scoreboard: getreg phys_reg is 33
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107476.
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107475.
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107473.
34228500: system.cpu.rename: set renameMap 15 -> 68, freeList addReg 145
34228500: system.cpu.freeList: Freeing register 145 (IntRegClass).
34228500: system.cpu.scoreboard: getreg phys_reg is 145
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107472.
34228500: system.cpu.rename: set renameMap 1 -> 179, freeList addReg 147
34228500: system.cpu.freeList: Freeing register 147 (IntRegClass).
34228500: system.cpu.scoreboard: getreg phys_reg is 147
34228500: global: look up arch_reg is 1 , vir_reg is 147
34228500: global: lookup vir map for physical reg,vir_reg is 147 freelist freenum is 36
34228500: global: the phys_reg is 0x56f1a68, map size is 256
34228500: system.cpu.vir_freelist: Freeing register 222 (IntRegClass).
34228500: global: simpleFreeList addPhysReg 222, cnt_ref_size is 256
34228500: system.cpu.scoreboard: get into unset reg func reg id is 147
34228500: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107471.
34228500: system.cpu.rename: set renameMap 10 -> 164, freeList addReg 204
34228500: system.cpu.freeList: Freeing register 204 (IntRegClass).
34228500: system.cpu.scoreboard: getreg phys_reg is 204
34228500: system.cpu.rename: remove commited inst finish
34228500: system.cpu.iew: Issue: Processing [tid:0]
34228500: system.cpu.iew: [tid:0]: Squashing all instructions.
34228500: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
34228500: system.cpu.iq: [tid:0]: Squashing until sequence number 107470!
34228500: system.cpu.iq: [tid:0]: Instruction [sn:107474] PC (0x11a08=>0x11a0c).(0=>1) squashed.
34228500: system.cpu.iq: Instruction [sn:107474] squashed remove dependgraph 145
34228500: system.cpu.iq: [tid:0]: Instruction [sn:107473] PC (0x11a04=>0x11a08).(0=>1) squashed.
34228500: system.cpu.iq: Instruction [sn:107473] squashed remove dependgraph 204
34228500: system.cpu.memDep0: Squashing inst [sn:107473]
34228500: global: StoreSet: Squashing until inum 107470
34228500: system.cpu.iew.lsq.thread0: Squashing until [sn:107470]!(Loads:17 Stores:0)
34228500: system.cpu.iew.lsq.thread0: Load Instruction PC (0x11a04=>0x11a08).(0=>1) squashed, [sn:107473]
34228500: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:107470].
34228500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
34228500: system.cpu.iew: Execute: Executing instructions from IQ.
34228500: system.cpu.iew: Execute: Processing PC (0x14310=>0x14314).(0=>1), [tid:0] [sn:107471].
34228500: system.cpu.iew: iew checkpoint 0
34228500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x14310=>0x14314).(0=>1), [tid:0] [sn:107471]
34228500: system.cpu.iew: Execute: Executing instructions from IQ.
34228500: system.cpu.iew: Execute: Processing PC (0x11a0c=>0x11a10).(0=>1), [tid:0] [sn:107475].
34228500: system.cpu.iew: iew checkpoint 0
34228500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x11a0c=>0x11a10).(0=>1), [tid:0] [sn:107475]
34228500: system.cpu.iew: Execute: Executing instructions from IQ.
34228500: system.cpu.iew: Execute: Processing PC (0x11a10=>0x11a14).(0=>1), [tid:0] [sn:107476].
34228500: system.cpu.iew: iew checkpoint 0
34228500: system.cpu.iew: Execute: Instruction was squashed. PC: (0x11a10=>0x11a14).(0=>1), [tid:0] [sn:107476]
34228500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34228500: system.cpu.iew: Sending instructions to commit, [sn:107462] PC (0x142ec=>0x142f0).(0=>1).
34228500: system.cpu.iq: Waking dependents of completed instruction.
34228500: system.cpu.iq: Completing mem instruction PC: (0x142ec=>0x142f0).(0=>1) [sn:107462]
34228500: system.cpu.memDep0: Completed mem instruction PC (0x142ec=>0x142f0).(0=>1) [sn:107462].
34228500: system.cpu.iq: Waking any dependents on vir_reg is 121(flat:121) and phys register 0 (IntRegClass).
34228500: system.cpu.iew: writebackInsts checkpoint 1
34228500: system.cpu.iew: Setting virtual Destination Register 121
34228500: system.cpu.scoreboard: 1 setreg phys_reg is 121
34228500: system.cpu.scoreboard: Setting reg 121 as ready
34228500: system.cpu.iew: Sending instructions to commit, [sn:107463] PC (0x142f0=>0x142f4).(0=>1).
34228500: system.cpu.iq: Waking dependents of completed instruction.
34228500: system.cpu.iq: Completing mem instruction PC: (0x142f0=>0x142f4).(0=>1) [sn:107463]
34228500: system.cpu.memDep0: Completed mem instruction PC (0x142f0=>0x142f4).(0=>1) [sn:107463].
34228500: system.cpu.iq: Waking any dependents on vir_reg is 186(flat:186) and phys register 0 (IntRegClass).
34228500: system.cpu.iew: writebackInsts checkpoint 1
34228500: system.cpu.iew: Setting virtual Destination Register 186
34228500: system.cpu.scoreboard: 1 setreg phys_reg is 186
34228500: system.cpu.scoreboard: Setting reg 186 as ready
34228500: system.cpu.iew: Sending instructions to commit, [sn:107464] PC (0x142f4=>0x142f8).(0=>1).
34228500: system.cpu.iq: Waking dependents of completed instruction.
34228500: system.cpu.iq: Completing mem instruction PC: (0x142f4=>0x142f8).(0=>1) [sn:107464]
34228500: system.cpu.memDep0: Completed mem instruction PC (0x142f4=>0x142f8).(0=>1) [sn:107464].
34228500: system.cpu.iq: Waking any dependents on vir_reg is 80(flat:80) and phys register 0 (IntRegClass).
34228500: system.cpu.iew: writebackInsts checkpoint 1
34228500: system.cpu.iew: Setting virtual Destination Register 80
34228500: system.cpu.scoreboard: 1 setreg phys_reg is 80
34228500: system.cpu.scoreboard: Setting reg 80 as ready
34228500: system.cpu.iew: Sending instructions to commit, [sn:107465] PC (0x142f8=>0x142fc).(0=>1).
34228500: system.cpu.iq: Waking dependents of completed instruction.
34228500: system.cpu.iq: Completing mem instruction PC: (0x142f8=>0x142fc).(0=>1) [sn:107465]
34228500: system.cpu.memDep0: Completed mem instruction PC (0x142f8=>0x142fc).(0=>1) [sn:107465].
34228500: system.cpu.iq: Waking any dependents on vir_reg is 26(flat:26) and phys register 0 (IntRegClass).
34228500: system.cpu.iew: writebackInsts checkpoint 1
34228500: system.cpu.iew: Setting virtual Destination Register 26
34228500: system.cpu.scoreboard: 1 setreg phys_reg is 26
34228500: system.cpu.scoreboard: Setting reg 26 as ready
34228500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34228500: system.cpu.iq: Not able to schedule any instructions.
34228500: system.cpu.iew: Processing [tid:0]
34228500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 16
34228500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34228500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34228500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34228500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 16
34228500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 17 free entries. SQ has 33 free entries.
34228500: system.cpu.iew: Activity this cycle.
34228500: system.cpu.commit: Getting instructions from Rename stage.
34228500: system.cpu.commit: Instruction PC (0x116e0=>0x116e4).(0=>1) [sn:107477] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116e4=>0x116e8).(0=>1) [sn:107478] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116e8=>0x116ec).(0=>1) [sn:107479] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116ec=>0x116f0).(0=>1) [sn:107480] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116f0=>0x116f4).(0=>1) [sn:107481] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116f4=>0x116f8).(0=>1) [sn:107482] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116f8=>0x116fc).(0=>1) [sn:107483] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Instruction PC (0x116fc=>0x11700).(0=>1) [sn:107484] [tid:0] was squashed, skipping.
34228500: system.cpu.commit: Trying to commit instructions in the ROB.
34228500: system.cpu.commit: Trying to commit head instruction, [sn:107453] [tid:0]
34228500: system.cpu.commit: Committing instruction with [sn:107453] PC (0x142c8=>0x142cc).(0=>1)
34228500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142c8=>0x142cc).(0=>1), [sn:107453]
34228500: system.cpu: Removing committed instruction [tid:0] PC (0x142c8=>0x142cc).(0=>1) [sn:107453]
34228500: global: RegFile: Access to int register 174, has data 0x13604
34228500: system.cpu.commit: Trying to commit head instruction, [sn:107454] [tid:0]
34228500: system.cpu.commit: Committing instruction with [sn:107454] PC (0x142cc=>0x142d0).(0=>1)
34228500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142cc=>0x142d0).(0=>1), [sn:107454]
34228500: system.cpu: Removing committed instruction [tid:0] PC (0x142cc=>0x142d0).(0=>1) [sn:107454]
34228500: global: RegFile: Access to int register 202, has data 0x34
34228500: system.cpu.commit: Trying to commit head instruction, [sn:107455] [tid:0]
34228500: system.cpu.commit: Committing instruction with [sn:107455] PC (0x142d0=>0x142d4).(0=>1)
34228500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142d0=>0x142d4).(0=>1), [sn:107455]
34228500: system.cpu: Removing committed instruction [tid:0] PC (0x142d0=>0x142d4).(0=>1) [sn:107455]
34228500: global: RegFile: Access to int register 33, has data 0x7fffffffffffff20
34228500: system.cpu.commit: Trying to commit head instruction, [sn:107456] [tid:0]
34228500: system.cpu.commit: Committing instruction with [sn:107456] PC (0x142d4=>0x142d8).(0=>1)
34228500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142d4=>0x142d8).(0=>1), [sn:107456]
34228500: system.cpu: Removing committed instruction [tid:0] PC (0x142d4=>0x142d8).(0=>1) [sn:107456]
34228500: global: RegFile: Access to int register 57, has data 0xd
34228500: system.cpu.commit: Trying to commit head instruction, [sn:107457] [tid:0]
34228500: system.cpu.commit: Committing instruction with [sn:107457] PC (0x142d8=>0x142dc).(0=>1)
34228500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142d8=>0x142dc).(0=>1), [sn:107457]
34228500: system.cpu: Removing committed instruction [tid:0] PC (0x142d8=>0x142dc).(0=>1) [sn:107457]
34228500: global: RegFile: Access to int register 27, has data 0x2
34228500: system.cpu.commit: [tid:0]: Marking PC (0x142dc=>0x142e0).(0=>1), [sn:107458] ready within ROB.
34228500: system.cpu.commit: [tid:0]: Marking PC (0x142e0=>0x142e4).(0=>1), [sn:107459] ready within ROB.
34228500: system.cpu.commit: [tid:0]: Marking PC (0x142e4=>0x142e8).(0=>1), [sn:107460] ready within ROB.
34228500: system.cpu.commit: [tid:0]: Marking PC (0x142e8=>0x142ec).(0=>1), [sn:107461] ready within ROB.
34228500: system.cpu.commit: [tid:0]: Instruction [sn:107458] PC (0x142dc=>0x142e0).(0=>1) is head of ROB and ready to commit
34228500: system.cpu.commit: [tid:0]: ROB has 19 insts & 173 free entries.
34228500: system.cpu.commit: Activity This Cycle.
34228500: system.cpu: FullO3CPU tick checkpoint 0
34228500: system.cpu: FullO3CPU tick checkpoint 0.1
34228500: system.cpu: FullO3CPU tick checkpoint 0.2
34228500: system.cpu: FullO3CPU tick checkpoint 0.3
34228500: system.cpu: FullO3CPU tick checkpoint 0.4
34228500: global: ~DefaultIEWDefaultCommit()
34228500: global: DynInst: [sn:107451] Instruction destroyed. Instcount for system.cpu = 41
34228500: global: ~BaseDynInst checkpoint 0
34228500: global: get into ~InstResult
34228500: global: DefaultIEWDefaultCommit()
34228500: system.cpu: FullO3CPU tick checkpoint 0.5
34228500: system.cpu: Activity: 12
34228500: system.cpu: FullO3CPU tick checkpoint 1
34228500: system.cpu: Removing instruction, [tid:0] [sn:107492] PC (0x1171c=>0x11720).(0=>1)
 dest reg 0x56f1300 : 0x56f126434228500: system.cpu: Removing instruction, [tid:0] [sn:107491] PC (0x11718=>0x1171c).(0=>1)
 dest reg 0x56f1924 : 0x56f113834228500: system.cpu: Removing instruction, [tid:0] [sn:107490] PC (0x11714=>0x11718).(0=>1)
 dest reg 0x56f1984 : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107489] PC (0x11710=>0x11714).(0=>1)
 dest reg 0x56f1a38 : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107488] PC (0x1170c=>0x11710).(0=>1)
 dest reg 0x56f14b0 : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107487] PC (0x11708=>0x1170c).(0=>1)
 dest reg 0x56f1654 : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107486] PC (0x11704=>0x11708).(0=>1)
 dest reg 0x56f172c : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107485] PC (0x11700=>0x11704).(0=>1)
 dest reg 0x56f12d0 : 0x56f100034228500: system.cpu: Removing instruction, [tid:0] [sn:107484] PC (0x116fc=>0x11700).(0=>1)
 dest reg 0x56f1000 : 0x4e9788034228500: system.cpu: Removing instruction, [tid:0] [sn:107483] PC (0x116f8=>0x116fc).(0=>1)
 dest reg 0x56f130c : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107482] PC (0x116f4=>0x116f8).(0=>1)
 dest reg 0x56f12dc : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107481] PC (0x116f0=>0x116f4).(0=>1)
 dest reg 0x56f1000 : 0x4e977d034228500: system.cpu: Removing instruction, [tid:0] [sn:107480] PC (0x116ec=>0x116f0).(0=>1)
 dest reg 0x56f12ac : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107479] PC (0x116e8=>0x116ec).(0=>1)
 dest reg 0x56f17d4 : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107478] PC (0x116e4=>0x116e8).(0=>1)
 dest reg 0x56f187c : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107477] PC (0x116e0=>0x116e4).(0=>1)
 dest reg 0x56f118c : 034228500: system.cpu: Removing instruction, [tid:0] [sn:107453] PC (0x142c8=>0x142cc).(0=>1)
 dest reg 0x56f1864 : 0x56f182834228500: system.cpu: Removing instruction, [tid:0] [sn:107454] PC (0x142cc=>0x142d0).(0=>1)
 dest reg 0x56f17b0 : 0x56f197834228500: system.cpu: Removing instruction, [tid:0] [sn:107455] PC (0x142d0=>0x142d4).(0=>1)
 dest reg 0x56f1a20 : 0x56f118c34228500: system.cpu: Removing instruction, [tid:0] [sn:107456] PC (0x142d4=>0x142d8).(0=>1)
 dest reg 0x56f151c : 0x56f12ac34228500: system.cpu: Removing instruction, [tid:0] [sn:107457] PC (0x142d8=>0x142dc).(0=>1)
 dest reg 0x56f154c : 0x56f114434228500: system.cpu: FullO3CPU tick checkpoint 2
34228500: system.cpu: Scheduling next tick!
34228501: system.cpu: CPU already running.
34228501: global: the arch_reg is 27 , the vir reg is 201
34228501: global: look up arch_reg is 27 , vir_reg is 201
34228501: global: lookup vir map for physical reg,vir_reg is 201 freelist freenum is 37
34228501: global: the phys_reg is 0, map size is 256
34228501: global: get dest phys reg is 0
34228501: global: regval is 0
34228501: system.cpu: phys_reg is 0, val is 0
34228501: global: RegFile: Setting int register 0 to 0
34228501: global: setScalarResult
34228501: global: get into ~InstResult
34228501: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34228501: system.cpu.iew: Activity this cycle.
34228501: system.cpu: Activity: 13
34228502: system.cpu: CPU already running.
34228502: global: the arch_reg is 8 , the vir reg is 160
34228502: global: lookup vir map for physical reg,vir_reg is 160 freelist freenum is 226
34228502: global: the phys_reg is 0, map size is 256
34228502: global: get dest phys reg is 0
34228502: global: RegFile: Setting float register 0 to 0
34228502: global: setScalarResult
34228502: global: get into ~InstResult
34228502: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34228502: system.cpu.iew: Activity this cycle.
34228503: system.cpu: CPU already running.
34228503: global: the arch_reg is 9 , the vir reg is 161
34228503: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 226
34228503: global: the phys_reg is 0, map size is 256
34228503: global: get dest phys reg is 0
34228503: global: RegFile: Setting float register 0 to 0
34228503: global: setScalarResult
34228503: global: get into ~InstResult
34228503: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34228503: system.cpu.iew: Activity this cycle.
34229000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34229000: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
34229000: system.cpu.fetch: Running stage.
34229000: system.cpu.fetch: Attempting to fetch from [tid:0]
34229000: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x13604=>0x13608).(0=>1).
34229000: system.cpu.fetch: [tid:0] Fetching cache line 0x13600 for addr 0x13604
34229000: system.cpu: CPU already running.
34229000: system.cpu.fetch: Fetch: Doing instruction read.
34229000: system.cpu.fetch: [tid:0]: Doing Icache access.
34229000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34229000: system.cpu.fetch: Deactivating stage.
34229000: system.cpu: Activity: 12
34229000: system.cpu.decode: Processing [tid:0]
34229000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
34229000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34229000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34229000: system.cpu.rename: Processing [tid:0]
34229000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 173, Free LQ: 17, Free SQ: 33, FreeRM 31(208 222 255 31 0)
34229000: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34229000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 17, loadsInProgress: 1, loads dispatchedToLQ: 0
34229000: system.cpu.rename: [tid:0]: Done squashing, switching to running.
34229000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34229000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34229000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=18), until [sn:107457].
34229000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165368, [sn:107453].
34229000: system.cpu.rename: hb_it newPhysReg is 179 prevPhysReg is 58
34229000: system.cpu.freeList: Freeing register 58 (IntRegClass).
34229000: system.cpu.scoreboard: get into unset reg func reg id is 58
34229000: global: look up arch_reg is 1 , vir_reg is 58
34229000: global: lookup vir map for physical reg,vir_reg is 58 freelist freenum is 37
34229000: global: the phys_reg is 0x56f12d0, map size is 256
34229000: system.cpu.vir_freelist: Freeing register 60 (IntRegClass).
34229000: global: simpleFreeList addPhysReg 60, cnt_ref_size is 256
34229000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165812, [sn:107454].
34229000: system.cpu.rename: hb_it newPhysReg is 164 prevPhysReg is 95
34229000: system.cpu.freeList: Freeing register 95 (IntRegClass).
34229000: system.cpu.scoreboard: get into unset reg func reg id is 95
34229000: global: look up arch_reg is 10 , vir_reg is 95
34229000: global: lookup vir map for physical reg,vir_reg is 95 freelist freenum is 38
34229000: global: the phys_reg is 0x56f1000, map size is 256
34229000: system.cpu.vir_freelist: Freeing register 0 (IntRegClass).
34229000: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34229000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167012, [sn:107455].
34229000: system.cpu.rename: hb_it newPhysReg is 216 prevPhysReg is 195
34229000: system.cpu.freeList: Freeing register 195 (IntRegClass).
34229000: system.cpu.scoreboard: get into unset reg func reg id is 195
34229000: global: look up arch_reg is 8 , vir_reg is 195
34229000: global: lookup vir map for physical reg,vir_reg is 195 freelist freenum is 38
34229000: global: the phys_reg is 0x56f1138, map size is 256
34229000: system.cpu.vir_freelist: Freeing register 26 (IntRegClass).
34229000: global: simpleFreeList addPhysReg 26, cnt_ref_size is 256
34229000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165440, [sn:107456].
34229000: system.cpu.rename: hb_it newPhysReg is 109 prevPhysReg is 64
34229000: system.cpu.freeList: Freeing register 64 (IntRegClass).
34229000: system.cpu.scoreboard: get into unset reg func reg id is 64
34229000: global: look up arch_reg is 9 , vir_reg is 64
34229000: global: lookup vir map for physical reg,vir_reg is 64 freelist freenum is 39
34229000: global: the phys_reg is 0x56f1264, map size is 256
34229000: system.cpu.vir_freelist: Freeing register 51 (IntRegClass).
34229000: global: simpleFreeList addPhysReg 51, cnt_ref_size is 256
34229000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167228, [sn:107457].
34229000: system.cpu.rename: hb_it newPhysReg is 113 prevPhysReg is 213
34229000: system.cpu.freeList: Freeing register 213 (IntRegClass).
34229000: system.cpu.scoreboard: get into unset reg func reg id is 213
34229000: global: look up arch_reg is 18 , vir_reg is 213
34229000: global: lookup vir map for physical reg,vir_reg is 213 freelist freenum is 40
34229000: global: the phys_reg is 0x56f1288, map size is 256
34229000: system.cpu.vir_freelist: Freeing register 54 (IntRegClass).
34229000: global: simpleFreeList addPhysReg 54, cnt_ref_size is 256
34229000: system.cpu.rename: remove commited inst finish
34229000: system.cpu.iew: Issue: Processing [tid:0]
34229000: system.cpu.iew: [tid:0]: Done squashing, switching to running.
34229000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116e0=>0x116e4).(0=>1) [sn:107477] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116e4=>0x116e8).(0=>1) [sn:107478] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116e8=>0x116ec).(0=>1) [sn:107479] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116ec=>0x116f0).(0=>1) [sn:107480] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116f0=>0x116f4).(0=>1) [sn:107481] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116f4=>0x116f8).(0=>1) [sn:107482] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116f8=>0x116fc).(0=>1) [sn:107483] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x116fc=>0x11700).(0=>1) [sn:107484] [tid:0] to IQ.
34229000: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34229000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34229000: system.cpu.iew: Sending instructions to commit, [sn:107466] PC (0x142fc=>0x14300).(0=>1).
34229000: system.cpu.iq: Waking dependents of completed instruction.
34229000: system.cpu.iq: Completing mem instruction PC: (0x142fc=>0x14300).(0=>1) [sn:107466]
34229000: system.cpu.memDep0: Completed mem instruction PC (0x142fc=>0x14300).(0=>1) [sn:107466].
34229000: system.cpu.iq: Waking any dependents on vir_reg is 201(flat:201) and phys register 0 (IntRegClass).
34229000: system.cpu.iew: writebackInsts checkpoint 1
34229000: system.cpu.iew: Setting virtual Destination Register 201
34229000: system.cpu.scoreboard: 1 setreg phys_reg is 201
34229000: system.cpu.scoreboard: Setting reg 201 as ready
34229000: system.cpu.iew: Sending instructions to commit, [sn:107467] PC (0x14300=>0x14304).(0=>1).
34229000: system.cpu.iq: Waking dependents of completed instruction.
34229000: system.cpu.iq: Completing mem instruction PC: (0x14300=>0x14304).(0=>1) [sn:107467]
34229000: system.cpu.memDep0: Completed mem instruction PC (0x14300=>0x14304).(0=>1) [sn:107467].
34229000: system.cpu.iq: Waking any dependents on vir_reg is 160(flat:416) and phys register 0 (FloatRegClass).
34229000: system.cpu.iew: writebackInsts checkpoint 1
34229000: system.cpu.iew: Setting virtual Destination Register 416
34229000: system.cpu.scoreboard: 1 setreg phys_reg is 416
34229000: system.cpu.scoreboard: Setting reg 416 as ready
34229000: system.cpu.iew: Sending instructions to commit, [sn:107468] PC (0x14304=>0x14308).(0=>1).
34229000: system.cpu.iq: Waking dependents of completed instruction.
34229000: system.cpu.iq: Completing mem instruction PC: (0x14304=>0x14308).(0=>1) [sn:107468]
34229000: system.cpu.memDep0: Completed mem instruction PC (0x14304=>0x14308).(0=>1) [sn:107468].
34229000: system.cpu.iq: Waking any dependents on vir_reg is 161(flat:417) and phys register 0 (FloatRegClass).
34229000: system.cpu.iew: writebackInsts checkpoint 1
34229000: system.cpu.iew: Setting virtual Destination Register 417
34229000: system.cpu.scoreboard: 1 setreg phys_reg is 417
34229000: system.cpu.scoreboard: Setting reg 417 as ready
34229000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34229000: system.cpu.iq: Not able to schedule any instructions.
34229000: system.cpu.iew: Processing [tid:0]
34229000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142c8=>0x142cc).(0=>1)
34229000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142cc=>0x142d0).(0=>1)
34229000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142d0=>0x142d4).(0=>1)
34229000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142d4=>0x142d8).(0=>1)
34229000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142d8=>0x142dc).(0=>1)
34229000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107457]
34229000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34229000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34229000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34229000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 22 free entries. SQ has 33 free entries.
34229000: system.cpu.commit: Getting instructions from Rename stage.
34229000: system.cpu.commit: Trying to commit instructions in the ROB.
34229000: system.cpu.commit: Trying to commit head instruction, [sn:107458] [tid:0]
34229000: system.cpu.commit: Committing instruction with [sn:107458] PC (0x142dc=>0x142e0).(0=>1)
34229000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142dc=>0x142e0).(0=>1), [sn:107458]
34229000: system.cpu: Removing committed instruction [tid:0] PC (0x142dc=>0x142e0).(0=>1) [sn:107458]
34229000: global: RegFile: Access to int register 15, has data 0x1
34229000: system.cpu.commit: Trying to commit head instruction, [sn:107459] [tid:0]
34229000: system.cpu.commit: Committing instruction with [sn:107459] PC (0x142e0=>0x142e4).(0=>1)
34229000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142e0=>0x142e4).(0=>1), [sn:107459]
34229000: system.cpu: Removing committed instruction [tid:0] PC (0x142e0=>0x142e4).(0=>1) [sn:107459]
34229000: global: RegFile: Access to int register 85, has data 0x43
34229000: system.cpu.commit: Trying to commit head instruction, [sn:107460] [tid:0]
34229000: system.cpu.commit: Committing instruction with [sn:107460] PC (0x142e4=>0x142e8).(0=>1)
34229000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142e4=>0x142e8).(0=>1), [sn:107460]
34229000: system.cpu: Removing committed instruction [tid:0] PC (0x142e4=>0x142e8).(0=>1) [sn:107460]
34229000: global: RegFile: Access to int register 0, has data 0
34229000: system.cpu.commit: Trying to commit head instruction, [sn:107461] [tid:0]
34229000: system.cpu.commit: Committing instruction with [sn:107461] PC (0x142e8=>0x142ec).(0=>1)
34229000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142e8=>0x142ec).(0=>1), [sn:107461]
34229000: system.cpu: Removing committed instruction [tid:0] PC (0x142e8=>0x142ec).(0=>1) [sn:107461]
34229000: global: RegFile: Access to int register 0, has data 0
34229000: system.cpu.commit: [tid:0]: Marking PC (0x142ec=>0x142f0).(0=>1), [sn:107462] ready within ROB.
34229000: system.cpu.commit: [tid:0]: Marking PC (0x142f0=>0x142f4).(0=>1), [sn:107463] ready within ROB.
34229000: system.cpu.commit: [tid:0]: Marking PC (0x142f4=>0x142f8).(0=>1), [sn:107464] ready within ROB.
34229000: system.cpu.commit: [tid:0]: Marking PC (0x142f8=>0x142fc).(0=>1), [sn:107465] ready within ROB.
34229000: system.cpu.commit: [tid:0]: Instruction [sn:107462] PC (0x142ec=>0x142f0).(0=>1) is head of ROB and ready to commit
34229000: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34229000: system.cpu.commit: Activity This Cycle.
34229000: system.cpu: FullO3CPU tick checkpoint 0
34229000: system.cpu: FullO3CPU tick checkpoint 0.1
34229000: system.cpu: FullO3CPU tick checkpoint 0.2
34229000: system.cpu: FullO3CPU tick checkpoint 0.3
34229000: system.cpu: FullO3CPU tick checkpoint 0.4
34229000: global: ~DefaultIEWDefaultCommit()
34229000: global: DynInst: [sn:107452] Instruction destroyed. Instcount for system.cpu = 40
34229000: global: ~BaseDynInst checkpoint 0
34229000: global: DefaultIEWDefaultCommit()
34229000: system.cpu: FullO3CPU tick checkpoint 0.5
34229000: system.cpu: Activity: 11
34229000: system.cpu: FullO3CPU tick checkpoint 1
34229000: system.cpu: Removing instruction, [tid:0] [sn:107458] PC (0x142dc=>0x142e0).(0=>1)
 dest reg 0x56f1690 : 0x56f10b434229000: system.cpu: Removing instruction, [tid:0] [sn:107459] PC (0x142e0=>0x142e4).(0=>1)
 dest reg 0x56f10e4 : 0x56f13fc34229000: system.cpu: Removing instruction, [tid:0] [sn:107460] PC (0x142e4=>0x142e8).(0=>1)
 dest reg 0x56f160c : 0x56f100034229000: system.cpu: Removing instruction, [tid:0] [sn:107461] PC (0x142e8=>0x142ec).(0=>1)
 dest reg 0x56f10b4 : 0x56f100034229000: system.cpu: FullO3CPU tick checkpoint 2
34229000: system.cpu: Scheduling next tick!
34229500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34229500: system.cpu.fetch: Running stage.
34229500: system.cpu.fetch: There are no more threads available to fetch from.
34229500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34229500: system.cpu.decode: Processing [tid:0]
34229500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34229500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34229500: system.cpu.rename: Processing [tid:0]
34229500: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 177, Free LQ: 17, Free SQ: 33, FreeRM 31(213 222 255 31 0)
34229500: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34229500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 17, loadsInProgress: 1, loads dispatchedToLQ: 1
34229500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34229500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34229500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=13), until [sn:107461].
34229500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166628, [sn:107458].
34229500: system.cpu.rename: hb_it newPhysReg is 140 prevPhysReg is 163
34229500: system.cpu.freeList: Freeing register 163 (IntRegClass).
34229500: system.cpu.scoreboard: get into unset reg func reg id is 163
34229500: global: look up arch_reg is 19 , vir_reg is 163
34229500: global: lookup vir map for physical reg,vir_reg is 163 freelist freenum is 41
34229500: global: the phys_reg is 0x56f19fc, map size is 256
34229500: system.cpu.vir_freelist: Freeing register 213 (IntRegClass).
34229500: global: simpleFreeList addPhysReg 213, cnt_ref_size is 256
34229500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164864, [sn:107459].
34229500: system.cpu.rename: hb_it newPhysReg is 19 prevPhysReg is 16
34229500: system.cpu.freeList: Freeing register 16 (IntRegClass).
34229500: system.cpu.scoreboard: get into unset reg func reg id is 16
34229500: global: look up arch_reg is 20 , vir_reg is 16
34229500: global: lookup vir map for physical reg,vir_reg is 16 freelist freenum is 42
34229500: global: the phys_reg is 0x56f1078, map size is 256
34229500: system.cpu.vir_freelist: Freeing register 10 (IntRegClass).
34229500: global: simpleFreeList addPhysReg 10, cnt_ref_size is 256
34229500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165416, [sn:107460].
34229500: system.cpu.rename: hb_it newPhysReg is 129 prevPhysReg is 62
34229500: system.cpu.freeList: Freeing register 62 (IntRegClass).
34229500: system.cpu.scoreboard: get into unset reg func reg id is 62
34229500: global: look up arch_reg is 21 , vir_reg is 62
34229500: global: lookup vir map for physical reg,vir_reg is 62 freelist freenum is 42
34229500: global: the phys_reg is 0x56f10b4, map size is 256
34229500: system.cpu.vir_freelist: Freeing register 15 (IntRegClass).
34229500: global: simpleFreeList addPhysReg 15, cnt_ref_size is 256
34229500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166988, [sn:107461].
34229500: system.cpu.rename: hb_it newPhysReg is 15 prevPhysReg is 193
34229500: system.cpu.freeList: Freeing register 193 (IntRegClass).
34229500: system.cpu.scoreboard: get into unset reg func reg id is 193
34229500: global: look up arch_reg is 22 , vir_reg is 193
34229500: global: lookup vir map for physical reg,vir_reg is 193 freelist freenum is 42
34229500: global: the phys_reg is 0x56f1918, map size is 256
34229500: system.cpu.vir_freelist: Freeing register 194 (IntRegClass).
34229500: global: simpleFreeList addPhysReg 194, cnt_ref_size is 256
34229500: system.cpu.rename: remove commited inst finish
34229500: system.cpu.iew: Issue: Processing [tid:0]
34229500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34229500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34229500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34229500: system.cpu.iq: Not able to schedule any instructions.
34229500: system.cpu.iew: Processing [tid:0]
34229500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142dc=>0x142e0).(0=>1)
34229500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142e0=>0x142e4).(0=>1)
34229500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142e4=>0x142e8).(0=>1)
34229500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142e8=>0x142ec).(0=>1)
34229500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107461]
34229500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 7
34229500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34229500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34229500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34229500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 7
34229500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 26 free entries. SQ has 33 free entries.
34229500: system.cpu.iew: Activity this cycle.
34229500: system.cpu: Activity: 12
34229500: system.cpu.commit: Getting instructions from Rename stage.
34229500: system.cpu.commit: Trying to commit instructions in the ROB.
34229500: system.cpu.commit: Trying to commit head instruction, [sn:107462] [tid:0]
34229500: system.cpu.commit: Committing instruction with [sn:107462] PC (0x142ec=>0x142f0).(0=>1)
34229500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142ec=>0x142f0).(0=>1), [sn:107462]
34229500: system.cpu: Removing committed instruction [tid:0] PC (0x142ec=>0x142f0).(0=>1) [sn:107462]
34229500: global: RegFile: Access to int register 0, has data 0
34229500: system.cpu.commit: Trying to commit head instruction, [sn:107463] [tid:0]
34229500: system.cpu.commit: Committing instruction with [sn:107463] PC (0x142f0=>0x142f4).(0=>1)
34229500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142f0=>0x142f4).(0=>1), [sn:107463]
34229500: system.cpu: Removing committed instruction [tid:0] PC (0x142f0=>0x142f4).(0=>1) [sn:107463]
34229500: global: RegFile: Access to int register 0, has data 0
34229500: system.cpu.commit: Trying to commit head instruction, [sn:107464] [tid:0]
34229500: system.cpu.commit: Committing instruction with [sn:107464] PC (0x142f4=>0x142f8).(0=>1)
34229500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142f4=>0x142f8).(0=>1), [sn:107464]
34229500: system.cpu: Removing committed instruction [tid:0] PC (0x142f4=>0x142f8).(0=>1) [sn:107464]
34229500: global: RegFile: Access to int register 0, has data 0
34229500: system.cpu.commit: Trying to commit head instruction, [sn:107465] [tid:0]
34229500: system.cpu.commit: Committing instruction with [sn:107465] PC (0x142f8=>0x142fc).(0=>1)
34229500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142f8=>0x142fc).(0=>1), [sn:107465]
34229500: system.cpu: Removing committed instruction [tid:0] PC (0x142f8=>0x142fc).(0=>1) [sn:107465]
34229500: global: RegFile: Access to int register 0, has data 0
34229500: system.cpu.commit: [tid:0]: Marking PC (0x142fc=>0x14300).(0=>1), [sn:107466] ready within ROB.
34229500: system.cpu.commit: [tid:0]: Marking PC (0x14300=>0x14304).(0=>1), [sn:107467] ready within ROB.
34229500: system.cpu.commit: [tid:0]: Marking PC (0x14304=>0x14308).(0=>1), [sn:107468] ready within ROB.
34229500: system.cpu.commit: [tid:0]: Instruction [sn:107466] PC (0x142fc=>0x14300).(0=>1) is head of ROB and ready to commit
34229500: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34229500: system.cpu.commit: Activity This Cycle.
34229500: system.cpu: FullO3CPU tick checkpoint 0
34229500: system.cpu: FullO3CPU tick checkpoint 0.1
34229500: system.cpu: FullO3CPU tick checkpoint 0.2
34229500: system.cpu: FullO3CPU tick checkpoint 0.3
34229500: system.cpu: FullO3CPU tick checkpoint 0.4
34229500: global: ~DefaultIEWDefaultCommit()
34229500: global: DynInst: [sn:107453] Instruction destroyed. Instcount for system.cpu = 39
34229500: global: ~BaseDynInst checkpoint 0
34229500: global: get into ~InstResult
34229500: global: DefaultIEWDefaultCommit()
34229500: system.cpu: FullO3CPU tick checkpoint 0.5
34229500: system.cpu: Activity: 11
34229500: system.cpu: FullO3CPU tick checkpoint 1
34229500: system.cpu: Removing instruction, [tid:0] [sn:107462] PC (0x142ec=>0x142f0).(0=>1)
 dest reg 0x56f15ac : 0x56f100034229500: system.cpu: Removing instruction, [tid:0] [sn:107463] PC (0x142f0=>0x142f4).(0=>1)
 dest reg 0x56f18b8 : 0x56f100034229500: system.cpu: Removing instruction, [tid:0] [sn:107464] PC (0x142f4=>0x142f8).(0=>1)
 dest reg 0x56f13c0 : 0x56f100034229500: system.cpu: Removing instruction, [tid:0] [sn:107465] PC (0x142f8=>0x142fc).(0=>1)
 dest reg 0x56f1138 : 0x56f100034229500: system.cpu: FullO3CPU tick checkpoint 2
34229500: system.cpu: Scheduling next tick!
34230000: system.cpu.icache_port: Fetch unit received timing
34230000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34230000: system.cpu: CPU already running.
34230000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34230000: system.cpu.fetch: Activating stage.
34230000: system.cpu: Activity: 12
34230000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34230000: system.cpu.fetch: Running stage.
34230000: system.cpu.fetch: Attempting to fetch from [tid:0]
34230000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34230000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34230000: global: Requesting bytes 0x01813083 from address 0x13604
34230000: global: Decoding instruction 0x01813083 at address 0x13604
34230000: global: DynInst: [sn:107493] Instruction created. Instcount for system.cpu = 40
34230000: system.cpu.fetch: [tid:0]: Instruction PC 0x13604 (0) created [sn:107493].
34230000: system.cpu.fetch: [tid:0]: Instruction is: ld ra, 24(sp)
34230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34230000: global: Requesting bytes 0x06010113 from address 0x13608
34230000: global: Decoding instruction 0x06010113 at address 0x13608
34230000: global: DynInst: [sn:107494] Instruction created. Instcount for system.cpu = 41
34230000: system.cpu.fetch: [tid:0]: Instruction PC 0x13608 (0) created [sn:107494].
34230000: system.cpu.fetch: [tid:0]: Instruction is: addi sp, sp, 96
34230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34230000: global: Requesting bytes 0x00008067 from address 0x1360c
34230000: global: Decoding instruction 0x00008067 at address 0x1360c
34230000: global: DynInst: [sn:107495] Instruction created. Instcount for system.cpu = 42
34230000: system.cpu.fetch: [tid:0]: Instruction PC 0x1360c (0) created [sn:107495].
34230000: system.cpu.fetch: [tid:0]: Instruction is: jalr zero, ra, 0
34230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34230000: system.cpu.fetch: [tid:0]: [sn:107495]:Branch predicted to be not taken.
34230000: system.cpu.fetch: [tid:0]: [sn:107495] Branch predicted to go to (0x13610=>0x13614).(0=>1).
34230000: global: Requesting bytes 0x01053603 from address 0x13610
34230000: global: Decoding instruction 0x01053603 at address 0x13610
34230000: global: DynInst: [sn:107496] Instruction created. Instcount for system.cpu = 43
34230000: system.cpu.fetch: [tid:0]: Instruction PC 0x13610 (0) created [sn:107496].
34230000: system.cpu.fetch: [tid:0]: Instruction is: ld a2, 16(a0)
34230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34230000: global: Requesting bytes 0x0180006f from address 0x13614
34230000: global: Decoding instruction 0x0180006f at address 0x13614
34230000: global: DynInst: [sn:107497] Instruction created. Instcount for system.cpu = 44
34230000: system.cpu.fetch: [tid:0]: Instruction PC 0x13614 (0) created [sn:107497].
34230000: system.cpu.fetch: [tid:0]: Instruction is: jal zero, 24
34230000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34230000: system.cpu.fetch: [tid:0]: [sn:107497]:  Branch predicted to be taken to (0x1362c=>0x13630).(0=>1).
34230000: system.cpu.fetch: [tid:0]: [sn:107497] Branch predicted to go to (0x1362c=>0x13630).(0=>1).
34230000: system.cpu.fetch: Branch detected with PC = (0x13614=>0x13618).(0=>1)
34230000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34230000: system.cpu.fetch: [tid:0][sn:107493]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34230000: system.cpu.fetch: [tid:0][sn:107494]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34230000: system.cpu.fetch: [tid:0][sn:107495]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34230000: system.cpu.fetch: [tid:0][sn:107496]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34230000: system.cpu.fetch: [tid:0][sn:107497]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34230000: system.cpu.fetch: Activity this cycle.
34230000: system.cpu: Activity: 13
34230000: system.cpu.decode: Processing [tid:0]
34230000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34230000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34230000: system.cpu.rename: Processing [tid:0]
34230000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 181, Free LQ: 26, Free SQ: 33, FreeRM 31(217 222 255 31 0)
34230000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34230000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 26, loadsInProgress: 0, loads dispatchedToLQ: 0
34230000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34230000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34230000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=9), until [sn:107465].
34230000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165920, [sn:107462].
34230000: system.cpu.rename: hb_it newPhysReg is 121 prevPhysReg is 104
34230000: system.cpu.freeList: Freeing register 104 (IntRegClass).
34230000: system.cpu.scoreboard: get into unset reg func reg id is 104
34230000: global: look up arch_reg is 23 , vir_reg is 104
34230000: global: lookup vir map for physical reg,vir_reg is 104 freelist freenum is 42
34230000: global: the phys_reg is 0x56f1000, map size is 256
34230000: system.cpu.vir_freelist: Freeing register 0 (IntRegClass).
34230000: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34230000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166016, [sn:107463].
34230000: system.cpu.rename: hb_it newPhysReg is 186 prevPhysReg is 112
34230000: system.cpu.freeList: Freeing register 112 (IntRegClass).
34230000: system.cpu.scoreboard: get into unset reg func reg id is 112
34230000: global: look up arch_reg is 24 , vir_reg is 112
34230000: global: lookup vir map for physical reg,vir_reg is 112 freelist freenum is 42
34230000: global: the phys_reg is 0x56f1000, map size is 256
34230000: system.cpu.vir_freelist: Freeing register 0 (IntRegClass).
34230000: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34230000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166136, [sn:107464].
34230000: system.cpu.rename: hb_it newPhysReg is 80 prevPhysReg is 122
34230000: system.cpu.freeList: Freeing register 122 (IntRegClass).
34230000: system.cpu.scoreboard: get into unset reg func reg id is 122
34230000: global: look up arch_reg is 25 , vir_reg is 122
34230000: global: lookup vir map for physical reg,vir_reg is 122 freelist freenum is 42
34230000: global: the phys_reg is 0x56f1918, map size is 256
34230000: system.cpu.vir_freelist: Freeing register 194 (IntRegClass).
34230000: global: simpleFreeList addPhysReg 194, cnt_ref_size is 256
34230000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167024, [sn:107465].
34230000: system.cpu.rename: hb_it newPhysReg is 26 prevPhysReg is 196
34230000: system.cpu.freeList: Freeing register 196 (IntRegClass).
34230000: system.cpu.scoreboard: get into unset reg func reg id is 196
34230000: global: look up arch_reg is 26 , vir_reg is 196
34230000: global: lookup vir map for physical reg,vir_reg is 196 freelist freenum is 43
34230000: global: the phys_reg is 0x56f166c, map size is 256
34230000: system.cpu.vir_freelist: Freeing register 137 (IntRegClass).
34230000: global: simpleFreeList addPhysReg 137, cnt_ref_size is 256
34230000: system.cpu.rename: remove commited inst finish
34230000: system.cpu.iew: Issue: Processing [tid:0]
34230000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34230000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34230000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34230000: system.cpu.iq: Not able to schedule any instructions.
34230000: system.cpu.iew: Processing [tid:0]
34230000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142ec=>0x142f0).(0=>1)
34230000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142f0=>0x142f4).(0=>1)
34230000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142f4=>0x142f8).(0=>1)
34230000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142f8=>0x142fc).(0=>1)
34230000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107465]
34230000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34230000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34230000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34230000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34230000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34230000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 30 free entries. SQ has 33 free entries.
34230000: system.cpu.iew: Activity this cycle.
34230000: system.cpu.commit: Getting instructions from Rename stage.
34230000: system.cpu.commit: Trying to commit instructions in the ROB.
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107466] [tid:0]
34230000: system.cpu.commit: Committing instruction with [sn:107466] PC (0x142fc=>0x14300).(0=>1)
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x142fc=>0x14300).(0=>1), [sn:107466]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x142fc=>0x14300).(0=>1) [sn:107466]
34230000: global: RegFile: Access to int register 0, has data 0
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107467] [tid:0]
34230000: system.cpu.commit: Committing instruction with [sn:107467] PC (0x14300=>0x14304).(0=>1)
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14300=>0x14304).(0=>1), [sn:107467]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x14300=>0x14304).(0=>1) [sn:107467]
34230000: global: RegFile: Access to int register 0, has data 0
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107468] [tid:0]
34230000: system.cpu.commit: Committing instruction with [sn:107468] PC (0x14304=>0x14308).(0=>1)
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14304=>0x14308).(0=>1), [sn:107468]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x14304=>0x14308).(0=>1) [sn:107468]
34230000: global: RegFile: Access to int register 0, has data 0
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107469] [tid:0]
34230000: system.cpu.commit: Committing instruction with [sn:107469] PC (0x14308=>0x1430c).(0=>1)
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14308=>0x1430c).(0=>1), [sn:107469]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x14308=>0x1430c).(0=>1) [sn:107469]
34230000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107470] [tid:0]
34230000: system.cpu.commit: Committing instruction with [sn:107470] PC (0x1430c=>0x13604).(0=>1)
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1430c=>0x13604).(0=>1), [sn:107470]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x1430c=>0x13604).(0=>1) [sn:107470]
34230000: global: RegFile: Access to int register 0, has data 0
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107471] [tid:0]
34230000: system.cpu.commit: Retiring squashed instruction from ROB.
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14310=>0x14314).(0=>1), [sn:107471]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x14310=>0x14314).(0=>1) [sn:107471]
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107472] [tid:0]
34230000: system.cpu.commit: Retiring squashed instruction from ROB.
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x14314=>0x11a04).(0=>1), [sn:107472]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x14314=>0x11a04).(0=>1) [sn:107472]
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107473] [tid:0]
34230000: system.cpu.commit: Retiring squashed instruction from ROB.
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x11a04=>0x11a08).(0=>1), [sn:107473]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x11a04=>0x11a08).(0=>1) [sn:107473]
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107474] [tid:0]
34230000: system.cpu.commit: Retiring squashed instruction from ROB.
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x11a08=>0x11a0c).(0=>1), [sn:107474]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x11a08=>0x11a0c).(0=>1) [sn:107474]
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107475] [tid:0]
34230000: system.cpu.commit: Retiring squashed instruction from ROB.
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x11a0c=>0x11a10).(0=>1), [sn:107475]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x11a0c=>0x11a10).(0=>1) [sn:107475]
34230000: system.cpu.commit: Trying to commit head instruction, [sn:107476] [tid:0]
34230000: system.cpu.commit: Retiring squashed instruction from ROB.
34230000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x11a10=>0x11a14).(0=>1), [sn:107476]
34230000: system.cpu: Removing committed instruction [tid:0] PC (0x11a10=>0x11a14).(0=>1) [sn:107476]
34230000: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34230000: system.cpu.commit: Activity This Cycle.
34230000: system.cpu.commit: Deactivating stage.
34230000: system.cpu: Activity: 12
34230000: system.cpu: FullO3CPU tick checkpoint 0
34230000: system.cpu: FullO3CPU tick checkpoint 0.1
34230000: system.cpu: FullO3CPU tick checkpoint 0.2
34230000: system.cpu: FullO3CPU tick checkpoint 0.3
34230000: system.cpu: FullO3CPU tick checkpoint 0.4
34230000: global: ~DefaultIEWDefaultCommit()
34230000: global: DynInst: [sn:107457] Instruction destroyed. Instcount for system.cpu = 43
34230000: global: ~BaseDynInst checkpoint 0
34230000: global: get into ~InstResult
34230000: global: DynInst: [sn:107456] Instruction destroyed. Instcount for system.cpu = 42
34230000: global: ~BaseDynInst checkpoint 0
34230000: global: get into ~InstResult
34230000: global: DynInst: [sn:107455] Instruction destroyed. Instcount for system.cpu = 41
34230000: global: ~BaseDynInst checkpoint 0
34230000: global: get into ~InstResult
34230000: global: DynInst: [sn:107454] Instruction destroyed. Instcount for system.cpu = 40
34230000: global: ~BaseDynInst checkpoint 0
34230000: global: get into ~InstResult
34230000: global: DefaultIEWDefaultCommit()
34230000: system.cpu: FullO3CPU tick checkpoint 0.5
34230000: system.cpu: Activity: 11
34230000: system.cpu: FullO3CPU tick checkpoint 1
34230000: system.cpu: Removing instruction, [tid:0] [sn:107466] PC (0x142fc=>0x14300).(0=>1)
 dest reg 0x56f196c : 0x56f100034230000: system.cpu: Removing instruction, [tid:0] [sn:107467] PC (0x14300=>0x14304).(0=>1)
 dest reg 0x5770780 : 0x577000034230000: system.cpu: Removing instruction, [tid:0] [sn:107468] PC (0x14304=>0x14308).(0=>1)
 dest reg 0x577078c : 0x577000034230000: system.cpu: Removing instruction, [tid:0] [sn:107469] PC (0x14308=>0x1430c).(0=>1)
 dest reg 0x56f1534 : 0x56f135434230000: system.cpu: Removing instruction, [tid:0] [sn:107470] PC (0x1430c=>0x13604).(0=>1)
 dest reg 0x56f1000 : 0x4e980f034230000: system.cpu: Removing instruction, [tid:0] [sn:107471] PC (0x14310=>0x14314).(0=>1)
 dest reg 0x56f1990 : 034230000: global: DynInst: [sn:107471] Instruction destroyed. Instcount for system.cpu = 39
34230000: global: ~BaseDynInst checkpoint 0
34230000: system.cpu: Removing instruction, [tid:0] [sn:107472] PC (0x14314=>0x11a04).(0=>1)
 dest reg 0x56f16e4 : 0x56f1a6834230000: global: DynInst: [sn:107472] Instruction destroyed. Instcount for system.cpu = 38
34230000: global: ~BaseDynInst checkpoint 0
34230000: global: get into ~InstResult
34230000: system.cpu: Removing instruction, [tid:0] [sn:107473] PC (0x11a04=>0x11a08).(0=>1)
 dest reg 0x56f16cc : 034230000: global: DynInst: [sn:107473] Instruction destroyed. Instcount for system.cpu = 37
34230000: global: ~BaseDynInst checkpoint 0
34230000: system.cpu: Removing instruction, [tid:0] [sn:107474] PC (0x11a08=>0x11a0c).(0=>1)
 dest reg 0x56f1438 : 0x56f100034230000: global: DynInst: [sn:107474] Instruction destroyed. Instcount for system.cpu = 36
34230000: global: ~BaseDynInst checkpoint 0
34230000: system.cpu: Removing instruction, [tid:0] [sn:107475] PC (0x11a0c=>0x11a10).(0=>1)
 dest reg 0x56f1000 : 034230000: global: DynInst: [sn:107475] Instruction destroyed. Instcount for system.cpu = 35
34230000: global: ~BaseDynInst checkpoint 0
34230000: system.cpu: Removing instruction, [tid:0] [sn:107476] PC (0x11a10=>0x11a14).(0=>1)
 dest reg 0x56f1000 : 034230000: global: DynInst: [sn:107476] Instruction destroyed. Instcount for system.cpu = 34
34230000: global: ~BaseDynInst checkpoint 0
34230000: system.cpu: FullO3CPU tick checkpoint 2
34230000: system.cpu: Scheduling next tick!
34230500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34230500: system.cpu.fetch: Running stage.
34230500: system.cpu.fetch: Attempting to fetch from [tid:0]
34230500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34230500: global: Requesting bytes 0xfe010113 from address 0x1362c
34230500: global: Decoding instruction 0xfe010113 at address 0x1362c
34230500: global: DynInst: [sn:107498] Instruction created. Instcount for system.cpu = 35
34230500: system.cpu.fetch: [tid:0]: Instruction PC 0x1362c (0) created [sn:107498].
34230500: system.cpu.fetch: [tid:0]: Instruction is: addi sp, sp, -32
34230500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34230500: global: Requesting bytes 0x00813823 from address 0x13630
34230500: global: Decoding instruction 0x00813823 at address 0x13630
34230500: global: DynInst: [sn:107499] Instruction created. Instcount for system.cpu = 36
34230500: system.cpu.fetch: [tid:0]: Instruction PC 0x13630 (0) created [sn:107499].
34230500: system.cpu.fetch: [tid:0]: Instruction is: sd s0, 16(sp)
34230500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34230500: global: Requesting bytes 0x00913423 from address 0x13634
34230500: global: Decoding instruction 0x00913423 at address 0x13634
34230500: global: DynInst: [sn:107500] Instruction created. Instcount for system.cpu = 37
34230500: system.cpu.fetch: [tid:0]: Instruction PC 0x13634 (0) created [sn:107500].
34230500: system.cpu.fetch: [tid:0]: Instruction is: sd s1, 8(sp)
34230500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34230500: global: Requesting bytes 0x01213023 from address 0x13638
34230500: global: Decoding instruction 0x01213023 at address 0x13638
34230500: global: DynInst: [sn:107501] Instruction created. Instcount for system.cpu = 38
34230500: system.cpu.fetch: [tid:0]: Instruction PC 0x13638 (0) created [sn:107501].
34230500: system.cpu.fetch: [tid:0]: Instruction is: sd s2, 0(sp)
34230500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34230500: global: Requesting bytes 0x00113c23 from address 0x1363c
34230500: global: Decoding instruction 0x00113c23 at address 0x1363c
34230500: global: DynInst: [sn:107502] Instruction created. Instcount for system.cpu = 39
34230500: system.cpu.fetch: [tid:0]: Instruction PC 0x1363c (0) created [sn:107502].
34230500: system.cpu.fetch: [tid:0]: Instruction is: sd ra, 24(sp)
34230500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34230500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13640=>0x13644).(0=>1).
34230500: system.cpu.fetch: [tid:0] Fetching cache line 0x13640 for addr 0x13640
34230500: system.cpu: CPU already running.
34230500: system.cpu.fetch: Fetch: Doing instruction read.
34230500: system.cpu.fetch: [tid:0]: Doing Icache access.
34230500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34230500: system.cpu.fetch: Deactivating stage.
34230500: system.cpu: Activity: 10
34230500: system.cpu.fetch: [tid:0][sn:107498]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34230500: system.cpu.fetch: [tid:0][sn:107499]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34230500: system.cpu.fetch: [tid:0][sn:107500]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34230500: system.cpu.fetch: [tid:0][sn:107501]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34230500: system.cpu.fetch: [tid:0][sn:107502]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34230500: system.cpu.fetch: Activity this cycle.
34230500: system.cpu: Activity: 11
34230500: system.cpu.decode: Processing [tid:0]
34230500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34230500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34230500: system.cpu.decode: [tid:0]: Processing instruction [sn:107493] with PC (0x13604=>0x13608).(0=>1)
34230500: system.cpu.decode: [tid:0]: Processing instruction [sn:107494] with PC (0x13608=>0x1360c).(0=>1)
34230500: system.cpu.decode: [tid:0]: Processing instruction [sn:107495] with PC (0x1360c=>0x13610).(0=>1)
34230500: system.cpu.decode: [tid:0]: Processing instruction [sn:107496] with PC (0x13610=>0x13614).(0=>1)
34230500: system.cpu.decode: [tid:0]: Processing instruction [sn:107497] with PC (0x13614=>0x13618).(0=>1)
34230500: system.cpu.decode: Activity this cycle.
34230500: system.cpu.rename: Processing [tid:0]
34230500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 30, Free SQ: 33, FreeRM 31(221 222 255 31 0)
34230500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34230500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 0, loads dispatchedToLQ: 0
34230500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34230500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34230500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=5), until [sn:107470].
34230500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166892, [sn:107466].
34230500: system.cpu.rename: hb_it newPhysReg is 201 prevPhysReg is 185
34230500: system.cpu.freeList: Freeing register 185 (IntRegClass).
34230500: system.cpu.scoreboard: get into unset reg func reg id is 185
34230500: global: look up arch_reg is 27 , vir_reg is 185
34230500: global: lookup vir map for physical reg,vir_reg is 185 freelist freenum is 43
34230500: global: the phys_reg is 0x56f1b04, map size is 256
34230500: system.cpu.vir_freelist: Freeing register 235 (IntRegClass).
34230500: global: simpleFreeList addPhysReg 235, cnt_ref_size is 256
34230500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91686772, [sn:107467].
34230500: system.cpu.rename: hb_it newPhysReg is 160 prevPhysReg is 159
34230500: system.cpu.freeList: Freeing register 159 (FloatRegClass).
34230500: system.cpu.scoreboard: get into unset reg func reg id is 415
34230500: global: lookup vir map for physical reg,vir_reg is 159 freelist freenum is 226
34230500: global: the phys_reg is 0x5770180, map size is 256
34230500: system.cpu.vir_freelist: Freeing register 32 (FloatRegClass).
34230500: global: simpleFreeList addPhysReg 32, cnt_ref_size is 256
34230500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91686760, [sn:107468].
34230500: system.cpu.rename: hb_it newPhysReg is 161 prevPhysReg is 158
34230500: system.cpu.freeList: Freeing register 158 (FloatRegClass).
34230500: system.cpu.scoreboard: get into unset reg func reg id is 414
34230500: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 227
34230500: global: the phys_reg is 0x5770000, map size is 256
34230500: system.cpu.vir_freelist: Freeing register 0 (FloatRegClass).
34230500: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34230500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167660, [sn:107469].
34230500: system.cpu.rename: hb_it newPhysReg is 111 prevPhysReg is 249
34230500: system.cpu.freeList: Freeing register 249 (IntRegClass).
34230500: system.cpu.scoreboard: get into unset reg func reg id is 249
34230500: global: look up arch_reg is 2 , vir_reg is 249
34230500: global: lookup vir map for physical reg,vir_reg is 249 freelist freenum is 44
34230500: global: the phys_reg is 0x56f14f8, map size is 256
34230500: system.cpu.vir_freelist: Freeing register 106 (IntRegClass).
34230500: global: simpleFreeList addPhysReg 106, cnt_ref_size is 256
34230500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164672, [sn:107470].
34230500: system.cpu.rename: hb_it newPhysReg is 0 prevPhysReg is 0
34230500: system.cpu.rename: remove commited inst finish
34230500: system.cpu.iew: Issue: Processing [tid:0]
34230500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34230500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34230500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34230500: system.cpu.iq: Not able to schedule any instructions.
34230500: system.cpu.iew: Processing [tid:0]
34230500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x142fc=>0x14300).(0=>1)
34230500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14300=>0x14304).(0=>1)
34230500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x14304=>0x14308).(0=>1)
34230500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107470]
34230500: global: DynInst: [sn:107469] Instruction destroyed. Instcount for system.cpu = 38
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: get into ~InstResult
34230500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34230500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34230500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34230500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34230500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34230500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34230500: system.cpu.iew: Activity this cycle.
34230500: system.cpu.commit: Getting instructions from Rename stage.
34230500: system.cpu.commit: Trying to commit instructions in the ROB.
34230500: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34230500: system.cpu: FullO3CPU tick checkpoint 0
34230500: global: DynInst: [sn:107470] Instruction destroyed. Instcount for system.cpu = 37
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: get into ~InstResult
34230500: system.cpu: FullO3CPU tick checkpoint 0.1
34230500: global: DynInst: [sn:107492] Instruction destroyed. Instcount for system.cpu = 36
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107491] Instruction destroyed. Instcount for system.cpu = 35
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107490] Instruction destroyed. Instcount for system.cpu = 34
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107489] Instruction destroyed. Instcount for system.cpu = 33
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107488] Instruction destroyed. Instcount for system.cpu = 32
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107487] Instruction destroyed. Instcount for system.cpu = 31
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107486] Instruction destroyed. Instcount for system.cpu = 30
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107485] Instruction destroyed. Instcount for system.cpu = 29
34230500: global: ~BaseDynInst checkpoint 0
34230500: system.cpu: FullO3CPU tick checkpoint 0.2
34230500: system.cpu: FullO3CPU tick checkpoint 0.3
34230500: global: DynInst: [sn:107484] Instruction destroyed. Instcount for system.cpu = 28
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107483] Instruction destroyed. Instcount for system.cpu = 27
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107482] Instruction destroyed. Instcount for system.cpu = 26
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107481] Instruction destroyed. Instcount for system.cpu = 25
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107480] Instruction destroyed. Instcount for system.cpu = 24
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107479] Instruction destroyed. Instcount for system.cpu = 23
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107478] Instruction destroyed. Instcount for system.cpu = 22
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: DynInst: [sn:107477] Instruction destroyed. Instcount for system.cpu = 21
34230500: global: ~BaseDynInst checkpoint 0
34230500: system.cpu: FullO3CPU tick checkpoint 0.4
34230500: global: ~DefaultIEWDefaultCommit()
34230500: global: DynInst: [sn:107461] Instruction destroyed. Instcount for system.cpu = 20
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: get into ~InstResult
34230500: global: DynInst: [sn:107460] Instruction destroyed. Instcount for system.cpu = 19
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: get into ~InstResult
34230500: global: DynInst: [sn:107459] Instruction destroyed. Instcount for system.cpu = 18
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: get into ~InstResult
34230500: global: DynInst: [sn:107458] Instruction destroyed. Instcount for system.cpu = 17
34230500: global: ~BaseDynInst checkpoint 0
34230500: global: get into ~InstResult
34230500: global: DefaultIEWDefaultCommit()
34230500: system.cpu: FullO3CPU tick checkpoint 0.5
34230500: system.cpu: Activity: 10
34230500: system.cpu: FullO3CPU tick checkpoint 1
34230500: system.cpu: FullO3CPU tick checkpoint 2
34230500: system.cpu: Scheduling next tick!
34231000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34231000: system.cpu.fetch: Running stage.
34231000: system.cpu.fetch: There are no more threads available to fetch from.
34231000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34231000: system.cpu.decode: Processing [tid:0]
34231000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34231000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34231000: system.cpu.decode: [tid:0]: Processing instruction [sn:107498] with PC (0x1362c=>0x13630).(0=>1)
34231000: system.cpu.decode: [tid:0]: Processing instruction [sn:107499] with PC (0x13630=>0x13634).(0=>1)
34231000: system.cpu.decode: [tid:0]: Processing instruction [sn:107500] with PC (0x13634=>0x13638).(0=>1)
34231000: system.cpu.decode: [tid:0]: Processing instruction [sn:107501] with PC (0x13638=>0x1363c).(0=>1)
34231000: system.cpu.decode: [tid:0]: Processing instruction [sn:107502] with PC (0x1363c=>0x13640).(0=>1)
34231000: system.cpu.decode: Activity this cycle.
34231000: system.cpu: Activity: 11
34231000: system.cpu.rename: Processing [tid:0]
34231000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 33, Free SQ: 33, FreeRM 31(223 224 255 31 0)
34231000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34231000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34231000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34231000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34231000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34231000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34231000: system.cpu.rename: [tid:0]: Processing instruction [sn:107493] with PC (0x13604=>0x13608).(0=>1).
34231000: system.cpu.rename: start rename src regs------------------------------------------------
34231000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 111
34231000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 111
34231000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231000: system.cpu.scoreboard: getreg phys_reg is 111
34231000: global: look up arch_reg is 2 , vir_reg is 111
34231000: global: lookup vir map for physical reg,vir_reg is 111 freelist freenum is 45
34231000: global: the phys_reg is 0x56f1354, map size is 256
34231000: system.cpu.rename: [tid:0]: virtual Register 111 (flat: 111) is allocated.
34231000: global: [sn:107493] has 1 ready out of 1 sources. RTI 0)
34231000: global: [sn:1] canIssue <extra arg>%
34231000: global: idx is 0 , vir_renamed_src is 111, phys_renamed_src is 71
34231000: system.cpu.rename: start rename dst regs------------------------------------------------
34231000: system.cpu.rename: renameDestRegs checkpoint 0
34231000: global: get into unified rename func
34231000: global: get into simple rename func with arch_reg is 1,map size is 33,freelist is XX
34231000: global: Renamed reg IntRegClass{1} to vir reg 50 (50) old mapping was 179 (179)
34231000: system.cpu.rename: Dest Rename result[0] is 50
34231000: system.cpu.scoreboard: get into unset reg func reg id is 50
34231000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 1 (IntRegClass) to virtual reg 50 phys_reg is NULL 0.
34231000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:107493]. PC (0x13604=>0x13608).(0=>1)
34231000: global: idx is 0, renamd_virdest is 50, renamed_dest should be NULL and is 0, previous_rename is 179
34231000: system.cpu.rename: toIEWIndex inst pc is (0x13604=>0x13608).(0=>1)
34231000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231000: system.cpu.rename: [tid:0]: Processing instruction [sn:107494] with PC (0x13608=>0x1360c).(0=>1).
34231000: system.cpu.rename: start rename src regs------------------------------------------------
34231000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 111
34231000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 111
34231000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231000: system.cpu.scoreboard: getreg phys_reg is 111
34231000: global: look up arch_reg is 2 , vir_reg is 111
34231000: global: lookup vir map for physical reg,vir_reg is 111 freelist freenum is 45
34231000: global: the phys_reg is 0x56f1354, map size is 256
34231000: system.cpu.rename: [tid:0]: virtual Register 111 (flat: 111) is allocated.
34231000: global: [sn:107494] has 1 ready out of 1 sources. RTI 0)
34231000: global: [sn:1] canIssue <extra arg>%
34231000: global: idx is 0 , vir_renamed_src is 111, phys_renamed_src is 71
34231000: system.cpu.rename: start rename dst regs------------------------------------------------
34231000: system.cpu.rename: renameDestRegs checkpoint 0
34231000: global: get into unified rename func
34231000: global: get into simple rename func with arch_reg is 2,map size is 33,freelist is XX
34231000: global: Renamed reg IntRegClass{2} to vir reg 107 (107) old mapping was 111 (111)
34231000: system.cpu.rename: Dest Rename result[0] is 107
34231000: system.cpu.scoreboard: get into unset reg func reg id is 107
34231000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 2 (IntRegClass) to virtual reg 107 phys_reg is NULL 0.
34231000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:107494]. PC (0x13608=>0x1360c).(0=>1)
34231000: global: idx is 0, renamd_virdest is 107, renamed_dest should be NULL and is 0, previous_rename is 111
34231000: system.cpu.rename: toIEWIndex inst pc is (0x13608=>0x1360c).(0=>1)
34231000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231000: system.cpu.rename: [tid:0]: Processing instruction [sn:107495] with PC (0x1360c=>0x13610).(0=>1).
34231000: system.cpu.rename: start rename src regs------------------------------------------------
34231000: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 50
34231000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 50
34231000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231000: system.cpu.scoreboard: getreg phys_reg is 50
34231000: system.cpu.rename: [tid:0]:virtual Register 50 (phys: 50) is not allocated.
34231000: global: idx is 0, vir_src is 50, physical reg is not allocated yet
34231000: system.cpu.rename: start rename dst regs------------------------------------------------
34231000: system.cpu.rename: renameDestRegs checkpoint 0
34231000: global: get into unified rename func
34231000: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34231000: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34231000: system.cpu.rename: Dest Rename result[0] is 0
34231000: system.cpu.scoreboard: get into unset reg func reg id is 0
34231000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34231000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:107495]. PC (0x1360c=>0x13610).(0=>1)
34231000: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34231000: system.cpu.rename: toIEWIndex inst pc is (0x1360c=>0x13610).(0=>1)
34231000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 1, loads dispatchedToLQ: 0
34231000: system.cpu.rename: [tid:0]: Processing instruction [sn:107496] with PC (0x13610=>0x13614).(0=>1).
34231000: system.cpu.rename: start rename src regs------------------------------------------------
34231000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 164
34231000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 164
34231000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231000: system.cpu.scoreboard: getreg phys_reg is 164
34231000: global: look up arch_reg is 10 , vir_reg is 164
34231000: global: lookup vir map for physical reg,vir_reg is 164 freelist freenum is 45
34231000: global: the phys_reg is 0x56f1978, map size is 256
34231000: system.cpu.rename: [tid:0]: virtual Register 164 (flat: 164) is allocated.
34231000: global: [sn:107496] has 1 ready out of 1 sources. RTI 0)
34231000: global: [sn:1] canIssue <extra arg>%
34231000: global: idx is 0 , vir_renamed_src is 164, phys_renamed_src is 202
34231000: system.cpu.rename: start rename dst regs------------------------------------------------
34231000: system.cpu.rename: renameDestRegs checkpoint 0
34231000: global: get into unified rename func
34231000: global: get into simple rename func with arch_reg is 12,map size is 33,freelist is XX
34231000: global: Renamed reg IntRegClass{12} to vir reg 239 (239) old mapping was 209 (209)
34231000: system.cpu.rename: Dest Rename result[0] is 239
34231000: system.cpu.scoreboard: get into unset reg func reg id is 239
34231000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 12 (IntRegClass) to virtual reg 239 phys_reg is NULL 0.
34231000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:107496]. PC (0x13610=>0x13614).(0=>1)
34231000: global: idx is 0, renamd_virdest is 239, renamed_dest should be NULL and is 0, previous_rename is 209
34231000: system.cpu.rename: toIEWIndex inst pc is (0x13610=>0x13614).(0=>1)
34231000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231000: system.cpu.rename: [tid:0]: Processing instruction [sn:107497] with PC (0x13614=>0x13618).(0=>1).
34231000: system.cpu.rename: start rename src regs------------------------------------------------
34231000: system.cpu.rename: start rename dst regs------------------------------------------------
34231000: system.cpu.rename: renameDestRegs checkpoint 0
34231000: global: get into unified rename func
34231000: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34231000: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34231000: system.cpu.rename: Dest Rename result[0] is 0
34231000: system.cpu.scoreboard: get into unset reg func reg id is 0
34231000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34231000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:107497]. PC (0x13614=>0x13618).(0=>1)
34231000: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34231000: system.cpu.rename: toIEWIndex inst pc is (0x13614=>0x13618).(0=>1)
34231000: system.cpu.rename: Activity this cycle.
34231000: system.cpu.rename: remove commited inst finish
34231000: system.cpu.iew: Issue: Processing [tid:0]
34231000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34231000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34231000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34231000: system.cpu.iq: Not able to schedule any instructions.
34231000: system.cpu.iew: Processing [tid:0]
34231000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34231000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34231000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34231000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34231000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34231000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34231000: system.cpu.iew: Activity this cycle.
34231000: system.cpu.commit: Getting instructions from Rename stage.
34231000: system.cpu.commit: Trying to commit instructions in the ROB.
34231000: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34231000: system.cpu: FullO3CPU tick checkpoint 0
34231000: system.cpu: FullO3CPU tick checkpoint 0.1
34231000: system.cpu: FullO3CPU tick checkpoint 0.2
34231000: system.cpu: FullO3CPU tick checkpoint 0.3
34231000: system.cpu: FullO3CPU tick checkpoint 0.4
34231000: global: ~DefaultIEWDefaultCommit()
34231000: global: DynInst: [sn:107465] Instruction destroyed. Instcount for system.cpu = 16
34231000: global: ~BaseDynInst checkpoint 0
34231000: global: get into ~InstResult
34231000: global: DynInst: [sn:107464] Instruction destroyed. Instcount for system.cpu = 15
34231000: global: ~BaseDynInst checkpoint 0
34231000: global: get into ~InstResult
34231000: global: DynInst: [sn:107463] Instruction destroyed. Instcount for system.cpu = 14
34231000: global: ~BaseDynInst checkpoint 0
34231000: global: get into ~InstResult
34231000: global: DynInst: [sn:107462] Instruction destroyed. Instcount for system.cpu = 13
34231000: global: ~BaseDynInst checkpoint 0
34231000: global: get into ~InstResult
34231000: global: DefaultIEWDefaultCommit()
34231000: system.cpu: FullO3CPU tick checkpoint 0.5
34231000: system.cpu: Activity: 10
34231000: system.cpu: FullO3CPU tick checkpoint 1
34231000: system.cpu: FullO3CPU tick checkpoint 2
34231000: system.cpu: Scheduling next tick!
34231500: system.cpu.icache_port: Fetch unit received timing
34231500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34231500: system.cpu: CPU already running.
34231500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34231500: system.cpu.fetch: Activating stage.
34231500: system.cpu: Activity: 11
34231500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34231500: system.cpu.fetch: Running stage.
34231500: system.cpu.fetch: Attempting to fetch from [tid:0]
34231500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34231500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34231500: global: Requesting bytes 0x00050493 from address 0x13640
34231500: global: Decoding instruction 0x00050493 at address 0x13640
34231500: global: DynInst: [sn:107503] Instruction created. Instcount for system.cpu = 14
34231500: system.cpu.fetch: [tid:0]: Instruction PC 0x13640 (0) created [sn:107503].
34231500: system.cpu.fetch: [tid:0]: Instruction is: addi s1, a0, 0
34231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34231500: global: Requesting bytes 0x00058913 from address 0x13644
34231500: global: Decoding instruction 0x00058913 at address 0x13644
34231500: global: DynInst: [sn:107504] Instruction created. Instcount for system.cpu = 15
34231500: system.cpu.fetch: [tid:0]: Instruction PC 0x13644 (0) created [sn:107504].
34231500: system.cpu.fetch: [tid:0]: Instruction is: addi s2, a1, 0
34231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34231500: global: Requesting bytes 0x00060413 from address 0x13648
34231500: global: Decoding instruction 0x00060413 at address 0x13648
34231500: global: DynInst: [sn:107505] Instruction created. Instcount for system.cpu = 16
34231500: system.cpu.fetch: [tid:0]: Instruction PC 0x13648 (0) created [sn:107505].
34231500: system.cpu.fetch: [tid:0]: Instruction is: addi s0, a2, 0
34231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34231500: global: Requesting bytes 0x00050863 from address 0x1364c
34231500: global: Decoding instruction 0x00050863 at address 0x1364c
34231500: global: DynInst: [sn:107506] Instruction created. Instcount for system.cpu = 17
34231500: system.cpu.fetch: [tid:0]: Instruction PC 0x1364c (0) created [sn:107506].
34231500: system.cpu.fetch: [tid:0]: Instruction is: beq a0, zero, 16
34231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34231500: system.cpu.fetch: [tid:0]: [sn:107506]:Branch predicted to be not taken.
34231500: system.cpu.fetch: [tid:0]: [sn:107506] Branch predicted to go to (0x13650=>0x13654).(0=>1).
34231500: global: Requesting bytes 0x05052783 from address 0x13650
34231500: global: Decoding instruction 0x05052783 at address 0x13650
34231500: global: DynInst: [sn:107507] Instruction created. Instcount for system.cpu = 18
34231500: system.cpu.fetch: [tid:0]: Instruction PC 0x13650 (0) created [sn:107507].
34231500: system.cpu.fetch: [tid:0]: Instruction is: lw a5, 80(a0)
34231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34231500: global: Requesting bytes 0x00079463 from address 0x13654
34231500: global: Decoding instruction 0x00079463 at address 0x13654
34231500: global: DynInst: [sn:107508] Instruction created. Instcount for system.cpu = 19
34231500: system.cpu.fetch: [tid:0]: Instruction PC 0x13654 (0) created [sn:107508].
34231500: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, 8
34231500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34231500: system.cpu.fetch: [tid:0]: [sn:107508]:  Branch predicted to be taken to (0x1365c=>0x13660).(0=>1).
34231500: system.cpu.fetch: [tid:0]: [sn:107508] Branch predicted to go to (0x1365c=>0x13660).(0=>1).
34231500: system.cpu.fetch: Branch detected with PC = (0x13654=>0x13658).(0=>1)
34231500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34231500: system.cpu.fetch: [tid:0][sn:107503]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34231500: system.cpu.fetch: [tid:0][sn:107504]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34231500: system.cpu.fetch: [tid:0][sn:107505]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34231500: system.cpu.fetch: [tid:0][sn:107506]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34231500: system.cpu.fetch: [tid:0][sn:107507]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34231500: system.cpu.fetch: [tid:0][sn:107508]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34231500: system.cpu.fetch: Activity this cycle.
34231500: system.cpu: Activity: 12
34231500: system.cpu.decode: Processing [tid:0]
34231500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34231500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34231500: system.cpu.rename: Processing [tid:0]
34231500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 33, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34231500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34231500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 2, loads dispatchedToLQ: 0
34231500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34231500: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34231500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34231500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231500: system.cpu.rename: [tid:0]: Processing instruction [sn:107498] with PC (0x1362c=>0x13630).(0=>1).
34231500: system.cpu.rename: start rename src regs------------------------------------------------
34231500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 107
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 107
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 107
34231500: system.cpu.rename: [tid:0]:virtual Register 107 (phys: 107) is not allocated.
34231500: global: idx is 0, vir_src is 107, physical reg is not allocated yet
34231500: system.cpu.rename: start rename dst regs------------------------------------------------
34231500: system.cpu.rename: renameDestRegs checkpoint 0
34231500: global: get into unified rename func
34231500: global: get into simple rename func with arch_reg is 2,map size is 33,freelist is XX
34231500: global: Renamed reg IntRegClass{2} to vir reg 72 (72) old mapping was 107 (107)
34231500: system.cpu.rename: Dest Rename result[0] is 72
34231500: system.cpu.scoreboard: get into unset reg func reg id is 72
34231500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 2 (IntRegClass) to virtual reg 72 phys_reg is NULL 0.
34231500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:107498]. PC (0x1362c=>0x13630).(0=>1)
34231500: global: idx is 0, renamd_virdest is 72, renamed_dest should be NULL and is 0, previous_rename is 107
34231500: system.cpu.rename: toIEWIndex inst pc is (0x1362c=>0x13630).(0=>1)
34231500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 0, stores dispatchedToSQ: 0
34231500: system.cpu.rename: [tid:0]: Processing instruction [sn:107499] with PC (0x13630=>0x13634).(0=>1).
34231500: system.cpu.rename: start rename src regs------------------------------------------------
34231500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 72
34231500: system.cpu.rename: [tid:0]:virtual Register 72 (phys: 72) is not allocated.
34231500: global: idx is 0, vir_src is 72, physical reg is not allocated yet
34231500: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 216
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 216
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 216
34231500: global: look up arch_reg is 8 , vir_reg is 216
34231500: global: lookup vir map for physical reg,vir_reg is 216 freelist freenum is 45
34231500: global: the phys_reg is 0x56f118c, map size is 256
34231500: system.cpu.rename: [tid:0]: virtual Register 216 (flat: 216) is allocated.
34231500: global: [sn:107499] has 1 ready out of 2 sources. RTI 0)
34231500: global: [sn:0] canIssue <extra arg>%
34231500: global: idx is 1 , vir_renamed_src is 216, phys_renamed_src is 33
34231500: system.cpu.rename: start rename dst regs------------------------------------------------
34231500: system.cpu.rename: toIEWIndex inst pc is (0x13630=>0x13634).(0=>1)
34231500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 1, stores dispatchedToSQ: 0
34231500: system.cpu.rename: [tid:0]: Processing instruction [sn:107500] with PC (0x13634=>0x13638).(0=>1).
34231500: system.cpu.rename: start rename src regs------------------------------------------------
34231500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 72
34231500: system.cpu.rename: [tid:0]:virtual Register 72 (phys: 72) is not allocated.
34231500: global: idx is 0, vir_src is 72, physical reg is not allocated yet
34231500: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 109
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 109
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 109
34231500: global: look up arch_reg is 9 , vir_reg is 109
34231500: global: lookup vir map for physical reg,vir_reg is 109 freelist freenum is 45
34231500: global: the phys_reg is 0x56f12ac, map size is 256
34231500: system.cpu.rename: [tid:0]: virtual Register 109 (flat: 109) is allocated.
34231500: global: [sn:107500] has 1 ready out of 2 sources. RTI 0)
34231500: global: [sn:0] canIssue <extra arg>%
34231500: global: idx is 1 , vir_renamed_src is 109, phys_renamed_src is 57
34231500: system.cpu.rename: start rename dst regs------------------------------------------------
34231500: system.cpu.rename: toIEWIndex inst pc is (0x13634=>0x13638).(0=>1)
34231500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 2, stores dispatchedToSQ: 0
34231500: system.cpu.rename: [tid:0]: Processing instruction [sn:107501] with PC (0x13638=>0x1363c).(0=>1).
34231500: system.cpu.rename: start rename src regs------------------------------------------------
34231500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 72
34231500: system.cpu.rename: [tid:0]:virtual Register 72 (phys: 72) is not allocated.
34231500: global: idx is 0, vir_src is 72, physical reg is not allocated yet
34231500: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 113
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 113
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 113
34231500: global: look up arch_reg is 18 , vir_reg is 113
34231500: global: lookup vir map for physical reg,vir_reg is 113 freelist freenum is 45
34231500: global: the phys_reg is 0x56f1144, map size is 256
34231500: system.cpu.rename: [tid:0]: virtual Register 113 (flat: 113) is allocated.
34231500: global: [sn:107501] has 1 ready out of 2 sources. RTI 0)
34231500: global: [sn:0] canIssue <extra arg>%
34231500: global: idx is 1 , vir_renamed_src is 113, phys_renamed_src is 27
34231500: system.cpu.rename: start rename dst regs------------------------------------------------
34231500: system.cpu.rename: toIEWIndex inst pc is (0x13638=>0x1363c).(0=>1)
34231500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34231500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 3, stores dispatchedToSQ: 0
34231500: system.cpu.rename: [tid:0]: Processing instruction [sn:107502] with PC (0x1363c=>0x13640).(0=>1).
34231500: system.cpu.rename: start rename src regs------------------------------------------------
34231500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 72
34231500: system.cpu.rename: [tid:0]:virtual Register 72 (phys: 72) is not allocated.
34231500: global: idx is 0, vir_src is 72, physical reg is not allocated yet
34231500: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 50
34231500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 50
34231500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34231500: system.cpu.scoreboard: getreg phys_reg is 50
34231500: system.cpu.rename: [tid:0]:virtual Register 50 (phys: 50) is not allocated.
34231500: global: idx is 1, vir_src is 50, physical reg is not allocated yet
34231500: system.cpu.rename: start rename dst regs------------------------------------------------
34231500: system.cpu.rename: toIEWIndex inst pc is (0x1363c=>0x13640).(0=>1)
34231500: system.cpu.rename: Activity this cycle.
34231500: system.cpu.rename: remove commited inst finish
34231500: system.cpu.iew: Issue: Processing [tid:0]
34231500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34231500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34231500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34231500: system.cpu.iq: Not able to schedule any instructions.
34231500: system.cpu.iew: Processing [tid:0]
34231500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34231500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34231500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34231500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34231500: system.cpu.commit: Getting instructions from Rename stage.
34231500: system.cpu.commit: Inserting PC (0x13604=>0x13608).(0=>1) [sn:107493] [tid:0] into ROB.
34231500: system.cpu.rob: Adding inst PC (0x13604=>0x13608).(0=>1) to the ROB.
34231500: system.cpu.rob: [tid:0] Now has 1 instructions.
34231500: system.cpu.commit: Inserting PC (0x13608=>0x1360c).(0=>1) [sn:107494] [tid:0] into ROB.
34231500: system.cpu.rob: Adding inst PC (0x13608=>0x1360c).(0=>1) to the ROB.
34231500: system.cpu.rob: [tid:0] Now has 2 instructions.
34231500: system.cpu.commit: Inserting PC (0x1360c=>0x13610).(0=>1) [sn:107495] [tid:0] into ROB.
34231500: system.cpu.rob: Adding inst PC (0x1360c=>0x13610).(0=>1) to the ROB.
34231500: system.cpu.rob: [tid:0] Now has 3 instructions.
34231500: system.cpu.commit: Inserting PC (0x13610=>0x13614).(0=>1) [sn:107496] [tid:0] into ROB.
34231500: system.cpu.rob: Adding inst PC (0x13610=>0x13614).(0=>1) to the ROB.
34231500: system.cpu.rob: [tid:0] Now has 4 instructions.
34231500: system.cpu.commit: Inserting PC (0x13614=>0x13618).(0=>1) [sn:107497] [tid:0] into ROB.
34231500: system.cpu.rob: Adding inst PC (0x13614=>0x13618).(0=>1) to the ROB.
34231500: system.cpu.rob: [tid:0] Now has 5 instructions.
34231500: system.cpu.commit: Trying to commit instructions in the ROB.
34231500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and not ready
34231500: system.cpu.commit: [tid:0]: ROB has 5 insts & 187 free entries.
34231500: system.cpu.commit: Activity This Cycle.
34231500: system.cpu: FullO3CPU tick checkpoint 0
34231500: system.cpu: FullO3CPU tick checkpoint 0.1
34231500: system.cpu: FullO3CPU tick checkpoint 0.2
34231500: system.cpu: FullO3CPU tick checkpoint 0.3
34231500: system.cpu: FullO3CPU tick checkpoint 0.4
34231500: global: ~DefaultIEWDefaultCommit()
34231500: global: DynInst: [sn:107468] Instruction destroyed. Instcount for system.cpu = 18
34231500: global: ~BaseDynInst checkpoint 0
34231500: global: get into ~InstResult
34231500: global: DynInst: [sn:107467] Instruction destroyed. Instcount for system.cpu = 17
34231500: global: ~BaseDynInst checkpoint 0
34231500: global: get into ~InstResult
34231500: global: DynInst: [sn:107466] Instruction destroyed. Instcount for system.cpu = 16
34231500: global: ~BaseDynInst checkpoint 0
34231500: global: get into ~InstResult
34231500: global: DefaultIEWDefaultCommit()
34231500: system.cpu: FullO3CPU tick checkpoint 0.5
34231500: system.cpu: Activity: 11
34231500: system.cpu: FullO3CPU tick checkpoint 1
34231500: system.cpu: FullO3CPU tick checkpoint 2
34231500: system.cpu: Scheduling next tick!
34232000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34232000: system.cpu.fetch: Running stage.
34232000: system.cpu.fetch: Attempting to fetch from [tid:0]
34232000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34232000: global: Requesting bytes 0x00c42783 from address 0x1365c
34232000: global: Decoding instruction 0x00c42783 at address 0x1365c
34232000: global: DynInst: [sn:107509] Instruction created. Instcount for system.cpu = 17
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x1365c (0) created [sn:107509].
34232000: system.cpu.fetch: [tid:0]: Instruction is: lw a5, 12(s0)
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34232000: global: Requesting bytes 0xfff7879b from address 0x13660
34232000: global: Decoding instruction 0xfff7879b at address 0x13660
34232000: global: DynInst: [sn:107510] Instruction created. Instcount for system.cpu = 18
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x13660 (0) created [sn:107510].
34232000: system.cpu.fetch: [tid:0]: Instruction is: addiw a5, a5, -1
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34232000: global: Requesting bytes 0x00f42623 from address 0x13664
34232000: global: Decoding instruction 0x00f42623 at address 0x13664
34232000: global: DynInst: [sn:107511] Instruction created. Instcount for system.cpu = 19
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x13664 (0) created [sn:107511].
34232000: system.cpu.fetch: [tid:0]: Instruction is: sw a5, 12(s0)
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34232000: global: Requesting bytes 0x0207c863 from address 0x13668
34232000: global: Decoding instruction 0x0207c863 at address 0x13668
34232000: global: DynInst: [sn:107512] Instruction created. Instcount for system.cpu = 20
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x13668 (0) created [sn:107512].
34232000: system.cpu.fetch: [tid:0]: Instruction is: blt a5, zero, 48
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34232000: system.cpu.fetch: [tid:0]: [sn:107512]:Branch predicted to be not taken.
34232000: system.cpu.fetch: [tid:0]: [sn:107512] Branch predicted to go to (0x1366c=>0x13670).(0=>1).
34232000: global: Requesting bytes 0x00043783 from address 0x1366c
34232000: global: Decoding instruction 0x00043783 at address 0x1366c
34232000: global: DynInst: [sn:107513] Instruction created. Instcount for system.cpu = 21
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x1366c (0) created [sn:107513].
34232000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(s0)
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34232000: global: Requesting bytes 0x0ff97513 from address 0x13670
34232000: global: Decoding instruction 0x0ff97513 at address 0x13670
34232000: global: DynInst: [sn:107514] Instruction created. Instcount for system.cpu = 22
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x13670 (0) created [sn:107514].
34232000: system.cpu.fetch: [tid:0]: Instruction is: andi a0, s2, 255
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34232000: global: Requesting bytes 0x00178713 from address 0x13674
34232000: global: Decoding instruction 0x00178713 at address 0x13674
34232000: global: DynInst: [sn:107515] Instruction created. Instcount for system.cpu = 23
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x13674 (0) created [sn:107515].
34232000: system.cpu.fetch: [tid:0]: Instruction is: addi a4, a5, 1
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34232000: global: Requesting bytes 0x00e43023 from address 0x13678
34232000: global: Decoding instruction 0x00e43023 at address 0x13678
34232000: global: DynInst: [sn:107516] Instruction created. Instcount for system.cpu = 24
34232000: system.cpu.fetch: [tid:0]: Instruction PC 0x13678 (0) created [sn:107516].
34232000: system.cpu.fetch: [tid:0]: Instruction is: sd a4, 0(s0)
34232000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34232000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34232000: system.cpu.fetch: [tid:0][sn:107509]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34232000: system.cpu.fetch: [tid:0][sn:107510]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34232000: system.cpu.fetch: [tid:0][sn:107511]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34232000: system.cpu.fetch: [tid:0][sn:107512]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34232000: system.cpu.fetch: [tid:0][sn:107513]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34232000: system.cpu.fetch: [tid:0][sn:107514]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34232000: system.cpu.fetch: [tid:0][sn:107515]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34232000: system.cpu.fetch: [tid:0][sn:107516]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34232000: system.cpu.fetch: Activity this cycle.
34232000: system.cpu: Activity: 12
34232000: system.cpu.decode: Processing [tid:0]
34232000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34232000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34232000: system.cpu.decode: [tid:0]: Processing instruction [sn:107503] with PC (0x13640=>0x13644).(0=>1)
34232000: system.cpu.decode: [tid:0]: Processing instruction [sn:107504] with PC (0x13644=>0x13648).(0=>1)
34232000: system.cpu.decode: [tid:0]: Processing instruction [sn:107505] with PC (0x13648=>0x1364c).(0=>1)
34232000: system.cpu.decode: [tid:0]: Processing instruction [sn:107506] with PC (0x1364c=>0x13650).(0=>1)
34232000: system.cpu.decode: [tid:0]: Processing instruction [sn:107507] with PC (0x13650=>0x13654).(0=>1)
34232000: system.cpu.decode: [tid:0]: Processing instruction [sn:107508] with PC (0x13654=>0x13658).(0=>1)
34232000: system.cpu.decode: Activity this cycle.
34232000: system.cpu.rename: Processing [tid:0]
34232000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 187, Free LQ: 33, Free SQ: 33, FreeRM 31(219 224 255 31 0)
34232000: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34232000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 2, loads dispatchedToLQ: 0
34232000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34232000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34232000: system.cpu.rename: remove commited inst finish
34232000: system.cpu.iew: Issue: Processing [tid:0]
34232000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34232000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13604=>0x13608).(0=>1) [sn:107493] [tid:0] to IQ.
34232000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34232000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13604=>0x13608).(0=>1), idx:0 [sn:107493]
34232000: system.cpu.iq: Adding instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) to the IQ.
34232000: system.cpu.iq: iq checkpoint 0
34232000: system.cpu.iq: total_src_regs is 1
34232000: system.cpu.iq: iq checkpoint 1
34232000: system.cpu.iq: total dest regs is 1
34232000: system.cpu.iq: renamed vir reg is 50
34232000: system.cpu.iq: phys_reg is NULL
34232000: system.cpu.iq: iq checkpoint 2
34232000: global: Inst 0x13604 with index 385 had no SSID
34232000: system.cpu.memDep0: No dependency for inst PC (0x13604=>0x13608).(0=>1) [sn:107493].
34232000: system.cpu.memDep0: Adding instruction [sn:107493] to the ready list.
34232000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13604=>0x13608).(0=>1) opclass:47 [sn:107493].
34232000: system.cpu.iew: add to iq end
34232000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13608=>0x1360c).(0=>1) [sn:107494] [tid:0] to IQ.
34232000: system.cpu.iq: Adding instruction [sn:107494] PC (0x13608=>0x1360c).(0=>1) to the IQ.
34232000: system.cpu.iq: iq checkpoint 0
34232000: system.cpu.iq: total_src_regs is 1
34232000: system.cpu.iq: iq checkpoint 1
34232000: system.cpu.iq: total dest regs is 1
34232000: system.cpu.iq: renamed vir reg is 107
34232000: system.cpu.iq: phys_reg is NULL
34232000: system.cpu.iq: iq checkpoint 2
34232000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13608=>0x1360c).(0=>1) opclass:1 [sn:107494].
34232000: system.cpu.iq: addIfReady checkpoint 0
34232000: system.cpu.iew: add to iq end
34232000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1360c=>0x13610).(0=>1) [sn:107495] [tid:0] to IQ.
34232000: system.cpu.iq: Adding instruction [sn:107495] PC (0x1360c=>0x13610).(0=>1) to the IQ.
34232000: system.cpu.iq: iq checkpoint 0
34232000: system.cpu.iq: total_src_regs is 1
34232000: system.cpu.iq: Instruction PC (0x1360c=>0x13610).(0=>1) has src reg 50 that is being added to the dependency chain.
34232000: system.cpu.iq: iq checkpoint 1
34232000: system.cpu.iq: total dest regs is 1
34232000: system.cpu.iq: renamed vir reg is 0
34232000: system.cpu.iq: phys_reg is NULL
34232000: system.cpu.iq: iq checkpoint 2
34232000: system.cpu.iew: add to iq end
34232000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13610=>0x13614).(0=>1) [sn:107496] [tid:0] to IQ.
34232000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34232000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13610=>0x13614).(0=>1), idx:1 [sn:107496]
34232000: system.cpu.iq: Adding instruction [sn:107496] PC (0x13610=>0x13614).(0=>1) to the IQ.
34232000: system.cpu.iq: iq checkpoint 0
34232000: system.cpu.iq: total_src_regs is 1
34232000: system.cpu.iq: iq checkpoint 1
34232000: system.cpu.iq: total dest regs is 1
34232000: system.cpu.iq: renamed vir reg is 239
34232000: system.cpu.iq: phys_reg is NULL
34232000: system.cpu.iq: iq checkpoint 2
34232000: global: Inst 0x13610 with index 388 had no SSID
34232000: system.cpu.memDep0: No dependency for inst PC (0x13610=>0x13614).(0=>1) [sn:107496].
34232000: system.cpu.memDep0: Adding instruction [sn:107496] to the ready list.
34232000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13610=>0x13614).(0=>1) opclass:47 [sn:107496].
34232000: system.cpu.iew: add to iq end
34232000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13614=>0x13618).(0=>1) [sn:107497] [tid:0] to IQ.
34232000: system.cpu.iq: Adding instruction [sn:107497] PC (0x13614=>0x13618).(0=>1) to the IQ.
34232000: system.cpu.iq: iq checkpoint 0
34232000: system.cpu.iq: total_src_regs is 0
34232000: system.cpu.iq: iq checkpoint 1
34232000: system.cpu.iq: total dest regs is 1
34232000: system.cpu.iq: renamed vir reg is 0
34232000: system.cpu.iq: phys_reg is NULL
34232000: system.cpu.iq: iq checkpoint 2
34232000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13614=>0x13618).(0=>1) opclass:1 [sn:107497].
34232000: system.cpu.iq: addIfReady checkpoint 0
34232000: system.cpu.iew: add to iq end
34232000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34232000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34232000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13604=>0x13608).(0=>1) [sn:107493]
34232000: system.cpu.memDep0: Issuing instruction PC 0x13604 [sn:107493].
34232000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13608=>0x1360c).(0=>1) [sn:107494]
34232000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13610=>0x13614).(0=>1) [sn:107496]
34232000: system.cpu.memDep0: Issuing instruction PC 0x13610 [sn:107496].
34232000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13614=>0x13618).(0=>1) [sn:107497]
34232000: system.cpu.iew: Processing [tid:0]
34232000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34232000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34232000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34232000: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34232000: system.cpu.commit: Getting instructions from Rename stage.
34232000: system.cpu.commit: Inserting PC (0x1362c=>0x13630).(0=>1) [sn:107498] [tid:0] into ROB.
34232000: system.cpu.rob: Adding inst PC (0x1362c=>0x13630).(0=>1) to the ROB.
34232000: system.cpu.rob: [tid:0] Now has 6 instructions.
34232000: system.cpu.commit: Inserting PC (0x13630=>0x13634).(0=>1) [sn:107499] [tid:0] into ROB.
34232000: system.cpu.rob: Adding inst PC (0x13630=>0x13634).(0=>1) to the ROB.
34232000: system.cpu.rob: [tid:0] Now has 7 instructions.
34232000: system.cpu.commit: Inserting PC (0x13634=>0x13638).(0=>1) [sn:107500] [tid:0] into ROB.
34232000: system.cpu.rob: Adding inst PC (0x13634=>0x13638).(0=>1) to the ROB.
34232000: system.cpu.rob: [tid:0] Now has 8 instructions.
34232000: system.cpu.commit: Inserting PC (0x13638=>0x1363c).(0=>1) [sn:107501] [tid:0] into ROB.
34232000: system.cpu.rob: Adding inst PC (0x13638=>0x1363c).(0=>1) to the ROB.
34232000: system.cpu.rob: [tid:0] Now has 9 instructions.
34232000: system.cpu.commit: Inserting PC (0x1363c=>0x13640).(0=>1) [sn:107502] [tid:0] into ROB.
34232000: system.cpu.rob: Adding inst PC (0x1363c=>0x13640).(0=>1) to the ROB.
34232000: system.cpu.rob: [tid:0] Now has 10 instructions.
34232000: system.cpu.commit: Trying to commit instructions in the ROB.
34232000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and not ready
34232000: system.cpu.commit: [tid:0]: ROB has 10 insts & 182 free entries.
34232000: system.cpu.commit: Activity This Cycle.
34232000: system.cpu: FullO3CPU tick checkpoint 0
34232000: system.cpu: FullO3CPU tick checkpoint 0.1
34232000: system.cpu: FullO3CPU tick checkpoint 0.2
34232000: system.cpu: FullO3CPU tick checkpoint 0.3
34232000: system.cpu: FullO3CPU tick checkpoint 0.4
34232000: global: ~DefaultIEWDefaultCommit()
34232000: global: DefaultIEWDefaultCommit()
34232000: system.cpu: FullO3CPU tick checkpoint 0.5
34232000: system.cpu: Activity: 11
34232000: system.cpu: FullO3CPU tick checkpoint 1
34232000: system.cpu: FullO3CPU tick checkpoint 2
34232000: system.cpu: Scheduling next tick!
34232500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34232500: system.cpu.fetch: Running stage.
34232500: system.cpu.fetch: Attempting to fetch from [tid:0]
34232500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34232500: global: Requesting bytes 0x01278023 from address 0x1367c
34232500: global: Decoding instruction 0x01278023 at address 0x1367c
34232500: global: DynInst: [sn:107517] Instruction created. Instcount for system.cpu = 25
34232500: system.cpu.fetch: [tid:0]: Instruction PC 0x1367c (0) created [sn:107517].
34232500: system.cpu.fetch: [tid:0]: Instruction is: sb s2, 0(a5)
34232500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34232500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13680=>0x13684).(0=>1).
34232500: system.cpu.fetch: [tid:0] Fetching cache line 0x13680 for addr 0x13680
34232500: system.cpu: CPU already running.
34232500: system.cpu.fetch: Fetch: Doing instruction read.
34232500: system.cpu.fetch: [tid:0]: Doing Icache access.
34232500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34232500: system.cpu.fetch: Deactivating stage.
34232500: system.cpu: Activity: 10
34232500: system.cpu.fetch: [tid:0][sn:107517]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34232500: system.cpu.fetch: Activity this cycle.
34232500: system.cpu: Activity: 11
34232500: system.cpu.decode: Processing [tid:0]
34232500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34232500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107509] with PC (0x1365c=>0x13660).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107510] with PC (0x13660=>0x13664).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107511] with PC (0x13664=>0x13668).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107512] with PC (0x13668=>0x1366c).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107513] with PC (0x1366c=>0x13670).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107514] with PC (0x13670=>0x13674).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107515] with PC (0x13674=>0x13678).(0=>1)
34232500: system.cpu.decode: [tid:0]: Processing instruction [sn:107516] with PC (0x13678=>0x1367c).(0=>1)
34232500: system.cpu.decode: Activity this cycle.
34232500: system.cpu.rename: Processing [tid:0]
34232500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 182, Free LQ: 33, Free SQ: 33, FreeRM 31(219 224 255 31 0)
34232500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34232500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 2, loads dispatchedToLQ: 2
34232500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34232500: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34232500: system.cpu.rename: [tid:0]: 10 insts pipelining from Rename | 5 insts dispatched to IQ last cycle.
34232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34232500: system.cpu.rename: [tid:0]: Processing instruction [sn:107503] with PC (0x13640=>0x13644).(0=>1).
34232500: system.cpu.rename: start rename src regs------------------------------------------------
34232500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 164
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 164
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 164
34232500: global: look up arch_reg is 10 , vir_reg is 164
34232500: global: lookup vir map for physical reg,vir_reg is 164 freelist freenum is 45
34232500: global: the phys_reg is 0x56f1978, map size is 256
34232500: system.cpu.rename: [tid:0]: virtual Register 164 (flat: 164) is allocated.
34232500: global: [sn:107503] has 1 ready out of 1 sources. RTI 0)
34232500: global: [sn:1] canIssue <extra arg>%
34232500: global: idx is 0 , vir_renamed_src is 164, phys_renamed_src is 202
34232500: system.cpu.rename: start rename dst regs------------------------------------------------
34232500: system.cpu.rename: renameDestRegs checkpoint 0
34232500: global: get into unified rename func
34232500: global: get into simple rename func with arch_reg is 9,map size is 33,freelist is XX
34232500: global: Renamed reg IntRegClass{9} to vir reg 108 (108) old mapping was 109 (109)
34232500: system.cpu.rename: Dest Rename result[0] is 108
34232500: system.cpu.scoreboard: get into unset reg func reg id is 108
34232500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 9 (IntRegClass) to virtual reg 108 phys_reg is NULL 0.
34232500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:107503]. PC (0x13640=>0x13644).(0=>1)
34232500: global: idx is 0, renamd_virdest is 108, renamed_dest should be NULL and is 0, previous_rename is 109
34232500: system.cpu.rename: toIEWIndex inst pc is (0x13640=>0x13644).(0=>1)
34232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34232500: system.cpu.rename: [tid:0]: Processing instruction [sn:107504] with PC (0x13644=>0x13648).(0=>1).
34232500: system.cpu.rename: start rename src regs------------------------------------------------
34232500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 183
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 183
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 183
34232500: global: look up arch_reg is 11 , vir_reg is 183
34232500: global: lookup vir map for physical reg,vir_reg is 183 freelist freenum is 45
34232500: global: the phys_reg is 0x56f148c, map size is 256
34232500: system.cpu.rename: [tid:0]: virtual Register 183 (flat: 183) is allocated.
34232500: global: [sn:107504] has 1 ready out of 1 sources. RTI 0)
34232500: global: [sn:1] canIssue <extra arg>%
34232500: global: idx is 0 , vir_renamed_src is 183, phys_renamed_src is 97
34232500: system.cpu.rename: start rename dst regs------------------------------------------------
34232500: system.cpu.rename: renameDestRegs checkpoint 0
34232500: global: get into unified rename func
34232500: global: get into simple rename func with arch_reg is 18,map size is 33,freelist is XX
34232500: global: Renamed reg IntRegClass{18} to vir reg 171 (171) old mapping was 113 (113)
34232500: system.cpu.rename: Dest Rename result[0] is 171
34232500: system.cpu.scoreboard: get into unset reg func reg id is 171
34232500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 18 (IntRegClass) to virtual reg 171 phys_reg is NULL 0.
34232500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:107504]. PC (0x13644=>0x13648).(0=>1)
34232500: global: idx is 0, renamd_virdest is 171, renamed_dest should be NULL and is 0, previous_rename is 113
34232500: system.cpu.rename: toIEWIndex inst pc is (0x13644=>0x13648).(0=>1)
34232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34232500: system.cpu.rename: [tid:0]: Processing instruction [sn:107505] with PC (0x13648=>0x1364c).(0=>1).
34232500: system.cpu.rename: start rename src regs------------------------------------------------
34232500: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 239
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 239
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 239
34232500: system.cpu.rename: [tid:0]:virtual Register 239 (phys: 239) is not allocated.
34232500: global: idx is 0, vir_src is 239, physical reg is not allocated yet
34232500: system.cpu.rename: start rename dst regs------------------------------------------------
34232500: system.cpu.rename: renameDestRegs checkpoint 0
34232500: global: get into unified rename func
34232500: global: get into simple rename func with arch_reg is 8,map size is 33,freelist is XX
34232500: global: Renamed reg IntRegClass{8} to vir reg 245 (245) old mapping was 216 (216)
34232500: system.cpu.rename: Dest Rename result[0] is 245
34232500: system.cpu.scoreboard: get into unset reg func reg id is 245
34232500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 8 (IntRegClass) to virtual reg 245 phys_reg is NULL 0.
34232500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:107505]. PC (0x13648=>0x1364c).(0=>1)
34232500: global: idx is 0, renamd_virdest is 245, renamed_dest should be NULL and is 0, previous_rename is 216
34232500: system.cpu.rename: toIEWIndex inst pc is (0x13648=>0x1364c).(0=>1)
34232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34232500: system.cpu.rename: [tid:0]: Processing instruction [sn:107506] with PC (0x1364c=>0x13650).(0=>1).
34232500: system.cpu.rename: start rename src regs------------------------------------------------
34232500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 164
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 164
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 164
34232500: global: look up arch_reg is 10 , vir_reg is 164
34232500: global: lookup vir map for physical reg,vir_reg is 164 freelist freenum is 45
34232500: global: the phys_reg is 0x56f1978, map size is 256
34232500: system.cpu.rename: [tid:0]: virtual Register 164 (flat: 164) is allocated.
34232500: global: [sn:107506] has 1 ready out of 2 sources. RTI 0)
34232500: global: [sn:0] canIssue <extra arg>%
34232500: global: idx is 0 , vir_renamed_src is 164, phys_renamed_src is 202
34232500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 0
34232500: global: look up arch_reg is 0 , vir_reg is 0
34232500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 45
34232500: global: the phys_reg is 0x56f1000, map size is 256
34232500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34232500: global: [sn:107506] has 2 ready out of 2 sources. RTI 0)
34232500: global: [sn:1] canIssue <extra arg>%
34232500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34232500: system.cpu.rename: start rename dst regs------------------------------------------------
34232500: system.cpu.rename: toIEWIndex inst pc is (0x1364c=>0x13650).(0=>1)
34232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34232500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 2, loads dispatchedToLQ: 2
34232500: system.cpu.rename: [tid:0]: Processing instruction [sn:107507] with PC (0x13650=>0x13654).(0=>1).
34232500: system.cpu.rename: start rename src regs------------------------------------------------
34232500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 164
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 164
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 164
34232500: global: look up arch_reg is 10 , vir_reg is 164
34232500: global: lookup vir map for physical reg,vir_reg is 164 freelist freenum is 45
34232500: global: the phys_reg is 0x56f1978, map size is 256
34232500: system.cpu.rename: [tid:0]: virtual Register 164 (flat: 164) is allocated.
34232500: global: [sn:107507] has 1 ready out of 1 sources. RTI 0)
34232500: global: [sn:1] canIssue <extra arg>%
34232500: global: idx is 0 , vir_renamed_src is 164, phys_renamed_src is 202
34232500: system.cpu.rename: start rename dst regs------------------------------------------------
34232500: system.cpu.rename: renameDestRegs checkpoint 0
34232500: global: get into unified rename func
34232500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34232500: global: Renamed reg IntRegClass{15} to vir reg 221 (221) old mapping was 68 (68)
34232500: system.cpu.rename: Dest Rename result[0] is 221
34232500: system.cpu.scoreboard: get into unset reg func reg id is 221
34232500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 221 phys_reg is NULL 0.
34232500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:107507]. PC (0x13650=>0x13654).(0=>1)
34232500: global: idx is 0, renamd_virdest is 221, renamed_dest should be NULL and is 0, previous_rename is 68
34232500: system.cpu.rename: toIEWIndex inst pc is (0x13650=>0x13654).(0=>1)
34232500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34232500: system.cpu.rename: [tid:0]: Processing instruction [sn:107508] with PC (0x13654=>0x13658).(0=>1).
34232500: system.cpu.rename: start rename src regs------------------------------------------------
34232500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 221
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 221
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 221
34232500: system.cpu.rename: [tid:0]:virtual Register 221 (phys: 221) is not allocated.
34232500: global: idx is 0, vir_src is 221, physical reg is not allocated yet
34232500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34232500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34232500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34232500: system.cpu.scoreboard: getreg phys_reg is 0
34232500: global: look up arch_reg is 0 , vir_reg is 0
34232500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 45
34232500: global: the phys_reg is 0x56f1000, map size is 256
34232500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34232500: global: [sn:107508] has 1 ready out of 2 sources. RTI 0)
34232500: global: [sn:0] canIssue <extra arg>%
34232500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34232500: system.cpu.rename: start rename dst regs------------------------------------------------
34232500: system.cpu.rename: toIEWIndex inst pc is (0x13654=>0x13658).(0=>1)
34232500: system.cpu.rename: Activity this cycle.
34232500: system.cpu.rename: remove commited inst finish
34232500: system.cpu.iew: Issue: Processing [tid:0]
34232500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34232500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1362c=>0x13630).(0=>1) [sn:107498] [tid:0] to IQ.
34232500: system.cpu.iq: Adding instruction [sn:107498] PC (0x1362c=>0x13630).(0=>1) to the IQ.
34232500: system.cpu.iq: iq checkpoint 0
34232500: system.cpu.iq: total_src_regs is 1
34232500: system.cpu.iq: Instruction PC (0x1362c=>0x13630).(0=>1) has src reg 107 that is being added to the dependency chain.
34232500: system.cpu.iq: iq checkpoint 1
34232500: system.cpu.iq: total dest regs is 1
34232500: system.cpu.iq: renamed vir reg is 72
34232500: system.cpu.iq: phys_reg is NULL
34232500: system.cpu.iq: iq checkpoint 2
34232500: system.cpu.iew: add to iq end
34232500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13630=>0x13634).(0=>1) [sn:107499] [tid:0] to IQ.
34232500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34232500: system.cpu.iew.lsq.thread0: Inserting store PC (0x13630=>0x13634).(0=>1), idx:31 [sn:107499]
34232500: system.cpu.iq: Adding instruction [sn:107499] PC (0x13630=>0x13634).(0=>1) to the IQ.
34232500: system.cpu.iq: iq checkpoint 0
34232500: system.cpu.iq: total_src_regs is 2
34232500: system.cpu.iq: Instruction PC (0x13630=>0x13634).(0=>1) has src reg 72 that is being added to the dependency chain.
34232500: system.cpu.iq: iq checkpoint 1
34232500: system.cpu.iq: total dest regs is 0
34232500: system.cpu.iq: iq checkpoint 2
34232500: global: Inst 0x13630 with index 396 had no SSID
34232500: system.cpu.memDep0: No dependency for inst PC (0x13630=>0x13634).(0=>1) [sn:107499].
34232500: system.cpu.memDep0: Inserting store/atomic PC (0x13630=>0x13634).(0=>1) [sn:107499].
34232500: system.cpu.iew: add to iq end
34232500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13634=>0x13638).(0=>1) [sn:107500] [tid:0] to IQ.
34232500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34232500: system.cpu.iew.lsq.thread0: Inserting store PC (0x13634=>0x13638).(0=>1), idx:32 [sn:107500]
34232500: system.cpu.iq: Adding instruction [sn:107500] PC (0x13634=>0x13638).(0=>1) to the IQ.
34232500: system.cpu.iq: iq checkpoint 0
34232500: system.cpu.iq: total_src_regs is 2
34232500: system.cpu.iq: Instruction PC (0x13634=>0x13638).(0=>1) has src reg 72 that is being added to the dependency chain.
34232500: system.cpu.iq: iq checkpoint 1
34232500: system.cpu.iq: total dest regs is 0
34232500: system.cpu.iq: iq checkpoint 2
34232500: global: Inst 0x13634 with index 397 had no SSID
34232500: system.cpu.memDep0: No dependency for inst PC (0x13634=>0x13638).(0=>1) [sn:107500].
34232500: system.cpu.memDep0: Inserting store/atomic PC (0x13634=>0x13638).(0=>1) [sn:107500].
34232500: system.cpu.iew: add to iq end
34232500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13638=>0x1363c).(0=>1) [sn:107501] [tid:0] to IQ.
34232500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34232500: system.cpu.iew.lsq.thread0: Inserting store PC (0x13638=>0x1363c).(0=>1), idx:0 [sn:107501]
34232500: system.cpu.iq: Adding instruction [sn:107501] PC (0x13638=>0x1363c).(0=>1) to the IQ.
34232500: system.cpu.iq: iq checkpoint 0
34232500: system.cpu.iq: total_src_regs is 2
34232500: system.cpu.iq: Instruction PC (0x13638=>0x1363c).(0=>1) has src reg 72 that is being added to the dependency chain.
34232500: system.cpu.iq: iq checkpoint 1
34232500: system.cpu.iq: total dest regs is 0
34232500: system.cpu.iq: iq checkpoint 2
34232500: global: Inst 0x13638 with index 398 had no SSID
34232500: system.cpu.memDep0: No dependency for inst PC (0x13638=>0x1363c).(0=>1) [sn:107501].
34232500: system.cpu.memDep0: Inserting store/atomic PC (0x13638=>0x1363c).(0=>1) [sn:107501].
34232500: system.cpu.iew: add to iq end
34232500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1363c=>0x13640).(0=>1) [sn:107502] [tid:0] to IQ.
34232500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34232500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1363c=>0x13640).(0=>1), idx:1 [sn:107502]
34232500: system.cpu.iq: Adding instruction [sn:107502] PC (0x1363c=>0x13640).(0=>1) to the IQ.
34232500: system.cpu.iq: iq checkpoint 0
34232500: system.cpu.iq: total_src_regs is 2
34232500: system.cpu.iq: Instruction PC (0x1363c=>0x13640).(0=>1) has src reg 72 that is being added to the dependency chain.
34232500: system.cpu.iq: Instruction PC (0x1363c=>0x13640).(0=>1) has src reg 50 that is being added to the dependency chain.
34232500: system.cpu.iq: iq checkpoint 1
34232500: system.cpu.iq: total dest regs is 0
34232500: system.cpu.iq: iq checkpoint 2
34232500: global: Inst 0x1363c with index 399 had no SSID
34232500: system.cpu.memDep0: No dependency for inst PC (0x1363c=>0x13640).(0=>1) [sn:107502].
34232500: system.cpu.memDep0: Inserting store/atomic PC (0x1363c=>0x13640).(0=>1) [sn:107502].
34232500: system.cpu.iew: add to iq end
34232500: system.cpu.iew: Execute: Executing instructions from IQ.
34232500: system.cpu.iew: Execute: Processing PC (0x13604=>0x13608).(0=>1), [tid:0] [sn:107493].
34232500: system.cpu.iew: iew checkpoint 0
34232500: system.cpu.iew: Execute: Calculating address for memory reference.
34232500: system.cpu.iew: iew is load checkpoint 1
34232500: system.cpu.iew.lsq.thread0: Executing load PC (0x13604=>0x13608).(0=>1), [sn:107493]
34232500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34232500: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: 32, storeHead: 31 addr: 0x11e48
34232500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107493] PC (0x13604=>0x13608).(0=>1)
34232500: system.cpu.iew: Execute: Executing instructions from IQ.
34232500: system.cpu.iew: Execute: Processing PC (0x13608=>0x1360c).(0=>1), [tid:0] [sn:107494].
34232500: system.cpu.iew: iew checkpoint 0
34232500: system.cpu.iew: iew checkpoint 1 before exe
34232500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34232500: global: the arch_reg is 2 , the vir reg is 107
34232500: global: look up arch_reg is 2 , vir_reg is 107
34232500: global: lookup vir map for physical reg,vir_reg is 107 freelist freenum is 45
34232500: global: the phys_reg is 0, map size is 256
34232500: global: get dest phys reg is 23
34232500: global: regval is 9223372036854775440
34232500: system.cpu: phys_reg is 23, val is 9223372036854775440
34232500: global: RegFile: Setting int register 23 to 0x7ffffffffffffe90
34232500: global: setScalarResult
34232500: global: get into ~InstResult
34232500: system.cpu.iew: iew checkpoint 2 after exe
34232500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34232500: system.cpu.iew: Execute: Executing instructions from IQ.
34232500: system.cpu.iew: Execute: Processing PC (0x13610=>0x13614).(0=>1), [tid:0] [sn:107496].
34232500: system.cpu.iew: iew checkpoint 0
34232500: system.cpu.iew: Execute: Calculating address for memory reference.
34232500: system.cpu.iew: iew is load checkpoint 1
34232500: system.cpu.iew.lsq.thread0: Executing load PC (0x13610=>0x13614).(0=>1), [sn:107496]
34232500: global: RegFile: Access to int register 202, has data 0x34
34232500: system.cpu.iew.lsq.thread0: Load [sn:107496] not executed from fault
34232500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34232500: system.cpu.iew: Activity this cycle.
34232500: system.cpu.iew: Execute: Executing instructions from IQ.
34232500: system.cpu.iew: Execute: Processing PC (0x13614=>0x13618).(0=>1), [tid:0] [sn:107497].
34232500: system.cpu.iew: iew checkpoint 0
34232500: system.cpu.iew: iew checkpoint 1 before exe
34232500: global: regval is 79384
34232500: system.cpu: phys_reg is 0, val is 79384
34232500: global: RegFile: Setting int register 0 to 0x13618
34232500: global: setScalarResult
34232500: global: get into ~InstResult
34232500: system.cpu.iew: iew checkpoint 2 after exe
34232500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34232500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34232500: system.cpu.iew: Sending instructions to commit, [sn:107494] PC (0x13608=>0x1360c).(0=>1).
34232500: system.cpu.iq: Waking dependents of completed instruction.
34232500: system.cpu.iq: Waking any dependents on vir_reg is 107(flat:107) and phys register 23 (IntRegClass).
34232500: system.cpu.iq: Waking up a dependent instruction, [sn:107498] PC (0x1362c=>0x13630).(0=>1).
34232500: global: reWritePhysRegs rewrite vir_reg 107 to phys_reg 23
34232500: global: [sn:107498] has 1 ready out of 1 sources. RTI 0)
34232500: global: [sn:1] canIssue <extra arg>%
34232500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1362c=>0x13630).(0=>1) opclass:1 [sn:107498].
34232500: system.cpu.iq: addIfReady checkpoint 0
34232500: system.cpu.iew: writebackInsts checkpoint 1
34232500: system.cpu.iew: Setting virtual Destination Register 107
34232500: system.cpu.scoreboard: 1 setreg phys_reg is 107
34232500: system.cpu.scoreboard: Setting reg 107 as ready
34232500: system.cpu.iew: Sending instructions to commit, [sn:107496] PC (0x13610=>0x13614).(0=>1).
34232500: system.cpu.iew: Sending instructions to commit, [sn:107497] PC (0x13614=>0x1362c).(0=>1).
34232500: system.cpu.iq: Waking dependents of completed instruction.
34232500: system.cpu.iq: Waking any dependents on vir_reg is 0(flat:0) and phys register 0 (IntRegClass).
34232500: system.cpu.iew: writebackInsts checkpoint 1
34232500: system.cpu.iew: Setting virtual Destination Register 0
34232500: system.cpu.scoreboard: 1 setreg phys_reg is 0
34232500: system.cpu.scoreboard: Setting reg 0 as ready
34232500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34232500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1362c=>0x13630).(0=>1) [sn:107498]
34232500: system.cpu.iew: Processing [tid:0]
34232500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34232500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 4
34232500: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34232500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 4
34232500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34232500: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 29 free entries.
34232500: system.cpu.iew: Activity this cycle.
34232500: system.cpu.commit: Getting instructions from Rename stage.
34232500: system.cpu.commit: Trying to commit instructions in the ROB.
34232500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and not ready
34232500: system.cpu.commit: [tid:0]: ROB has 10 insts & 182 free entries.
34232500: system.cpu: FullO3CPU tick checkpoint 0
34232500: system.cpu: FullO3CPU tick checkpoint 0.1
34232500: system.cpu: FullO3CPU tick checkpoint 0.2
34232500: system.cpu: FullO3CPU tick checkpoint 0.3
34232500: system.cpu: FullO3CPU tick checkpoint 0.4
34232500: global: ~DefaultIEWDefaultCommit()
34232500: global: DefaultIEWDefaultCommit()
34232500: system.cpu: FullO3CPU tick checkpoint 0.5
34232500: system.cpu: Activity: 10
34232500: system.cpu: FullO3CPU tick checkpoint 1
34232500: system.cpu: FullO3CPU tick checkpoint 2
34232500: system.cpu: Scheduling next tick!
34233000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34233000: system.cpu.fetch: Running stage.
34233000: system.cpu.fetch: There are no more threads available to fetch from.
34233000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34233000: system.cpu.decode: Processing [tid:0]
34233000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34233000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34233000: system.cpu.decode: [tid:0]: Processing instruction [sn:107517] with PC (0x1367c=>0x13680).(0=>1)
34233000: system.cpu.decode: Activity this cycle.
34233000: system.cpu: Activity: 11
34233000: system.cpu.rename: Processing [tid:0]
34233000: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 182, Free LQ: 31, Free SQ: 29, FreeRM 31(215 224 255 31 0)
34233000: system.cpu.rename: [tid:0]: 11 instructions not yet in ROB
34233000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34233000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34233000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34233000: system.cpu.rename: [tid:0]: 11 insts pipelining from Rename | 5 insts dispatched to IQ last cycle.
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107509] with PC (0x1365c=>0x13660).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 245
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 245
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 245
34233000: system.cpu.rename: [tid:0]:virtual Register 245 (phys: 245) is not allocated.
34233000: global: idx is 0, vir_src is 245, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: renameDestRegs checkpoint 0
34233000: global: get into unified rename func
34233000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34233000: global: Renamed reg IntRegClass{15} to vir reg 184 (184) old mapping was 221 (221)
34233000: system.cpu.rename: Dest Rename result[0] is 184
34233000: system.cpu.scoreboard: get into unset reg func reg id is 184
34233000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 184 phys_reg is NULL 0.
34233000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:107509]. PC (0x1365c=>0x13660).(0=>1)
34233000: global: idx is 0, renamd_virdest is 184, renamed_dest should be NULL and is 0, previous_rename is 221
34233000: system.cpu.rename: toIEWIndex inst pc is (0x1365c=>0x13660).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107510] with PC (0x13660=>0x13664).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 184
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 184
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 184
34233000: system.cpu.rename: [tid:0]:virtual Register 184 (phys: 184) is not allocated.
34233000: global: idx is 0, vir_src is 184, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: renameDestRegs checkpoint 0
34233000: global: get into unified rename func
34233000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34233000: global: Renamed reg IntRegClass{15} to vir reg 231 (231) old mapping was 184 (184)
34233000: system.cpu.rename: Dest Rename result[0] is 231
34233000: system.cpu.scoreboard: get into unset reg func reg id is 231
34233000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 231 phys_reg is NULL 0.
34233000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:107510]. PC (0x13660=>0x13664).(0=>1)
34233000: global: idx is 0, renamd_virdest is 231, renamed_dest should be NULL and is 0, previous_rename is 184
34233000: system.cpu.rename: toIEWIndex inst pc is (0x13660=>0x13664).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 29, storesInProgress: 4, stores dispatchedToSQ: 4
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107511] with PC (0x13664=>0x13668).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 245
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 245
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 245
34233000: system.cpu.rename: [tid:0]:virtual Register 245 (phys: 245) is not allocated.
34233000: global: idx is 0, vir_src is 245, physical reg is not allocated yet
34233000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 231
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 231
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 231
34233000: system.cpu.rename: [tid:0]:virtual Register 231 (phys: 231) is not allocated.
34233000: global: idx is 1, vir_src is 231, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: toIEWIndex inst pc is (0x13664=>0x13668).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107512] with PC (0x13668=>0x1366c).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 231
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 231
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 231
34233000: system.cpu.rename: [tid:0]:virtual Register 231 (phys: 231) is not allocated.
34233000: global: idx is 0, vir_src is 231, physical reg is not allocated yet
34233000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 0
34233000: global: look up arch_reg is 0 , vir_reg is 0
34233000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 45
34233000: global: the phys_reg is 0x56f1000, map size is 256
34233000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34233000: global: [sn:107512] has 1 ready out of 2 sources. RTI 0)
34233000: global: [sn:0] canIssue <extra arg>%
34233000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: toIEWIndex inst pc is (0x13668=>0x1366c).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 2, loads dispatchedToLQ: 0
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107513] with PC (0x1366c=>0x13670).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 245
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 245
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 245
34233000: system.cpu.rename: [tid:0]:virtual Register 245 (phys: 245) is not allocated.
34233000: global: idx is 0, vir_src is 245, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: renameDestRegs checkpoint 0
34233000: global: get into unified rename func
34233000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34233000: global: Renamed reg IntRegClass{15} to vir reg 133 (133) old mapping was 231 (231)
34233000: system.cpu.rename: Dest Rename result[0] is 133
34233000: system.cpu.scoreboard: get into unset reg func reg id is 133
34233000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 133 phys_reg is NULL 0.
34233000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107513]. PC (0x1366c=>0x13670).(0=>1)
34233000: global: idx is 0, renamd_virdest is 133, renamed_dest should be NULL and is 0, previous_rename is 231
34233000: system.cpu.rename: toIEWIndex inst pc is (0x1366c=>0x13670).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107514] with PC (0x13670=>0x13674).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 171
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 171
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 171
34233000: system.cpu.rename: [tid:0]:virtual Register 171 (phys: 171) is not allocated.
34233000: global: idx is 0, vir_src is 171, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: renameDestRegs checkpoint 0
34233000: global: get into unified rename func
34233000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34233000: global: Renamed reg IntRegClass{10} to vir reg 211 (211) old mapping was 164 (164)
34233000: system.cpu.rename: Dest Rename result[0] is 211
34233000: system.cpu.scoreboard: get into unset reg func reg id is 211
34233000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 211 phys_reg is NULL 0.
34233000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107514]. PC (0x13670=>0x13674).(0=>1)
34233000: global: idx is 0, renamd_virdest is 211, renamed_dest should be NULL and is 0, previous_rename is 164
34233000: system.cpu.rename: toIEWIndex inst pc is (0x13670=>0x13674).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107515] with PC (0x13674=>0x13678).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 133
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 133
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 133
34233000: system.cpu.rename: [tid:0]:virtual Register 133 (phys: 133) is not allocated.
34233000: global: idx is 0, vir_src is 133, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: renameDestRegs checkpoint 0
34233000: global: get into unified rename func
34233000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34233000: global: Renamed reg IntRegClass{14} to vir reg 110 (110) old mapping was 86 (86)
34233000: system.cpu.rename: Dest Rename result[0] is 110
34233000: system.cpu.scoreboard: get into unset reg func reg id is 110
34233000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 110 phys_reg is NULL 0.
34233000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107515]. PC (0x13674=>0x13678).(0=>1)
34233000: global: idx is 0, renamd_virdest is 110, renamed_dest should be NULL and is 0, previous_rename is 86
34233000: system.cpu.rename: toIEWIndex inst pc is (0x13674=>0x13678).(0=>1)
34233000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 29, storesInProgress: 5, stores dispatchedToSQ: 4
34233000: system.cpu.rename: [tid:0]: Processing instruction [sn:107516] with PC (0x13678=>0x1367c).(0=>1).
34233000: system.cpu.rename: start rename src regs------------------------------------------------
34233000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 245
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 245
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 245
34233000: system.cpu.rename: [tid:0]:virtual Register 245 (phys: 245) is not allocated.
34233000: global: idx is 0, vir_src is 245, physical reg is not allocated yet
34233000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 110
34233000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 110
34233000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233000: system.cpu.scoreboard: getreg phys_reg is 110
34233000: system.cpu.rename: [tid:0]:virtual Register 110 (phys: 110) is not allocated.
34233000: global: idx is 1, vir_src is 110, physical reg is not allocated yet
34233000: system.cpu.rename: start rename dst regs------------------------------------------------
34233000: system.cpu.rename: toIEWIndex inst pc is (0x13678=>0x1367c).(0=>1)
34233000: system.cpu.rename: Activity this cycle.
34233000: system.cpu.rename: remove commited inst finish
34233000: system.cpu.iew: Issue: Processing [tid:0]
34233000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34233000: system.cpu.iew: Execute: Executing instructions from IQ.
34233000: system.cpu.iew: Execute: Processing PC (0x1362c=>0x13630).(0=>1), [tid:0] [sn:107498].
34233000: system.cpu.iew: iew checkpoint 0
34233000: system.cpu.iew: iew checkpoint 1 before exe
34233000: global: RegFile: Access to int register 23, has data 0x7ffffffffffffe90
34233000: global: the arch_reg is 2 , the vir reg is 72
34233000: global: look up arch_reg is 2 , vir_reg is 72
34233000: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 45
34233000: global: the phys_reg is 0, map size is 256
34233000: global: get dest phys reg is 77
34233000: global: regval is 9223372036854775408
34233000: system.cpu: phys_reg is 77, val is 9223372036854775408
34233000: global: RegFile: Setting int register 77 to 0x7ffffffffffffe70
34233000: global: setScalarResult
34233000: global: get into ~InstResult
34233000: system.cpu.iew: iew checkpoint 2 after exe
34233000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34233000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34233000: system.cpu.iew: Sending instructions to commit, [sn:107498] PC (0x1362c=>0x13630).(0=>1).
34233000: system.cpu.iq: Waking dependents of completed instruction.
34233000: system.cpu.iq: Waking any dependents on vir_reg is 72(flat:72) and phys register 77 (IntRegClass).
34233000: system.cpu.iq: Waking up a dependent instruction, [sn:107502] PC (0x1363c=>0x13640).(0=>1).
34233000: global: reWritePhysRegs rewrite vir_reg 72 to phys_reg 77
34233000: global: [sn:107502] has 1 ready out of 2 sources. RTI 0)
34233000: global: [sn:0] canIssue <extra arg>%
34233000: system.cpu.iq: Waking up a dependent instruction, [sn:107501] PC (0x13638=>0x1363c).(0=>1).
34233000: global: reWritePhysRegs rewrite vir_reg 72 to phys_reg 77
34233000: global: [sn:107501] has 2 ready out of 2 sources. RTI 0)
34233000: global: [sn:1] canIssue <extra arg>%
34233000: system.cpu.iq: Checking if memory instruction can issue.
34233000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13638=>0x1363c).(0=>1) [sn:107501].
34233000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34233000: system.cpu.memDep0: Adding instruction [sn:107501] to the ready list.
34233000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13638=>0x1363c).(0=>1) opclass:48 [sn:107501].
34233000: system.cpu.iq: Waking up a dependent instruction, [sn:107500] PC (0x13634=>0x13638).(0=>1).
34233000: global: reWritePhysRegs rewrite vir_reg 72 to phys_reg 77
34233000: global: [sn:107500] has 2 ready out of 2 sources. RTI 0)
34233000: global: [sn:1] canIssue <extra arg>%
34233000: system.cpu.iq: Checking if memory instruction can issue.
34233000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13634=>0x13638).(0=>1) [sn:107500].
34233000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34233000: system.cpu.memDep0: Adding instruction [sn:107500] to the ready list.
34233000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13634=>0x13638).(0=>1) opclass:48 [sn:107500].
34233000: system.cpu.iq: Waking up a dependent instruction, [sn:107499] PC (0x13630=>0x13634).(0=>1).
34233000: global: reWritePhysRegs rewrite vir_reg 72 to phys_reg 77
34233000: global: [sn:107499] has 2 ready out of 2 sources. RTI 0)
34233000: global: [sn:1] canIssue <extra arg>%
34233000: system.cpu.iq: Checking if memory instruction can issue.
34233000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13630=>0x13634).(0=>1) [sn:107499].
34233000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34233000: system.cpu.memDep0: Adding instruction [sn:107499] to the ready list.
34233000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13630=>0x13634).(0=>1) opclass:48 [sn:107499].
34233000: system.cpu.iew: writebackInsts checkpoint 1
34233000: system.cpu.iew: Setting virtual Destination Register 72
34233000: system.cpu.scoreboard: 1 setreg phys_reg is 72
34233000: system.cpu.scoreboard: Setting reg 72 as ready
34233000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34233000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13630=>0x13634).(0=>1) [sn:107499]
34233000: system.cpu.memDep0: Issuing instruction PC 0x13630 [sn:107499].
34233000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13634=>0x13638).(0=>1) [sn:107500]
34233000: system.cpu.memDep0: Issuing instruction PC 0x13634 [sn:107500].
34233000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13638=>0x1363c).(0=>1) [sn:107501]
34233000: system.cpu.memDep0: Issuing instruction PC 0x13638 [sn:107501].
34233000: system.cpu.iew: Processing [tid:0]
34233000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34233000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 4
34233000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34233000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 4
34233000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34233000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 29 free entries.
34233000: system.cpu.iew: Activity this cycle.
34233000: system.cpu.commit: Getting instructions from Rename stage.
34233000: system.cpu.commit: Inserting PC (0x13640=>0x13644).(0=>1) [sn:107503] [tid:0] into ROB.
34233000: system.cpu.rob: Adding inst PC (0x13640=>0x13644).(0=>1) to the ROB.
34233000: system.cpu.rob: [tid:0] Now has 11 instructions.
34233000: system.cpu.commit: Inserting PC (0x13644=>0x13648).(0=>1) [sn:107504] [tid:0] into ROB.
34233000: system.cpu.rob: Adding inst PC (0x13644=>0x13648).(0=>1) to the ROB.
34233000: system.cpu.rob: [tid:0] Now has 12 instructions.
34233000: system.cpu.commit: Inserting PC (0x13648=>0x1364c).(0=>1) [sn:107505] [tid:0] into ROB.
34233000: system.cpu.rob: Adding inst PC (0x13648=>0x1364c).(0=>1) to the ROB.
34233000: system.cpu.rob: [tid:0] Now has 13 instructions.
34233000: system.cpu.commit: Inserting PC (0x1364c=>0x13650).(0=>1) [sn:107506] [tid:0] into ROB.
34233000: system.cpu.rob: Adding inst PC (0x1364c=>0x13650).(0=>1) to the ROB.
34233000: system.cpu.rob: [tid:0] Now has 14 instructions.
34233000: system.cpu.commit: Inserting PC (0x13650=>0x13654).(0=>1) [sn:107507] [tid:0] into ROB.
34233000: system.cpu.rob: Adding inst PC (0x13650=>0x13654).(0=>1) to the ROB.
34233000: system.cpu.rob: [tid:0] Now has 15 instructions.
34233000: system.cpu.commit: Inserting PC (0x13654=>0x13658).(0=>1) [sn:107508] [tid:0] into ROB.
34233000: system.cpu.rob: Adding inst PC (0x13654=>0x13658).(0=>1) to the ROB.
34233000: system.cpu.rob: [tid:0] Now has 16 instructions.
34233000: system.cpu.commit: Trying to commit instructions in the ROB.
34233000: system.cpu.commit: [tid:0]: Marking PC (0x13608=>0x1360c).(0=>1), [sn:107494] ready within ROB.
34233000: system.cpu.commit: [tid:0]: Marking PC (0x13610=>0x13614).(0=>1), [sn:107496] ready within ROB.
34233000: system.cpu.commit: [tid:0]: Marking PC (0x13614=>0x1362c).(0=>1), [sn:107497] ready within ROB.
34233000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and not ready
34233000: system.cpu.commit: [tid:0]: ROB has 16 insts & 176 free entries.
34233000: system.cpu.commit: Activity This Cycle.
34233000: system.cpu: FullO3CPU tick checkpoint 0
34233000: system.cpu: FullO3CPU tick checkpoint 0.1
34233000: system.cpu: FullO3CPU tick checkpoint 0.2
34233000: system.cpu: FullO3CPU tick checkpoint 0.3
34233000: system.cpu: FullO3CPU tick checkpoint 0.4
34233000: global: ~DefaultIEWDefaultCommit()
34233000: global: DefaultIEWDefaultCommit()
34233000: system.cpu: FullO3CPU tick checkpoint 0.5
34233000: system.cpu: Activity: 10
34233000: system.cpu: FullO3CPU tick checkpoint 1
34233000: system.cpu: FullO3CPU tick checkpoint 2
34233000: system.cpu: Scheduling next tick!
34233500: system.cpu: CPU already running.
34233500: global: the arch_reg is 1 , the vir reg is 50
34233500: global: look up arch_reg is 1 , vir_reg is 50
34233500: global: lookup vir map for physical reg,vir_reg is 50 freelist freenum is 45
34233500: global: the phys_reg is 0, map size is 256
34233500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34233500: global: get dest phys reg is 149
34233500: global: regval is 67896
34233500: system.cpu: phys_reg is 149, val is 67896
34233500: global: RegFile: Setting int register 149 to 0x10938
34233500: global: setScalarResult
34233500: global: get into ~InstResult
34233500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34233500: system.cpu.iew: Activity this cycle.
34233500: system.cpu: Activity: 11
34233500: system.cpu.icache_port: Fetch unit received timing
34233500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34233500: system.cpu: CPU already running.
34233500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34233500: system.cpu.fetch: Activating stage.
34233500: system.cpu: Activity: 12
34233500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34233500: system.cpu.fetch: Running stage.
34233500: system.cpu.fetch: Attempting to fetch from [tid:0]
34233500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34233500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34233500: global: Requesting bytes 0x01813083 from address 0x13680
34233500: global: Decoding instruction 0x01813083 at address 0x13680
34233500: global: DynInst: [sn:107518] Instruction created. Instcount for system.cpu = 26
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x13680 (0) created [sn:107518].
34233500: system.cpu.fetch: [tid:0]: Instruction is: ld ra, 24(sp)
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34233500: global: Requesting bytes 0x01013403 from address 0x13684
34233500: global: Decoding instruction 0x01013403 at address 0x13684
34233500: global: DynInst: [sn:107519] Instruction created. Instcount for system.cpu = 27
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x13684 (0) created [sn:107519].
34233500: system.cpu.fetch: [tid:0]: Instruction is: ld s0, 16(sp)
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34233500: global: Requesting bytes 0x00813483 from address 0x13688
34233500: global: Decoding instruction 0x00813483 at address 0x13688
34233500: global: DynInst: [sn:107520] Instruction created. Instcount for system.cpu = 28
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x13688 (0) created [sn:107520].
34233500: system.cpu.fetch: [tid:0]: Instruction is: ld s1, 8(sp)
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34233500: global: Requesting bytes 0x00013903 from address 0x1368c
34233500: global: Decoding instruction 0x00013903 at address 0x1368c
34233500: global: DynInst: [sn:107521] Instruction created. Instcount for system.cpu = 29
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x1368c (0) created [sn:107521].
34233500: system.cpu.fetch: [tid:0]: Instruction is: ld s2, 0(sp)
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34233500: global: Requesting bytes 0x02010113 from address 0x13690
34233500: global: Decoding instruction 0x02010113 at address 0x13690
34233500: global: DynInst: [sn:107522] Instruction created. Instcount for system.cpu = 30
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x13690 (0) created [sn:107522].
34233500: system.cpu.fetch: [tid:0]: Instruction is: addi sp, sp, 32
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34233500: global: Requesting bytes 0x00008067 from address 0x13694
34233500: global: Decoding instruction 0x00008067 at address 0x13694
34233500: global: DynInst: [sn:107523] Instruction created. Instcount for system.cpu = 31
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x13694 (0) created [sn:107523].
34233500: system.cpu.fetch: [tid:0]: Instruction is: jalr zero, ra, 0
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34233500: system.cpu.fetch: [tid:0]: [sn:107523]:Branch predicted to be not taken.
34233500: system.cpu.fetch: [tid:0]: [sn:107523] Branch predicted to go to (0x13698=>0x1369c).(0=>1).
34233500: global: Requesting bytes 0x02842703 from address 0x13698
34233500: global: Decoding instruction 0x02842703 at address 0x13698
34233500: global: DynInst: [sn:107524] Instruction created. Instcount for system.cpu = 32
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x13698 (0) created [sn:107524].
34233500: system.cpu.fetch: [tid:0]: Instruction is: lw a4, 40(s0)
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34233500: global: Requesting bytes 0x00e7c863 from address 0x1369c
34233500: global: Decoding instruction 0x00e7c863 at address 0x1369c
34233500: global: DynInst: [sn:107525] Instruction created. Instcount for system.cpu = 33
34233500: system.cpu.fetch: [tid:0]: Instruction PC 0x1369c (0) created [sn:107525].
34233500: system.cpu.fetch: [tid:0]: Instruction is: blt a5, a4, 16
34233500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34233500: system.cpu.fetch: [tid:0]: [sn:107525]:Branch predicted to be not taken.
34233500: system.cpu.fetch: [tid:0]: [sn:107525] Branch predicted to go to (0x136a0=>0x136a4).(0=>1).
34233500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34233500: system.cpu.fetch: [tid:0][sn:107518]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34233500: system.cpu.fetch: [tid:0][sn:107519]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34233500: system.cpu.fetch: [tid:0][sn:107520]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34233500: system.cpu.fetch: [tid:0][sn:107521]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34233500: system.cpu.fetch: [tid:0][sn:107522]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34233500: system.cpu.fetch: [tid:0][sn:107523]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34233500: system.cpu.fetch: [tid:0][sn:107524]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34233500: system.cpu.fetch: [tid:0][sn:107525]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34233500: system.cpu.fetch: Activity this cycle.
34233500: system.cpu.decode: Processing [tid:0]
34233500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34233500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34233500: system.cpu.rename: Processing [tid:0]
34233500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 176, Free LQ: 31, Free SQ: 29, FreeRM 31(210 224 255 31 0)
34233500: system.cpu.rename: [tid:0]: 14 instructions not yet in ROB
34233500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 3, loads dispatchedToLQ: 0
34233500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34233500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
34233500: system.cpu.rename: [tid:0]: 14 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34233500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34233500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 29, storesInProgress: 2, stores dispatchedToSQ: 0
34233500: system.cpu.rename: [tid:0]: Processing instruction [sn:107517] with PC (0x1367c=>0x13680).(0=>1).
34233500: system.cpu.rename: start rename src regs------------------------------------------------
34233500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 133
34233500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 133
34233500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233500: system.cpu.scoreboard: getreg phys_reg is 133
34233500: system.cpu.rename: [tid:0]:virtual Register 133 (phys: 133) is not allocated.
34233500: global: idx is 0, vir_src is 133, physical reg is not allocated yet
34233500: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 171
34233500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 171
34233500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34233500: system.cpu.scoreboard: getreg phys_reg is 171
34233500: system.cpu.rename: [tid:0]:virtual Register 171 (phys: 171) is not allocated.
34233500: global: idx is 1, vir_src is 171, physical reg is not allocated yet
34233500: system.cpu.rename: start rename dst regs------------------------------------------------
34233500: system.cpu.rename: toIEWIndex inst pc is (0x1367c=>0x13680).(0=>1)
34233500: system.cpu.rename: Activity this cycle.
34233500: system.cpu.rename: remove commited inst finish
34233500: system.cpu.iew: Issue: Processing [tid:0]
34233500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13640=>0x13644).(0=>1) [sn:107503] [tid:0] to IQ.
34233500: system.cpu.iq: Adding instruction [sn:107503] PC (0x13640=>0x13644).(0=>1) to the IQ.
34233500: system.cpu.iq: iq checkpoint 0
34233500: system.cpu.iq: total_src_regs is 1
34233500: system.cpu.iq: iq checkpoint 1
34233500: system.cpu.iq: total dest regs is 1
34233500: system.cpu.iq: renamed vir reg is 108
34233500: system.cpu.iq: phys_reg is NULL
34233500: system.cpu.iq: iq checkpoint 2
34233500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13640=>0x13644).(0=>1) opclass:1 [sn:107503].
34233500: system.cpu.iq: addIfReady checkpoint 0
34233500: system.cpu.iew: add to iq end
34233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13644=>0x13648).(0=>1) [sn:107504] [tid:0] to IQ.
34233500: system.cpu.iq: Adding instruction [sn:107504] PC (0x13644=>0x13648).(0=>1) to the IQ.
34233500: system.cpu.iq: iq checkpoint 0
34233500: system.cpu.iq: total_src_regs is 1
34233500: system.cpu.iq: iq checkpoint 1
34233500: system.cpu.iq: total dest regs is 1
34233500: system.cpu.iq: renamed vir reg is 171
34233500: system.cpu.iq: phys_reg is NULL
34233500: system.cpu.iq: iq checkpoint 2
34233500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13644=>0x13648).(0=>1) opclass:1 [sn:107504].
34233500: system.cpu.iq: addIfReady checkpoint 0
34233500: system.cpu.iew: add to iq end
34233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13648=>0x1364c).(0=>1) [sn:107505] [tid:0] to IQ.
34233500: system.cpu.iq: Adding instruction [sn:107505] PC (0x13648=>0x1364c).(0=>1) to the IQ.
34233500: system.cpu.iq: iq checkpoint 0
34233500: system.cpu.iq: total_src_regs is 1
34233500: system.cpu.iq: Instruction PC (0x13648=>0x1364c).(0=>1) has src reg 239 that is being added to the dependency chain.
34233500: system.cpu.iq: iq checkpoint 1
34233500: system.cpu.iq: total dest regs is 1
34233500: system.cpu.iq: renamed vir reg is 245
34233500: system.cpu.iq: phys_reg is NULL
34233500: system.cpu.iq: iq checkpoint 2
34233500: system.cpu.iew: add to iq end
34233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1364c=>0x13650).(0=>1) [sn:107506] [tid:0] to IQ.
34233500: system.cpu.iq: Adding instruction [sn:107506] PC (0x1364c=>0x13650).(0=>1) to the IQ.
34233500: system.cpu.iq: iq checkpoint 0
34233500: system.cpu.iq: total_src_regs is 2
34233500: system.cpu.iq: iq checkpoint 1
34233500: system.cpu.iq: total dest regs is 0
34233500: system.cpu.iq: iq checkpoint 2
34233500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1364c=>0x13650).(0=>1) opclass:1 [sn:107506].
34233500: system.cpu.iq: addIfReady checkpoint 0
34233500: system.cpu.iew: add to iq end
34233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13650=>0x13654).(0=>1) [sn:107507] [tid:0] to IQ.
34233500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34233500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13650=>0x13654).(0=>1), idx:2 [sn:107507]
34233500: system.cpu.iq: Adding instruction [sn:107507] PC (0x13650=>0x13654).(0=>1) to the IQ.
34233500: system.cpu.iq: iq checkpoint 0
34233500: system.cpu.iq: total_src_regs is 1
34233500: system.cpu.iq: iq checkpoint 1
34233500: system.cpu.iq: total dest regs is 1
34233500: system.cpu.iq: renamed vir reg is 221
34233500: system.cpu.iq: phys_reg is NULL
34233500: system.cpu.iq: iq checkpoint 2
34233500: global: Inst 0x13650 with index 404 had no SSID
34233500: system.cpu.memDep0: No dependency for inst PC (0x13650=>0x13654).(0=>1) [sn:107507].
34233500: system.cpu.memDep0: Adding instruction [sn:107507] to the ready list.
34233500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13650=>0x13654).(0=>1) opclass:47 [sn:107507].
34233500: system.cpu.iew: add to iq end
34233500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13654=>0x13658).(0=>1) [sn:107508] [tid:0] to IQ.
34233500: system.cpu.iq: Adding instruction [sn:107508] PC (0x13654=>0x13658).(0=>1) to the IQ.
34233500: system.cpu.iq: iq checkpoint 0
34233500: system.cpu.iq: total_src_regs is 2
34233500: system.cpu.iq: Instruction PC (0x13654=>0x13658).(0=>1) has src reg 221 that is being added to the dependency chain.
34233500: system.cpu.iq: iq checkpoint 1
34233500: system.cpu.iq: total dest regs is 0
34233500: system.cpu.iq: iq checkpoint 2
34233500: system.cpu.iew: add to iq end
34233500: system.cpu.iew: Execute: Executing instructions from IQ.
34233500: system.cpu.iew: Execute: Processing PC (0x13630=>0x13634).(0=>1), [tid:0] [sn:107499].
34233500: system.cpu.iew: iew checkpoint 0
34233500: system.cpu.iew: Execute: Calculating address for memory reference.
34233500: system.cpu.iew.lsq.thread0: Executing store PC (0x13630=>0x13634).(0=>1) [sn:107499]
34233500: global: RegFile: Access to int register 77, has data 0x7ffffffffffffe70
34233500: global: RegFile: Access to int register 33, has data 0x7fffffffffffff20
34233500: system.cpu.iew.lsq.thread0: Doing write to store idx 31, addr 0x11e80 | storeHead:31 [sn:107499]
34233500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34233500: system.cpu.iew: Activity this cycle.
34233500: system.cpu.iew: Execute: Executing instructions from IQ.
34233500: system.cpu.iew: Execute: Processing PC (0x13634=>0x13638).(0=>1), [tid:0] [sn:107500].
34233500: system.cpu.iew: iew checkpoint 0
34233500: system.cpu.iew: Execute: Calculating address for memory reference.
34233500: system.cpu.iew.lsq.thread0: Executing store PC (0x13634=>0x13638).(0=>1) [sn:107500]
34233500: global: RegFile: Access to int register 77, has data 0x7ffffffffffffe70
34233500: global: RegFile: Access to int register 57, has data 0xd
34233500: system.cpu.iew.lsq.thread0: Doing write to store idx -1, addr 0x11e78 | storeHead:31 [sn:107500]
34233500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34233500: system.cpu.iew: Activity this cycle.
34233500: system.cpu.iew: Execute: Executing instructions from IQ.
34233500: system.cpu.iew: Execute: Processing PC (0x13638=>0x1363c).(0=>1), [tid:0] [sn:107501].
34233500: system.cpu.iew: iew checkpoint 0
34233500: system.cpu.iew: Execute: Calculating address for memory reference.
34233500: system.cpu.iew.lsq.thread0: Executing store PC (0x13638=>0x1363c).(0=>1) [sn:107501]
34233500: global: RegFile: Access to int register 77, has data 0x7ffffffffffffe70
34233500: global: RegFile: Access to int register 27, has data 0x2
34233500: system.cpu.iew.lsq.thread0: Doing write to store idx 0, addr 0x11e70 | storeHead:31 [sn:107501]
34233500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34233500: system.cpu.iew: Activity this cycle.
34233500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34233500: system.cpu.iew: Sending instructions to commit, [sn:107493] PC (0x13604=>0x13608).(0=>1).
34233500: system.cpu.iq: Waking dependents of completed instruction.
34233500: system.cpu.iq: Completing mem instruction PC: (0x13604=>0x13608).(0=>1) [sn:107493]
34233500: system.cpu.memDep0: Completed mem instruction PC (0x13604=>0x13608).(0=>1) [sn:107493].
34233500: system.cpu.iq: Waking any dependents on vir_reg is 50(flat:50) and phys register 149 (IntRegClass).
34233500: system.cpu.iq: Waking up a dependent instruction, [sn:107502] PC (0x1363c=>0x13640).(0=>1).
34233500: global: reWritePhysRegs rewrite vir_reg 50 to phys_reg 149
34233500: global: [sn:107502] has 2 ready out of 2 sources. RTI 0)
34233500: global: [sn:1] canIssue <extra arg>%
34233500: system.cpu.iq: Checking if memory instruction can issue.
34233500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1363c=>0x13640).(0=>1) [sn:107502].
34233500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34233500: system.cpu.memDep0: Adding instruction [sn:107502] to the ready list.
34233500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1363c=>0x13640).(0=>1) opclass:48 [sn:107502].
34233500: system.cpu.iq: Waking up a dependent instruction, [sn:107495] PC (0x1360c=>0x13610).(0=>1).
34233500: global: reWritePhysRegs rewrite vir_reg 50 to phys_reg 149
34233500: global: [sn:107495] has 1 ready out of 1 sources. RTI 0)
34233500: global: [sn:1] canIssue <extra arg>%
34233500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1360c=>0x13610).(0=>1) opclass:1 [sn:107495].
34233500: system.cpu.iq: addIfReady checkpoint 0
34233500: system.cpu.iew: writebackInsts checkpoint 1
34233500: system.cpu.iew: Setting virtual Destination Register 50
34233500: system.cpu.scoreboard: 1 setreg phys_reg is 50
34233500: system.cpu.scoreboard: Setting reg 50 as ready
34233500: system.cpu.iew: Sending instructions to commit, [sn:107499] PC (0x13630=>0x13634).(0=>1).
34233500: system.cpu.iq: Waking dependents of completed instruction.
34233500: system.cpu.iq: Completing mem instruction PC: (0x13630=>0x13634).(0=>1) [sn:107499]
34233500: system.cpu.memDep0: Completed mem instruction PC (0x13630=>0x13634).(0=>1) [sn:107499].
34233500: system.cpu.iew: writebackInsts checkpoint 1
34233500: system.cpu.iew: Sending instructions to commit, [sn:107500] PC (0x13634=>0x13638).(0=>1).
34233500: system.cpu.iq: Waking dependents of completed instruction.
34233500: system.cpu.iq: Completing mem instruction PC: (0x13634=>0x13638).(0=>1) [sn:107500]
34233500: system.cpu.memDep0: Completed mem instruction PC (0x13634=>0x13638).(0=>1) [sn:107500].
34233500: system.cpu.iew: writebackInsts checkpoint 1
34233500: system.cpu.iew: Sending instructions to commit, [sn:107501] PC (0x13638=>0x1363c).(0=>1).
34233500: system.cpu.iq: Waking dependents of completed instruction.
34233500: system.cpu.iq: Completing mem instruction PC: (0x13638=>0x1363c).(0=>1) [sn:107501]
34233500: system.cpu.memDep0: Completed mem instruction PC (0x13638=>0x1363c).(0=>1) [sn:107501].
34233500: system.cpu.iew: writebackInsts checkpoint 1
34233500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1360c=>0x13610).(0=>1) [sn:107495]
34233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1363c=>0x13640).(0=>1) [sn:107502]
34233500: system.cpu.memDep0: Issuing instruction PC 0x1363c [sn:107502].
34233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13640=>0x13644).(0=>1) [sn:107503]
34233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13644=>0x13648).(0=>1) [sn:107504]
34233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1364c=>0x13650).(0=>1) [sn:107506]
34233500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13650=>0x13654).(0=>1) [sn:107507]
34233500: system.cpu.memDep0: Issuing instruction PC 0x13650 [sn:107507].
34233500: system.cpu.iew: Processing [tid:0]
34233500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34233500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 4
34233500: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34233500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 4
34233500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34233500: system.cpu.iew: IQ has 59 free entries (Can schedule: 0).  LQ has 30 free entries. SQ has 29 free entries.
34233500: system.cpu.iew: Activity this cycle.
34233500: system.cpu.commit: Getting instructions from Rename stage.
34233500: system.cpu.commit: Inserting PC (0x1365c=>0x13660).(0=>1) [sn:107509] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x1365c=>0x13660).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 17 instructions.
34233500: system.cpu.commit: Inserting PC (0x13660=>0x13664).(0=>1) [sn:107510] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x13660=>0x13664).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 18 instructions.
34233500: system.cpu.commit: Inserting PC (0x13664=>0x13668).(0=>1) [sn:107511] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x13664=>0x13668).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 19 instructions.
34233500: system.cpu.commit: Inserting PC (0x13668=>0x1366c).(0=>1) [sn:107512] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x13668=>0x1366c).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 20 instructions.
34233500: system.cpu.commit: Inserting PC (0x1366c=>0x13670).(0=>1) [sn:107513] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x1366c=>0x13670).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 21 instructions.
34233500: system.cpu.commit: Inserting PC (0x13670=>0x13674).(0=>1) [sn:107514] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x13670=>0x13674).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 22 instructions.
34233500: system.cpu.commit: Inserting PC (0x13674=>0x13678).(0=>1) [sn:107515] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x13674=>0x13678).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 23 instructions.
34233500: system.cpu.commit: Inserting PC (0x13678=>0x1367c).(0=>1) [sn:107516] [tid:0] into ROB.
34233500: system.cpu.rob: Adding inst PC (0x13678=>0x1367c).(0=>1) to the ROB.
34233500: system.cpu.rob: [tid:0] Now has 24 instructions.
34233500: system.cpu.commit: Trying to commit instructions in the ROB.
34233500: system.cpu.commit: [tid:0]: Marking PC (0x1362c=>0x13630).(0=>1), [sn:107498] ready within ROB.
34233500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and not ready
34233500: system.cpu.commit: [tid:0]: ROB has 24 insts & 168 free entries.
34233500: system.cpu.commit: Activity This Cycle.
34233500: system.cpu: FullO3CPU tick checkpoint 0
34233500: system.cpu: FullO3CPU tick checkpoint 0.1
34233500: system.cpu: FullO3CPU tick checkpoint 0.2
34233500: system.cpu: FullO3CPU tick checkpoint 0.3
34233500: system.cpu: FullO3CPU tick checkpoint 0.4
34233500: global: ~DefaultIEWDefaultCommit()
34233500: global: DefaultIEWDefaultCommit()
34233500: system.cpu: FullO3CPU tick checkpoint 0.5
34233500: system.cpu: Activity: 11
34233500: system.cpu: FullO3CPU tick checkpoint 1
34233500: system.cpu: FullO3CPU tick checkpoint 2
34233500: system.cpu: Scheduling next tick!
34234000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34234000: system.cpu.fetch: Running stage.
34234000: system.cpu.fetch: Attempting to fetch from [tid:0]
34234000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34234000: global: Requesting bytes 0x0ff97793 from address 0x136a0
34234000: global: Decoding instruction 0x0ff97793 at address 0x136a0
34234000: global: DynInst: [sn:107526] Instruction created. Instcount for system.cpu = 34
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136a0 (0) created [sn:107526].
34234000: system.cpu.fetch: [tid:0]: Instruction is: andi a5, s2, 255
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34234000: global: Requesting bytes 0x00a00713 from address 0x136a4
34234000: global: Decoding instruction 0x00a00713 at address 0x136a4
34234000: global: DynInst: [sn:107527] Instruction created. Instcount for system.cpu = 35
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136a4 (0) created [sn:107527].
34234000: system.cpu.fetch: [tid:0]: Instruction is: addi a4, zero, 10
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34234000: global: Requesting bytes 0xfce792e3 from address 0x136a8
34234000: global: Decoding instruction 0xfce792e3 at address 0x136a8
34234000: global: DynInst: [sn:107528] Instruction created. Instcount for system.cpu = 36
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136a8 (0) created [sn:107528].
34234000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, a4, -60
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34234000: system.cpu.fetch: [tid:0]: [sn:107528]:Branch predicted to be not taken.
34234000: system.cpu.fetch: [tid:0]: [sn:107528] Branch predicted to go to (0x136ac=>0x136b0).(0=>1).
34234000: global: Requesting bytes 0x00040613 from address 0x136ac
34234000: global: Decoding instruction 0x00040613 at address 0x136ac
34234000: global: DynInst: [sn:107529] Instruction created. Instcount for system.cpu = 37
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136ac (0) created [sn:107529].
34234000: system.cpu.fetch: [tid:0]: Instruction is: addi a2, s0, 0
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34234000: global: Requesting bytes 0x00090593 from address 0x136b0
34234000: global: Decoding instruction 0x00090593 at address 0x136b0
34234000: global: DynInst: [sn:107530] Instruction created. Instcount for system.cpu = 38
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136b0 (0) created [sn:107530].
34234000: system.cpu.fetch: [tid:0]: Instruction is: addi a1, s2, 0
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34234000: global: Requesting bytes 0x00048513 from address 0x136b4
34234000: global: Decoding instruction 0x00048513 at address 0x136b4
34234000: global: DynInst: [sn:107531] Instruction created. Instcount for system.cpu = 39
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136b4 (0) created [sn:107531].
34234000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, s1, 0
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34234000: global: Requesting bytes 0x01813083 from address 0x136b8
34234000: global: Decoding instruction 0x01813083 at address 0x136b8
34234000: global: DynInst: [sn:107532] Instruction created. Instcount for system.cpu = 40
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136b8 (0) created [sn:107532].
34234000: system.cpu.fetch: [tid:0]: Instruction is: ld ra, 24(sp)
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34234000: global: Requesting bytes 0x01013403 from address 0x136bc
34234000: global: Decoding instruction 0x01013403 at address 0x136bc
34234000: global: DynInst: [sn:107533] Instruction created. Instcount for system.cpu = 41
34234000: system.cpu.fetch: [tid:0]: Instruction PC 0x136bc (0) created [sn:107533].
34234000: system.cpu.fetch: [tid:0]: Instruction is: ld s0, 16(sp)
34234000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34234000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34234000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x136c0=>0x136c4).(0=>1).
34234000: system.cpu.fetch: [tid:0] Fetching cache line 0x136c0 for addr 0x136c0
34234000: system.cpu: CPU already running.
34234000: system.cpu.fetch: Fetch: Doing instruction read.
34234000: system.cpu.fetch: [tid:0]: Doing Icache access.
34234000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34234000: system.cpu.fetch: Deactivating stage.
34234000: system.cpu: Activity: 10
34234000: system.cpu.fetch: [tid:0][sn:107526]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34234000: system.cpu.fetch: [tid:0][sn:107527]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34234000: system.cpu.fetch: [tid:0][sn:107528]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34234000: system.cpu.fetch: [tid:0][sn:107529]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34234000: system.cpu.fetch: [tid:0][sn:107530]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34234000: system.cpu.fetch: [tid:0][sn:107531]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34234000: system.cpu.fetch: [tid:0][sn:107532]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34234000: system.cpu.fetch: [tid:0][sn:107533]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34234000: system.cpu.fetch: Activity this cycle.
34234000: system.cpu: Activity: 11
34234000: system.cpu.decode: Processing [tid:0]
34234000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34234000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107518] with PC (0x13680=>0x13684).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107519] with PC (0x13684=>0x13688).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107520] with PC (0x13688=>0x1368c).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107521] with PC (0x1368c=>0x13690).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107522] with PC (0x13690=>0x13694).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107523] with PC (0x13694=>0x13698).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107524] with PC (0x13698=>0x1369c).(0=>1)
34234000: system.cpu.decode: [tid:0]: Processing instruction [sn:107525] with PC (0x1369c=>0x136a0).(0=>1)
34234000: system.cpu.decode: Activity this cycle.
34234000: system.cpu.rename: Processing [tid:0]
34234000: system.cpu.rename: [tid:0]: Free IQ: 59, Free ROB: 168, Free LQ: 30, Free SQ: 29, FreeRM 31(210 224 255 31 0)
34234000: system.cpu.rename: [tid:0]: 15 instructions not yet in ROB
34234000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 3, loads dispatchedToLQ: 1
34234000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34234000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34234000: system.cpu.rename: remove commited inst finish
34234000: system.cpu.iew: Issue: Processing [tid:0]
34234000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1365c=>0x13660).(0=>1) [sn:107509] [tid:0] to IQ.
34234000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34234000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1365c=>0x13660).(0=>1), idx:3 [sn:107509]
34234000: system.cpu.iq: Adding instruction [sn:107509] PC (0x1365c=>0x13660).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 1
34234000: system.cpu.iq: Instruction PC (0x1365c=>0x13660).(0=>1) has src reg 245 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 1
34234000: system.cpu.iq: renamed vir reg is 184
34234000: system.cpu.iq: phys_reg is NULL
34234000: system.cpu.iq: iq checkpoint 2
34234000: global: Inst 0x1365c with index 407 had no SSID
34234000: system.cpu.memDep0: No dependency for inst PC (0x1365c=>0x13660).(0=>1) [sn:107509].
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13660=>0x13664).(0=>1) [sn:107510] [tid:0] to IQ.
34234000: system.cpu.iq: Adding instruction [sn:107510] PC (0x13660=>0x13664).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 1
34234000: system.cpu.iq: Instruction PC (0x13660=>0x13664).(0=>1) has src reg 184 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 1
34234000: system.cpu.iq: renamed vir reg is 231
34234000: system.cpu.iq: phys_reg is NULL
34234000: system.cpu.iq: iq checkpoint 2
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13664=>0x13668).(0=>1) [sn:107511] [tid:0] to IQ.
34234000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34234000: system.cpu.iew.lsq.thread0: Inserting store PC (0x13664=>0x13668).(0=>1), idx:2 [sn:107511]
34234000: system.cpu.iq: Adding instruction [sn:107511] PC (0x13664=>0x13668).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 2
34234000: system.cpu.iq: Instruction PC (0x13664=>0x13668).(0=>1) has src reg 245 that is being added to the dependency chain.
34234000: system.cpu.iq: Instruction PC (0x13664=>0x13668).(0=>1) has src reg 231 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 0
34234000: system.cpu.iq: iq checkpoint 2
34234000: global: Inst 0x13664 with index 409 and SSID 545 had no dependency
34234000: system.cpu.memDep0: No dependency for inst PC (0x13664=>0x13668).(0=>1) [sn:107511].
34234000: system.cpu.memDep0: Inserting store/atomic PC (0x13664=>0x13668).(0=>1) [sn:107511].
34234000: global: Store 0x13664 updated the LFST, SSID: 545
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13668=>0x1366c).(0=>1) [sn:107512] [tid:0] to IQ.
34234000: system.cpu.iq: Adding instruction [sn:107512] PC (0x13668=>0x1366c).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 2
34234000: system.cpu.iq: Instruction PC (0x13668=>0x1366c).(0=>1) has src reg 231 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 0
34234000: system.cpu.iq: iq checkpoint 2
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1366c=>0x13670).(0=>1) [sn:107513] [tid:0] to IQ.
34234000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34234000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1366c=>0x13670).(0=>1), idx:4 [sn:107513]
34234000: system.cpu.iq: Adding instruction [sn:107513] PC (0x1366c=>0x13670).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 1
34234000: system.cpu.iq: Instruction PC (0x1366c=>0x13670).(0=>1) has src reg 245 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 1
34234000: system.cpu.iq: renamed vir reg is 133
34234000: system.cpu.iq: phys_reg is NULL
34234000: system.cpu.iq: iq checkpoint 2
34234000: global: Inst 0x1366c with index 411 and SSID 545 had LFST inum of 107511
34234000: system.cpu.memDep0: Searching for producer
34234000: system.cpu.memDep0: Proucer found
34234000: system.cpu.memDep0: Adding to dependency list; inst PC (0x1366c=>0x13670).(0=>1) is dependent on [sn:107511].
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13670=>0x13674).(0=>1) [sn:107514] [tid:0] to IQ.
34234000: system.cpu.iq: Adding instruction [sn:107514] PC (0x13670=>0x13674).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 1
34234000: system.cpu.iq: Instruction PC (0x13670=>0x13674).(0=>1) has src reg 171 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 1
34234000: system.cpu.iq: renamed vir reg is 211
34234000: system.cpu.iq: phys_reg is NULL
34234000: system.cpu.iq: iq checkpoint 2
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13674=>0x13678).(0=>1) [sn:107515] [tid:0] to IQ.
34234000: system.cpu.iq: Adding instruction [sn:107515] PC (0x13674=>0x13678).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 1
34234000: system.cpu.iq: Instruction PC (0x13674=>0x13678).(0=>1) has src reg 133 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 1
34234000: system.cpu.iq: renamed vir reg is 110
34234000: system.cpu.iq: phys_reg is NULL
34234000: system.cpu.iq: iq checkpoint 2
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13678=>0x1367c).(0=>1) [sn:107516] [tid:0] to IQ.
34234000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34234000: system.cpu.iew.lsq.thread0: Inserting store PC (0x13678=>0x1367c).(0=>1), idx:3 [sn:107516]
34234000: system.cpu.iq: Adding instruction [sn:107516] PC (0x13678=>0x1367c).(0=>1) to the IQ.
34234000: system.cpu.iq: iq checkpoint 0
34234000: system.cpu.iq: total_src_regs is 2
34234000: system.cpu.iq: Instruction PC (0x13678=>0x1367c).(0=>1) has src reg 245 that is being added to the dependency chain.
34234000: system.cpu.iq: Instruction PC (0x13678=>0x1367c).(0=>1) has src reg 110 that is being added to the dependency chain.
34234000: system.cpu.iq: iq checkpoint 1
34234000: system.cpu.iq: total dest regs is 0
34234000: system.cpu.iq: iq checkpoint 2
34234000: global: Inst 0x13678 with index 414 had no SSID
34234000: system.cpu.memDep0: No dependency for inst PC (0x13678=>0x1367c).(0=>1) [sn:107516].
34234000: system.cpu.memDep0: Inserting store/atomic PC (0x13678=>0x1367c).(0=>1) [sn:107516].
34234000: system.cpu.iew: add to iq end
34234000: system.cpu.iew: Execute: Executing instructions from IQ.
34234000: system.cpu.iew: Execute: Processing PC (0x1360c=>0x13610).(0=>1), [tid:0] [sn:107495].
34234000: system.cpu.iew: iew checkpoint 0
34234000: system.cpu.iew: iew checkpoint 1 before exe
34234000: global: RegFile: Access to int register 149, has data 0x10938
34234000: global: regval is 79376
34234000: system.cpu: phys_reg is 0, val is 79376
34234000: global: RegFile: Setting int register 0 to 0x13610
34234000: global: setScalarResult
34234000: global: get into ~InstResult
34234000: system.cpu.iew: iew checkpoint 2 after exe
34234000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34234000: system.cpu.iew: Execute: Branch mispredict detected.
34234000: system.cpu.iew: Predicted target was PC: (0x13610=>0x13614).(0=>1).
34234000: system.cpu.iew: Execute: Redirecting fetch to PC: (0x1360c=>0x10938).(0=>1).
34234000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x1360c=>0x10938).(0=>1) [sn:107495].
34234000: system.cpu.iew: Execute: Executing instructions from IQ.
34234000: system.cpu.iew: Execute: Processing PC (0x1363c=>0x13640).(0=>1), [tid:0] [sn:107502].
34234000: system.cpu.iew: iew checkpoint 0
34234000: system.cpu.iew: Execute: Calculating address for memory reference.
34234000: system.cpu.iew.lsq.thread0: Executing store PC (0x1363c=>0x13640).(0=>1) [sn:107502]
34234000: global: RegFile: Access to int register 77, has data 0x7ffffffffffffe70
34234000: global: RegFile: Access to int register 149, has data 0x10938
34234000: system.cpu.iew.lsq.thread0: Doing write to store idx 1, addr 0x11e88 | storeHead:31 [sn:107502]
34234000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34234000: system.cpu.iew: Activity this cycle.
34234000: system.cpu.iew: Execute: Executing instructions from IQ.
34234000: system.cpu.iew: Execute: Processing PC (0x13640=>0x13644).(0=>1), [tid:0] [sn:107503].
34234000: system.cpu.iew: iew checkpoint 0
34234000: system.cpu.iew: iew checkpoint 1 before exe
34234000: global: RegFile: Access to int register 202, has data 0x34
34234000: global: the arch_reg is 9 , the vir reg is 108
34234000: global: look up arch_reg is 9 , vir_reg is 108
34234000: global: lookup vir map for physical reg,vir_reg is 108 freelist freenum is 44
34234000: global: the phys_reg is 0, map size is 256
34234000: global: get dest phys reg is 202
34234000: global: regval is 52
34234000: system.cpu: phys_reg is 202, val is 52
34234000: global: RegFile: Setting int register 202 to 0x34
34234000: global: setScalarResult
34234000: global: get into ~InstResult
34234000: system.cpu.iew: iew checkpoint 2 after exe
34234000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34234000: system.cpu.iew: Execute: Executing instructions from IQ.
34234000: system.cpu.iew: Execute: Processing PC (0x13644=>0x13648).(0=>1), [tid:0] [sn:107504].
34234000: system.cpu.iew: iew checkpoint 0
34234000: system.cpu.iew: iew checkpoint 1 before exe
34234000: global: RegFile: Access to int register 97, has data 0x21780
34234000: global: the arch_reg is 18 , the vir reg is 171
34234000: global: look up arch_reg is 18 , vir_reg is 171
34234000: global: lookup vir map for physical reg,vir_reg is 171 freelist freenum is 44
34234000: global: the phys_reg is 0, map size is 256
34234000: global: get dest phys reg is 97
34234000: global: regval is 137088
34234000: system.cpu: phys_reg is 97, val is 137088
34234000: global: RegFile: Setting int register 97 to 0x21780
34234000: global: setScalarResult
34234000: global: get into ~InstResult
34234000: system.cpu.iew: iew checkpoint 2 after exe
34234000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34234000: system.cpu.iew: Execute: Executing instructions from IQ.
34234000: system.cpu.iew: Execute: Processing PC (0x1364c=>0x13650).(0=>1), [tid:0] [sn:107506].
34234000: system.cpu.iew: iew checkpoint 0
34234000: system.cpu.iew: iew checkpoint 1 before exe
34234000: global: RegFile: Access to int register 202, has data 0x34
34234000: global: RegFile: Access to int register 0, has data 0
34234000: system.cpu.iew: iew checkpoint 2 after exe
34234000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34234000: system.cpu.iew: Execute: Executing instructions from IQ.
34234000: system.cpu.iew: Execute: Processing PC (0x13650=>0x13654).(0=>1), [tid:0] [sn:107507].
34234000: system.cpu.iew: iew checkpoint 0
34234000: system.cpu.iew: Execute: Calculating address for memory reference.
34234000: system.cpu.iew: iew is load checkpoint 1
34234000: system.cpu.iew.lsq.thread0: Executing load PC (0x13650=>0x13654).(0=>1), [sn:107507]
34234000: global: RegFile: Access to int register 202, has data 0x34
34234000: system.cpu.iew.lsq.thread0: Load [sn:107507] not executed from fault
34234000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 5
wbActual:5
34234000: system.cpu.iew: Activity this cycle.
34234000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34234000: system.cpu.iew: Sending instructions to commit, [sn:107495] PC (0x1360c=>0x10938).(0=>1).
34234000: system.cpu.iq: Waking dependents of completed instruction.
34234000: system.cpu.iq: Waking any dependents on vir_reg is 0(flat:0) and phys register 0 (IntRegClass).
34234000: system.cpu.iew: writebackInsts checkpoint 1
34234000: system.cpu.iew: Setting virtual Destination Register 0
34234000: system.cpu.scoreboard: 1 setreg phys_reg is 0
34234000: system.cpu.scoreboard: Setting reg 0 as ready
34234000: system.cpu.iew: Sending instructions to commit, [sn:107502] PC (0x1363c=>0x13640).(0=>1).
34234000: system.cpu.iq: Waking dependents of completed instruction.
34234000: system.cpu.iq: Completing mem instruction PC: (0x1363c=>0x13640).(0=>1) [sn:107502]
34234000: system.cpu.memDep0: Completed mem instruction PC (0x1363c=>0x13640).(0=>1) [sn:107502].
34234000: system.cpu.iew: writebackInsts checkpoint 1
34234000: system.cpu.iew: Sending instructions to commit, [sn:107503] PC (0x13640=>0x13644).(0=>1).
34234000: system.cpu.iq: Waking dependents of completed instruction.
34234000: system.cpu.iq: Waking any dependents on vir_reg is 108(flat:108) and phys register 202 (IntRegClass).
34234000: system.cpu.iew: writebackInsts checkpoint 1
34234000: system.cpu.iew: Setting virtual Destination Register 108
34234000: system.cpu.scoreboard: 1 setreg phys_reg is 108
34234000: system.cpu.scoreboard: Setting reg 108 as ready
34234000: system.cpu.iew: Sending instructions to commit, [sn:107504] PC (0x13644=>0x13648).(0=>1).
34234000: system.cpu.iq: Waking dependents of completed instruction.
34234000: system.cpu.iq: Waking any dependents on vir_reg is 171(flat:171) and phys register 97 (IntRegClass).
34234000: system.cpu.iq: Waking up a dependent instruction, [sn:107514] PC (0x13670=>0x13674).(0=>1).
34234000: global: reWritePhysRegs rewrite vir_reg 171 to phys_reg 97
34234000: global: [sn:107514] has 1 ready out of 1 sources. RTI 0)
34234000: global: [sn:1] canIssue <extra arg>%
34234000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13670=>0x13674).(0=>1) opclass:1 [sn:107514].
34234000: system.cpu.iq: addIfReady checkpoint 0
34234000: system.cpu.iew: writebackInsts checkpoint 1
34234000: system.cpu.iew: Setting virtual Destination Register 171
34234000: system.cpu.scoreboard: 1 setreg phys_reg is 171
34234000: system.cpu.scoreboard: Setting reg 171 as ready
34234000: system.cpu.iew: Sending instructions to commit, [sn:107506] PC (0x1364c=>0x13650).(0=>1).
34234000: system.cpu.iq: Waking dependents of completed instruction.
34234000: system.cpu.iew: writebackInsts checkpoint 1
34234000: system.cpu.iew: Sending instructions to commit, [sn:107507] PC (0x13650=>0x13654).(0=>1).
34234000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34234000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13670=>0x13674).(0=>1) [sn:107514]
34234000: system.cpu.iew: Processing [tid:0]
34234000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 5
34234000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 6
34234000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34234000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 6
34234000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 5
34234000: system.cpu.iew: IQ has 53 free entries (Can schedule: 0).  LQ has 28 free entries. SQ has 27 free entries.
34234000: system.cpu.iew: Activity this cycle.
34234000: system.cpu.commit: Getting instructions from Rename stage.
34234000: system.cpu.commit: Inserting PC (0x1367c=>0x13680).(0=>1) [sn:107517] [tid:0] into ROB.
34234000: system.cpu.rob: Adding inst PC (0x1367c=>0x13680).(0=>1) to the ROB.
34234000: system.cpu.rob: [tid:0] Now has 25 instructions.
34234000: system.cpu.commit: Trying to commit instructions in the ROB.
34234000: system.cpu.commit: [tid:0]: Marking PC (0x13604=>0x13608).(0=>1), [sn:107493] ready within ROB.
34234000: system.cpu.commit: [tid:0]: Marking PC (0x13630=>0x13634).(0=>1), [sn:107499] ready within ROB.
34234000: system.cpu.commit: [tid:0]: Marking PC (0x13634=>0x13638).(0=>1), [sn:107500] ready within ROB.
34234000: system.cpu.commit: [tid:0]: Marking PC (0x13638=>0x1363c).(0=>1), [sn:107501] ready within ROB.
34234000: system.cpu.commit: [tid:0]: Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and ready to commit
34234000: system.cpu.commit: [tid:0]: ROB has 25 insts & 167 free entries.
34234000: system.cpu.commit: Activity This Cycle.
34234000: system.cpu.commit: Activating stage.
34234000: system.cpu: Activity: 12
34234000: system.cpu: FullO3CPU tick checkpoint 0
34234000: system.cpu: FullO3CPU tick checkpoint 0.1
34234000: system.cpu: FullO3CPU tick checkpoint 0.2
34234000: system.cpu: FullO3CPU tick checkpoint 0.3
34234000: system.cpu: FullO3CPU tick checkpoint 0.4
34234000: global: ~DefaultIEWDefaultCommit()
34234000: global: DefaultIEWDefaultCommit()
34234000: system.cpu: FullO3CPU tick checkpoint 0.5
34234000: system.cpu: Activity: 11
34234000: system.cpu: FullO3CPU tick checkpoint 1
34234000: system.cpu: FullO3CPU tick checkpoint 2
34234000: system.cpu: Scheduling next tick!
34234500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34234500: system.cpu.fetch: Running stage.
34234500: system.cpu.fetch: There are no more threads available to fetch from.
34234500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34234500: system.cpu.decode: Processing [tid:0]
34234500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34234500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107526] with PC (0x136a0=>0x136a4).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107527] with PC (0x136a4=>0x136a8).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107528] with PC (0x136a8=>0x136ac).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107529] with PC (0x136ac=>0x136b0).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107530] with PC (0x136b0=>0x136b4).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107531] with PC (0x136b4=>0x136b8).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107532] with PC (0x136b8=>0x136bc).(0=>1)
34234500: system.cpu.decode: [tid:0]: Processing instruction [sn:107533] with PC (0x136bc=>0x136c0).(0=>1)
34234500: system.cpu.decode: Activity this cycle.
34234500: system.cpu: Activity: 12
34234500: system.cpu.rename: Processing [tid:0]
34234500: system.cpu.rename: [tid:0]: Free IQ: 53, Free ROB: 167, Free LQ: 28, Free SQ: 27, FreeRM 31(210 224 255 31 0)
34234500: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 28, loadsInProgress: 2, loads dispatchedToLQ: 2
34234500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34234500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34234500: system.cpu.rename: [tid:0]: 9 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 28, loadsInProgress: 2, loads dispatchedToLQ: 2
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107518] with PC (0x13680=>0x13684).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 72
34234500: global: look up arch_reg is 2 , vir_reg is 72
34234500: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 44
34234500: global: the phys_reg is 0x56f139c, map size is 256
34234500: system.cpu.rename: [tid:0]: virtual Register 72 (flat: 72) is allocated.
34234500: global: [sn:107518] has 1 ready out of 1 sources. RTI 0)
34234500: global: [sn:1] canIssue <extra arg>%
34234500: global: idx is 0 , vir_renamed_src is 72, phys_renamed_src is 77
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 1,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{1} to vir reg 30 (30) old mapping was 50 (50)
34234500: system.cpu.rename: Dest Rename result[0] is 30
34234500: system.cpu.scoreboard: get into unset reg func reg id is 30
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 1 (IntRegClass) to virtual reg 30 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107518]. PC (0x13680=>0x13684).(0=>1)
34234500: global: idx is 0, renamd_virdest is 30, renamed_dest should be NULL and is 0, previous_rename is 50
34234500: system.cpu.rename: toIEWIndex inst pc is (0x13680=>0x13684).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 28, loadsInProgress: 3, loads dispatchedToLQ: 2
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107519] with PC (0x13684=>0x13688).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 72
34234500: global: look up arch_reg is 2 , vir_reg is 72
34234500: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 44
34234500: global: the phys_reg is 0x56f139c, map size is 256
34234500: system.cpu.rename: [tid:0]: virtual Register 72 (flat: 72) is allocated.
34234500: global: [sn:107519] has 1 ready out of 1 sources. RTI 0)
34234500: global: [sn:1] canIssue <extra arg>%
34234500: global: idx is 0 , vir_renamed_src is 72, phys_renamed_src is 77
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 8,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{8} to vir reg 144 (144) old mapping was 245 (245)
34234500: system.cpu.rename: Dest Rename result[0] is 144
34234500: system.cpu.scoreboard: get into unset reg func reg id is 144
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 8 (IntRegClass) to virtual reg 144 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:107519]. PC (0x13684=>0x13688).(0=>1)
34234500: global: idx is 0, renamd_virdest is 144, renamed_dest should be NULL and is 0, previous_rename is 245
34234500: system.cpu.rename: toIEWIndex inst pc is (0x13684=>0x13688).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 28, loadsInProgress: 4, loads dispatchedToLQ: 2
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107520] with PC (0x13688=>0x1368c).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 72
34234500: global: look up arch_reg is 2 , vir_reg is 72
34234500: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 44
34234500: global: the phys_reg is 0x56f139c, map size is 256
34234500: system.cpu.rename: [tid:0]: virtual Register 72 (flat: 72) is allocated.
34234500: global: [sn:107520] has 1 ready out of 1 sources. RTI 0)
34234500: global: [sn:1] canIssue <extra arg>%
34234500: global: idx is 0 , vir_renamed_src is 72, phys_renamed_src is 77
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 9,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{9} to vir reg 37 (37) old mapping was 108 (108)
34234500: system.cpu.rename: Dest Rename result[0] is 37
34234500: system.cpu.scoreboard: get into unset reg func reg id is 37
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 9 (IntRegClass) to virtual reg 37 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:107520]. PC (0x13688=>0x1368c).(0=>1)
34234500: global: idx is 0, renamd_virdest is 37, renamed_dest should be NULL and is 0, previous_rename is 108
34234500: system.cpu.rename: toIEWIndex inst pc is (0x13688=>0x1368c).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 28, loadsInProgress: 5, loads dispatchedToLQ: 2
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107521] with PC (0x1368c=>0x13690).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 72
34234500: global: look up arch_reg is 2 , vir_reg is 72
34234500: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 44
34234500: global: the phys_reg is 0x56f139c, map size is 256
34234500: system.cpu.rename: [tid:0]: virtual Register 72 (flat: 72) is allocated.
34234500: global: [sn:107521] has 1 ready out of 1 sources. RTI 0)
34234500: global: [sn:1] canIssue <extra arg>%
34234500: global: idx is 0 , vir_renamed_src is 72, phys_renamed_src is 77
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 18,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{18} to vir reg 125 (125) old mapping was 171 (171)
34234500: system.cpu.rename: Dest Rename result[0] is 125
34234500: system.cpu.scoreboard: get into unset reg func reg id is 125
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 18 (IntRegClass) to virtual reg 125 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=19), [sn:107521]. PC (0x1368c=>0x13690).(0=>1)
34234500: global: idx is 0, renamd_virdest is 125, renamed_dest should be NULL and is 0, previous_rename is 171
34234500: system.cpu.rename: toIEWIndex inst pc is (0x1368c=>0x13690).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107522] with PC (0x13690=>0x13694).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 72
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 72
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 72
34234500: global: look up arch_reg is 2 , vir_reg is 72
34234500: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 44
34234500: global: the phys_reg is 0x56f139c, map size is 256
34234500: system.cpu.rename: [tid:0]: virtual Register 72 (flat: 72) is allocated.
34234500: global: [sn:107522] has 1 ready out of 1 sources. RTI 0)
34234500: global: [sn:1] canIssue <extra arg>%
34234500: global: idx is 0 , vir_renamed_src is 72, phys_renamed_src is 77
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 2,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{2} to vir reg 56 (56) old mapping was 72 (72)
34234500: system.cpu.rename: Dest Rename result[0] is 56
34234500: system.cpu.scoreboard: get into unset reg func reg id is 56
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 2 (IntRegClass) to virtual reg 56 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:107522]. PC (0x13690=>0x13694).(0=>1)
34234500: global: idx is 0, renamd_virdest is 56, renamed_dest should be NULL and is 0, previous_rename is 72
34234500: system.cpu.rename: toIEWIndex inst pc is (0x13690=>0x13694).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107523] with PC (0x13694=>0x13698).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 30
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 30
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 30
34234500: system.cpu.rename: [tid:0]:virtual Register 30 (phys: 30) is not allocated.
34234500: global: idx is 0, vir_src is 30, physical reg is not allocated yet
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34234500: system.cpu.rename: Dest Rename result[0] is 0
34234500: system.cpu.scoreboard: get into unset reg func reg id is 0
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:107523]. PC (0x13694=>0x13698).(0=>1)
34234500: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34234500: system.cpu.rename: toIEWIndex inst pc is (0x13694=>0x13698).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 28, loadsInProgress: 6, loads dispatchedToLQ: 2
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107524] with PC (0x13698=>0x1369c).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 144
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 144
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 144
34234500: system.cpu.rename: [tid:0]:virtual Register 144 (phys: 144) is not allocated.
34234500: global: idx is 0, vir_src is 144, physical reg is not allocated yet
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: renameDestRegs checkpoint 0
34234500: global: get into unified rename func
34234500: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34234500: global: Renamed reg IntRegClass{14} to vir reg 52 (52) old mapping was 110 (110)
34234500: system.cpu.rename: Dest Rename result[0] is 52
34234500: system.cpu.scoreboard: get into unset reg func reg id is 52
34234500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 52 phys_reg is NULL 0.
34234500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:107524]. PC (0x13698=>0x1369c).(0=>1)
34234500: global: idx is 0, renamd_virdest is 52, renamed_dest should be NULL and is 0, previous_rename is 110
34234500: system.cpu.rename: toIEWIndex inst pc is (0x13698=>0x1369c).(0=>1)
34234500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34234500: system.cpu.rename: [tid:0]: Processing instruction [sn:107525] with PC (0x1369c=>0x136a0).(0=>1).
34234500: system.cpu.rename: start rename src regs------------------------------------------------
34234500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 133
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 133
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 133
34234500: system.cpu.rename: [tid:0]:virtual Register 133 (phys: 133) is not allocated.
34234500: global: idx is 0, vir_src is 133, physical reg is not allocated yet
34234500: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 52
34234500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 52
34234500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34234500: system.cpu.scoreboard: getreg phys_reg is 52
34234500: system.cpu.rename: [tid:0]:virtual Register 52 (phys: 52) is not allocated.
34234500: global: idx is 1, vir_src is 52, physical reg is not allocated yet
34234500: system.cpu.rename: start rename dst regs------------------------------------------------
34234500: system.cpu.rename: toIEWIndex inst pc is (0x1369c=>0x136a0).(0=>1)
34234500: system.cpu.rename: Activity this cycle.
34234500: system.cpu.rename: remove commited inst finish
34234500: system.cpu.iew: Issue: Processing [tid:0]
34234500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34234500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1367c=>0x13680).(0=>1) [sn:107517] [tid:0] to IQ.
34234500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34234500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1367c=>0x13680).(0=>1), idx:4 [sn:107517]
34234500: system.cpu.iq: Adding instruction [sn:107517] PC (0x1367c=>0x13680).(0=>1) to the IQ.
34234500: system.cpu.iq: iq checkpoint 0
34234500: system.cpu.iq: total_src_regs is 2
34234500: system.cpu.iq: Instruction PC (0x1367c=>0x13680).(0=>1) has src reg 133 that is being added to the dependency chain.
34234500: global: look up arch_reg is 18 , vir_reg is 171
34234500: global: lookup vir map for physical reg,vir_reg is 171 freelist freenum is 44
34234500: global: the phys_reg is 0x56f148c, map size is 256
34234500: system.cpu.iq: Instruction PC (0x1367c=>0x13680).(0=>1) has arch_reg 18 vir_src reg 171 phys_reg 97 that became ready before it reached the IQ.
34234500: global: idx is 1 , vir_renamed_src is 171, phys_renamed_src is 97
34234500: global: [sn:107517] has 1 ready out of 2 sources. RTI 0)
34234500: global: [sn:0] canIssue <extra arg>%
34234500: system.cpu.iq: iq checkpoint 1
34234500: system.cpu.iq: total dest regs is 0
34234500: system.cpu.iq: iq checkpoint 2
34234500: global: Inst 0x1367c with index 415 had no SSID
34234500: system.cpu.memDep0: No dependency for inst PC (0x1367c=>0x13680).(0=>1) [sn:107517].
34234500: system.cpu.memDep0: Inserting store/atomic PC (0x1367c=>0x13680).(0=>1) [sn:107517].
34234500: system.cpu.iew: add to iq end
34234500: system.cpu.iew: Execute: Executing instructions from IQ.
34234500: system.cpu.iew: Execute: Processing PC (0x13670=>0x13674).(0=>1), [tid:0] [sn:107514].
34234500: system.cpu.iew: iew checkpoint 0
34234500: system.cpu.iew: iew checkpoint 1 before exe
34234500: global: RegFile: Access to int register 97, has data 0x21780
34234500: global: the arch_reg is 10 , the vir reg is 211
34234500: global: look up arch_reg is 10 , vir_reg is 211
34234500: global: lookup vir map for physical reg,vir_reg is 211 freelist freenum is 44
34234500: global: the phys_reg is 0, map size is 256
34234500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34234500: global: get dest phys reg is 18
34234500: global: regval is 128
34234500: system.cpu: phys_reg is 18, val is 128
34234500: global: RegFile: Setting int register 18 to 0x80
34234500: global: setScalarResult
34234500: global: get into ~InstResult
34234500: system.cpu.iew: iew checkpoint 2 after exe
34234500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34234500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34234500: system.cpu.iew: Sending instructions to commit, [sn:107514] PC (0x13670=>0x13674).(0=>1).
34234500: system.cpu.iq: Waking dependents of completed instruction.
34234500: system.cpu.iq: Waking any dependents on vir_reg is 211(flat:211) and phys register 18 (IntRegClass).
34234500: system.cpu.iew: writebackInsts checkpoint 1
34234500: system.cpu.iew: Setting virtual Destination Register 211
34234500: system.cpu.scoreboard: 1 setreg phys_reg is 211
34234500: system.cpu.scoreboard: Setting reg 211 as ready
34234500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34234500: system.cpu.iq: Not able to schedule any instructions.
34234500: system.cpu.iew: Processing [tid:0]
34234500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 5
34234500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34234500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
34234500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34234500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 5
34234500: system.cpu.iew: IQ has 52 free entries (Can schedule: 0).  LQ has 28 free entries. SQ has 26 free entries.
34234500: system.cpu.iew: Activity this cycle.
34234500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x1360c [sn:107495]
34234500: system.cpu.commit: [tid:0]: Redirecting to PC 0x1093c
34234500: system.cpu.rob: Starting to squash within the ROB.
34234500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:107495].
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1367c=>0x13680).(0=>1), seq num 107517.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13678=>0x1367c).(0=>1), seq num 107516.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13674=>0x13678).(0=>1), seq num 107515.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13670=>0x13674).(0=>1), seq num 107514.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1366c=>0x13670).(0=>1), seq num 107513.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13668=>0x1366c).(0=>1), seq num 107512.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13664=>0x13668).(0=>1), seq num 107511.
34234500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13660=>0x13664).(0=>1), seq num 107510.
34234500: system.cpu.commit: [tid:0]: Marking PC (0x1360c=>0x10938).(0=>1), [sn:107495] ready within ROB.
34234500: system.cpu.commit: [tid:0]: Marking PC (0x1363c=>0x13640).(0=>1), [sn:107502] ready within ROB.
34234500: system.cpu.commit: [tid:0]: Marking PC (0x13640=>0x13644).(0=>1), [sn:107503] ready within ROB.
34234500: system.cpu.commit: [tid:0]: Marking PC (0x13644=>0x13648).(0=>1), [sn:107504] ready within ROB.
34234500: system.cpu.commit: [tid:0]: Marking PC (0x1364c=>0x13650).(0=>1), [sn:107506] ready within ROB.
34234500: system.cpu.commit: [tid:0]: Marking PC (0x13650=>0x13654).(0=>1), [sn:107507] ready within ROB.
34234500: system.cpu.commit: [tid:0]: Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and ready to commit
34234500: system.cpu.commit: [tid:0]: ROB has 25 insts & 167 free entries.
34234500: system.cpu.commit: Activity This Cycle.
34234500: system.cpu: FullO3CPU tick checkpoint 0
34234500: system.cpu: FullO3CPU tick checkpoint 0.1
34234500: system.cpu: FullO3CPU tick checkpoint 0.2
34234500: system.cpu: FullO3CPU tick checkpoint 0.3
34234500: system.cpu: FullO3CPU tick checkpoint 0.4
34234500: global: ~DefaultIEWDefaultCommit()
34234500: global: DefaultIEWDefaultCommit()
34234500: system.cpu: FullO3CPU tick checkpoint 0.5
34234500: system.cpu: Activity: 11
34234500: system.cpu: FullO3CPU tick checkpoint 1
34234500: system.cpu: FullO3CPU tick checkpoint 2
34234500: system.cpu: Scheduling next tick!
34235000: system.cpu.icache_port: Fetch unit received timing
34235000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34235000: system.cpu: CPU already running.
34235000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34235000: system.cpu.fetch: Activating stage.
34235000: system.cpu: Activity: 12
34235000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34235000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
34235000: system.cpu.fetch: [tid:0]: Squash from commit.
34235000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x10938=>0x1093c).(0=>1).
34235000: system.cpu: Thread 0: Deleting instructions from instruction list.
34235000: system.cpu: ROB is not empty, squashing insts not in ROB.
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107533] PC (0x136bc=>0x136c0).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107532] PC (0x136b8=>0x136bc).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107531] PC (0x136b4=>0x136b8).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107530] PC (0x136b0=>0x136b4).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107529] PC (0x136ac=>0x136b0).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107528] PC (0x136a8=>0x136ac).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107527] PC (0x136a4=>0x136a8).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107526] PC (0x136a0=>0x136a4).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107525] PC (0x1369c=>0x136a0).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107524] PC (0x13698=>0x1369c).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107523] PC (0x13694=>0x13698).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107522] PC (0x13690=>0x13694).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107521] PC (0x1368c=>0x13690).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107520] PC (0x13688=>0x1368c).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107519] PC (0x13684=>0x13688).(0=>1)
34235000: system.cpu: Squashing instruction, [tid:0] [sn:107518] PC (0x13680=>0x13684).(0=>1)
34235000: system.cpu.fetch: Running stage.
34235000: system.cpu.fetch: There are no more threads available to fetch from.
34235000: system.cpu.fetch: [tid:0]: Fetch is squashing!
34235000: system.cpu.decode: Processing [tid:0]
34235000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
34235000: system.cpu.decode: [tid:0]: Squashing.
34235000: system.cpu.rename: Processing [tid:0]
34235000: system.cpu.rename: [tid:0]: Free IQ: 52, Free ROB: 167, Free LQ: 28, Free SQ: 26, FreeRM 31(204 224 255 31 0)
34235000: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34235000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
34235000: system.cpu.rename: [tid:0]: Squashing instructions.
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107524.
34235000: system.cpu.rename: set renameMap 14 -> 110, freeList addReg 52
34235000: system.cpu.freeList: Freeing register 52 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 52
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107523.
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107522.
34235000: system.cpu.rename: set renameMap 2 -> 72, freeList addReg 56
34235000: system.cpu.freeList: Freeing register 56 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 56
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107521.
34235000: system.cpu.rename: set renameMap 18 -> 171, freeList addReg 125
34235000: system.cpu.freeList: Freeing register 125 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 125
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107520.
34235000: system.cpu.rename: set renameMap 9 -> 108, freeList addReg 37
34235000: system.cpu.freeList: Freeing register 37 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 37
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107519.
34235000: system.cpu.rename: set renameMap 8 -> 245, freeList addReg 144
34235000: system.cpu.freeList: Freeing register 144 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 144
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107518.
34235000: system.cpu.rename: set renameMap 1 -> 50, freeList addReg 30
34235000: system.cpu.freeList: Freeing register 30 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 30
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107515.
34235000: system.cpu.rename: set renameMap 14 -> 86, freeList addReg 110
34235000: system.cpu.freeList: Freeing register 110 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 110
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107514.
34235000: system.cpu.rename: set renameMap 10 -> 164, freeList addReg 211
34235000: system.cpu.freeList: Freeing register 211 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 211
34235000: global: look up arch_reg is 10 , vir_reg is 211
34235000: global: lookup vir map for physical reg,vir_reg is 211 freelist freenum is 43
34235000: global: the phys_reg is 0x56f10d8, map size is 256
34235000: system.cpu.vir_freelist: Freeing register 18 (IntRegClass).
34235000: global: simpleFreeList addPhysReg 18, cnt_ref_size is 256
34235000: system.cpu.scoreboard: get into unset reg func reg id is 211
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107513.
34235000: system.cpu.rename: set renameMap 15 -> 231, freeList addReg 133
34235000: system.cpu.freeList: Freeing register 133 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 133
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107510.
34235000: system.cpu.rename: set renameMap 15 -> 184, freeList addReg 231
34235000: system.cpu.freeList: Freeing register 231 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 231
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107509.
34235000: system.cpu.rename: set renameMap 15 -> 221, freeList addReg 184
34235000: system.cpu.freeList: Freeing register 184 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 184
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107507.
34235000: system.cpu.rename: set renameMap 15 -> 68, freeList addReg 221
34235000: system.cpu.freeList: Freeing register 221 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 221
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107505.
34235000: system.cpu.rename: set renameMap 8 -> 216, freeList addReg 245
34235000: system.cpu.freeList: Freeing register 245 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 245
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107504.
34235000: system.cpu.rename: set renameMap 18 -> 113, freeList addReg 171
34235000: system.cpu.freeList: Freeing register 171 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 171
34235000: global: look up arch_reg is 18 , vir_reg is 171
34235000: global: lookup vir map for physical reg,vir_reg is 171 freelist freenum is 44
34235000: global: the phys_reg is 0x56f148c, map size is 256
34235000: system.cpu.vir_freelist: Freeing register 97 (IntRegClass).
34235000: global: simpleFreeList addPhysReg 97, cnt_ref_size is 256
34235000: system.cpu.scoreboard: get into unset reg func reg id is 171
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107503.
34235000: system.cpu.rename: set renameMap 9 -> 109, freeList addReg 108
34235000: system.cpu.freeList: Freeing register 108 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 108
34235000: global: look up arch_reg is 9 , vir_reg is 108
34235000: global: lookup vir map for physical reg,vir_reg is 108 freelist freenum is 44
34235000: global: the phys_reg is 0x56f1978, map size is 256
34235000: system.cpu.vir_freelist: Freeing register 202 (IntRegClass).
34235000: global: simpleFreeList addPhysReg 202, cnt_ref_size is 256
34235000: system.cpu.scoreboard: get into unset reg func reg id is 108
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107498.
34235000: system.cpu.rename: set renameMap 2 -> 107, freeList addReg 72
34235000: system.cpu.freeList: Freeing register 72 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 72
34235000: global: look up arch_reg is 2 , vir_reg is 72
34235000: global: lookup vir map for physical reg,vir_reg is 72 freelist freenum is 44
34235000: global: the phys_reg is 0x56f139c, map size is 256
34235000: system.cpu.vir_freelist: Freeing register 77 (IntRegClass).
34235000: global: simpleFreeList addPhysReg 77, cnt_ref_size is 256
34235000: system.cpu.scoreboard: get into unset reg func reg id is 72
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107497.
34235000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107496.
34235000: system.cpu.rename: set renameMap 12 -> 209, freeList addReg 239
34235000: system.cpu.freeList: Freeing register 239 (IntRegClass).
34235000: system.cpu.scoreboard: getreg phys_reg is 239
34235000: system.cpu.rename: Activity this cycle.
34235000: system.cpu: Activity: 13
34235000: system.cpu.rename: remove commited inst finish
34235000: system.cpu.iew: Issue: Processing [tid:0]
34235000: system.cpu.iew: [tid:0]: Squashing all instructions.
34235000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
34235000: system.cpu.iq: [tid:0]: Squashing until sequence number 107495!
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107517] PC (0x1367c=>0x13680).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107517] squashed remove dependgraph 133
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107516] PC (0x13678=>0x1367c).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107516] squashed remove dependgraph 245
34235000: system.cpu.iq: Instruction [sn:107516] squashed remove dependgraph 110
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107515] PC (0x13674=>0x13678).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107515] squashed remove dependgraph 133
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107513] PC (0x1366c=>0x13670).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107513] squashed remove dependgraph 245
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107512] PC (0x13668=>0x1366c).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107512] squashed remove dependgraph 231
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107511] PC (0x13664=>0x13668).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107511] squashed remove dependgraph 245
34235000: system.cpu.iq: Instruction [sn:107511] squashed remove dependgraph 231
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107510] PC (0x13660=>0x13664).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107510] squashed remove dependgraph 184
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107509] PC (0x1365c=>0x13660).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107509] squashed remove dependgraph 245
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107508] PC (0x13654=>0x13658).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107508] squashed remove dependgraph 221
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107507] PC (0x13650=>0x13654).(0=>1) squashed.
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107505] PC (0x13648=>0x1364c).(0=>1) squashed.
34235000: system.cpu.iq: Instruction [sn:107505] squashed remove dependgraph 239
34235000: system.cpu.iq: [tid:0]: Instruction [sn:107496] PC (0x13610=>0x13614).(0=>1) squashed.
34235000: system.cpu.memDep0: Squashing inst [sn:107517]
34235000: system.cpu.memDep0: Squashing inst [sn:107516]
34235000: system.cpu.memDep0: Squashing inst [sn:107513]
34235000: system.cpu.memDep0: Squashing inst [sn:107511]
34235000: system.cpu.memDep0: Squashing inst [sn:107509]
34235000: system.cpu.memDep0: Squashing inst [sn:107507]
34235000: system.cpu.memDep0: Squashing inst [sn:107496]
34235000: global: StoreSet: Squashing until inum 107495
34235000: global: Squashed [sn:107511]
34235000: system.cpu.iew.lsq.thread0: Squashing until [sn:107495]!(Loads:5 Stores:7)
34235000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1366c=>0x13670).(0=>1) squashed, [sn:107513]
34235000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x1365c=>0x13660).(0=>1) squashed, [sn:107509]
34235000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x13650=>0x13654).(0=>1) squashed, [sn:107507]
34235000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x13610=>0x13614).(0=>1) squashed, [sn:107496]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x1367c=>0x13680).(0=>1) squashed, idx:5 [sn:107517]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x13678=>0x1367c).(0=>1) squashed, idx:4 [sn:107516]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x13664=>0x13668).(0=>1) squashed, idx:3 [sn:107511]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x1363c=>0x13640).(0=>1) squashed, idx:2 [sn:107502]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x13638=>0x1363c).(0=>1) squashed, idx:1 [sn:107501]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x13634=>0x13638).(0=>1) squashed, idx:0 [sn:107500]
34235000: system.cpu.iew.lsq.thread0: Store Instruction PC (0x13630=>0x13634).(0=>1) squashed, idx:32 [sn:107499]
34235000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:107495].
34235000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
34235000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34235000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34235000: system.cpu.iq: Not able to schedule any instructions.
34235000: system.cpu.iew: Processing [tid:0]
34235000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34235000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34235000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34235000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34235000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34235000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34235000: system.cpu.iew: Activity this cycle.
34235000: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
34235000: system.cpu.rob: [tid:0]: Squashing instructions until [sn:107495].
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1365c=>0x13660).(0=>1), seq num 107509.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13654=>0x13658).(0=>1), seq num 107508.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13650=>0x13654).(0=>1), seq num 107507.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1364c=>0x13650).(0=>1), seq num 107506.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13648=>0x1364c).(0=>1), seq num 107505.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13644=>0x13648).(0=>1), seq num 107504.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13640=>0x13644).(0=>1), seq num 107503.
34235000: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1363c=>0x13640).(0=>1), seq num 107502.
34235000: system.cpu.commit: [tid:0]: Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and ready to commit
34235000: system.cpu.commit: [tid:0]: ROB has 25 insts & 167 free entries.
34235000: system.cpu.commit: Activity This Cycle.
34235000: system.cpu: FullO3CPU tick checkpoint 0
34235000: system.cpu: FullO3CPU tick checkpoint 0.1
34235000: system.cpu: FullO3CPU tick checkpoint 0.2
34235000: system.cpu: FullO3CPU tick checkpoint 0.3
34235000: system.cpu: FullO3CPU tick checkpoint 0.4
34235000: global: ~DefaultIEWDefaultCommit()
34235000: global: DefaultIEWDefaultCommit()
34235000: system.cpu: FullO3CPU tick checkpoint 0.5
34235000: system.cpu: Activity: 12
34235000: system.cpu: FullO3CPU tick checkpoint 1
34235000: system.cpu: Removing instruction, [tid:0] [sn:107533] PC (0x136bc=>0x136c0).(0=>1)
 dest reg 0x56f17b0 : 0x56f197834235000: system.cpu: Removing instruction, [tid:0] [sn:107532] PC (0x136b8=>0x136bc).(0=>1)
 dest reg 0x56f1990 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107531] PC (0x136b4=>0x136b8).(0=>1)
 dest reg 0x56f1534 : 0x56f135434235000: system.cpu: Removing instruction, [tid:0] [sn:107530] PC (0x136b0=>0x136b4).(0=>1)
 dest reg 0x56f1000 : 0x4e980f034235000: system.cpu: Removing instruction, [tid:0] [sn:107529] PC (0x136ac=>0x136b0).(0=>1)
 dest reg 0x56f1300 : 0x56f126434235000: system.cpu: Removing instruction, [tid:0] [sn:107528] PC (0x136a8=>0x136ac).(0=>1)
 dest reg 0x56f1924 : 0x56f113834235000: system.cpu: Removing instruction, [tid:0] [sn:107527] PC (0x136a4=>0x136a8).(0=>1)
 dest reg 0x56f1984 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107526] PC (0x136a0=>0x136a4).(0=>1)
 dest reg 0x56f1a38 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107525] PC (0x1369c=>0x136a0).(0=>1)
 dest reg 0x56f14b0 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107524] PC (0x13698=>0x1369c).(0=>1)
 dest reg 0x56f1270 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107523] PC (0x13694=>0x13698).(0=>1)
 dest reg 0x56f1000 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107522] PC (0x13690=>0x13694).(0=>1)
 dest reg 0x56f12a0 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107521] PC (0x1368c=>0x13690).(0=>1)
 dest reg 0x56f15dc : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107520] PC (0x13688=>0x1368c).(0=>1)
 dest reg 0x56f11bc : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107519] PC (0x13684=>0x13688).(0=>1)
 dest reg 0x56f16c0 : 034235000: system.cpu: Removing instruction, [tid:0] [sn:107518] PC (0x13680=>0x13684).(0=>1)
 dest reg 0x56f1168 : 034235000: system.cpu: FullO3CPU tick checkpoint 2
34235000: system.cpu: Scheduling next tick!
34235500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34235500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
34235500: system.cpu.fetch: Running stage.
34235500: system.cpu.fetch: Attempting to fetch from [tid:0]
34235500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x10938=>0x1093c).(0=>1).
34235500: system.cpu.fetch: [tid:0] Fetching cache line 0x10900 for addr 0x10938
34235500: system.cpu: CPU already running.
34235500: system.cpu.fetch: Fetch: Doing instruction read.
34235500: system.cpu.fetch: [tid:0]: Doing Icache access.
34235500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34235500: system.cpu.fetch: Deactivating stage.
34235500: system.cpu: Activity: 11
34235500: system.cpu.decode: Processing [tid:0]
34235500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
34235500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34235500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34235500: system.cpu.rename: Processing [tid:0]
34235500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 167, Free LQ: 32, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34235500: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34235500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 5, loads dispatchedToLQ: 0
34235500: system.cpu.rename: [tid:0]: Done squashing, switching to running.
34235500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34235500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34235500: system.cpu.rename: remove commited inst finish
34235500: system.cpu.iew: Issue: Processing [tid:0]
34235500: system.cpu.iew: [tid:0]: ROB is still squashing.
34235500: system.cpu.iew: [tid:0]: Removing incoming rename instructions
34235500: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
34235500: system.cpu.iew: [tid:0]: Blocking.
34235500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34235500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34235500: system.cpu.iq: Not able to schedule any instructions.
34235500: system.cpu.iew: Processing [tid:0]
34235500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34235500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34235500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34235500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34235500: system.cpu.iew: Activity this cycle.
34235500: system.cpu: Activity: 12
34235500: system.cpu.commit: [tid:0]: Still Squashing, cannot commit any insts this cycle.
34235500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:107495].
34235500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13638=>0x1363c).(0=>1), seq num 107501.
34235500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13634=>0x13638).(0=>1), seq num 107500.
34235500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13630=>0x13634).(0=>1), seq num 107499.
34235500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x1362c=>0x13630).(0=>1), seq num 107498.
34235500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13614=>0x1362c).(0=>1), seq num 107497.
34235500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13610=>0x13614).(0=>1), seq num 107496.
34235500: system.cpu.rob: [tid:0]: Done squashing instructions.
34235500: system.cpu.commit: [tid:0]: Instruction [sn:107493] PC (0x13604=>0x13608).(0=>1) is head of ROB and ready to commit
34235500: system.cpu.commit: [tid:0]: ROB has 25 insts & 167 free entries.
34235500: system.cpu.commit: Activity This Cycle.
34235500: system.cpu: FullO3CPU tick checkpoint 0
34235500: system.cpu: FullO3CPU tick checkpoint 0.1
34235500: system.cpu: FullO3CPU tick checkpoint 0.2
34235500: system.cpu: FullO3CPU tick checkpoint 0.3
34235500: system.cpu: FullO3CPU tick checkpoint 0.4
34235500: global: ~DefaultIEWDefaultCommit()
34235500: global: DefaultIEWDefaultCommit()
34235500: system.cpu: FullO3CPU tick checkpoint 0.5
34235500: system.cpu: Activity: 11
34235500: system.cpu: FullO3CPU tick checkpoint 1
34235500: system.cpu: FullO3CPU tick checkpoint 2
34235500: system.cpu: Scheduling next tick!
34236000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34236000: system.cpu.fetch: Running stage.
34236000: system.cpu.fetch: There are no more threads available to fetch from.
34236000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34236000: system.cpu.decode: Processing [tid:0]
34236000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34236000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34236000: system.cpu.rename: Processing [tid:0]
34236000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 167, Free LQ: 32, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34236000: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34236000: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
34236000: system.cpu.rename: [tid:0]: Blocking.
34236000: system.cpu.rename: Activity this cycle.
34236000: system.cpu: Activity: 12
34236000: system.cpu.rename: remove commited inst finish
34236000: system.cpu.iew: Issue: Processing [tid:0]
34236000: system.cpu.iew: [tid:0]: ROB is still squashing.
34236000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
34236000: system.cpu.iew: [tid:0]: Stall from Commit stage detected.
34236000: system.cpu.iew: [tid:0]: Blocking.
34236000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34236000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34236000: system.cpu.iq: Not able to schedule any instructions.
34236000: system.cpu.iew: Processing [tid:0]
34236000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34236000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34236000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34236000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34236000: system.cpu.iew: Activity this cycle.
34236000: system.cpu.commit: Getting instructions from Rename stage.
34236000: system.cpu.commit: Trying to commit instructions in the ROB.
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107493] [tid:0]
34236000: system.cpu.commit: Committing instruction with [sn:107493] PC (0x13604=>0x13608).(0=>1)
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13604=>0x13608).(0=>1), [sn:107493]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13604=>0x13608).(0=>1) [sn:107493]
34236000: global: RegFile: Access to int register 149, has data 0x10938
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107494] [tid:0]
34236000: system.cpu.commit: Committing instruction with [sn:107494] PC (0x13608=>0x1360c).(0=>1)
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13608=>0x1360c).(0=>1), [sn:107494]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13608=>0x1360c).(0=>1) [sn:107494]
34236000: global: RegFile: Access to int register 23, has data 0x7ffffffffffffe90
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107495] [tid:0]
34236000: system.cpu.commit: Committing instruction with [sn:107495] PC (0x1360c=>0x10938).(0=>1)
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1360c=>0x10938).(0=>1), [sn:107495]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1360c=>0x10938).(0=>1) [sn:107495]
34236000: global: RegFile: Access to int register 0, has data 0
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107496] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13610=>0x13614).(0=>1), [sn:107496]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13610=>0x13614).(0=>1) [sn:107496]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107497] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13614=>0x1362c).(0=>1), [sn:107497]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13614=>0x1362c).(0=>1) [sn:107497]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107498] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1362c=>0x13630).(0=>1), [sn:107498]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1362c=>0x13630).(0=>1) [sn:107498]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107499] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13630=>0x13634).(0=>1), [sn:107499]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13630=>0x13634).(0=>1) [sn:107499]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107500] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13634=>0x13638).(0=>1), [sn:107500]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13634=>0x13638).(0=>1) [sn:107500]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107501] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13638=>0x1363c).(0=>1), [sn:107501]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13638=>0x1363c).(0=>1) [sn:107501]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107502] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1363c=>0x13640).(0=>1), [sn:107502]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1363c=>0x13640).(0=>1) [sn:107502]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107503] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13640=>0x13644).(0=>1), [sn:107503]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13640=>0x13644).(0=>1) [sn:107503]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107504] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13644=>0x13648).(0=>1), [sn:107504]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13644=>0x13648).(0=>1) [sn:107504]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107505] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13648=>0x1364c).(0=>1), [sn:107505]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13648=>0x1364c).(0=>1) [sn:107505]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107506] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1364c=>0x13650).(0=>1), [sn:107506]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1364c=>0x13650).(0=>1) [sn:107506]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107507] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13650=>0x13654).(0=>1), [sn:107507]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13650=>0x13654).(0=>1) [sn:107507]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107508] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13654=>0x13658).(0=>1), [sn:107508]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13654=>0x13658).(0=>1) [sn:107508]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107509] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1365c=>0x13660).(0=>1), [sn:107509]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1365c=>0x13660).(0=>1) [sn:107509]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107510] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13660=>0x13664).(0=>1), [sn:107510]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13660=>0x13664).(0=>1) [sn:107510]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107511] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13664=>0x13668).(0=>1), [sn:107511]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13664=>0x13668).(0=>1) [sn:107511]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107512] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13668=>0x1366c).(0=>1), [sn:107512]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13668=>0x1366c).(0=>1) [sn:107512]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107513] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1366c=>0x13670).(0=>1), [sn:107513]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1366c=>0x13670).(0=>1) [sn:107513]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107514] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13670=>0x13674).(0=>1), [sn:107514]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13670=>0x13674).(0=>1) [sn:107514]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107515] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13674=>0x13678).(0=>1), [sn:107515]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13674=>0x13678).(0=>1) [sn:107515]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107516] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13678=>0x1367c).(0=>1), [sn:107516]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x13678=>0x1367c).(0=>1) [sn:107516]
34236000: system.cpu.commit: Trying to commit head instruction, [sn:107517] [tid:0]
34236000: system.cpu.commit: Retiring squashed instruction from ROB.
34236000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1367c=>0x13680).(0=>1), [sn:107517]
34236000: system.cpu: Removing committed instruction [tid:0] PC (0x1367c=>0x13680).(0=>1) [sn:107517]
34236000: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34236000: system.cpu.commit: Activity This Cycle.
34236000: system.cpu.commit: Deactivating stage.
34236000: system.cpu: Activity: 11
34236000: system.cpu: FullO3CPU tick checkpoint 0
34236000: system.cpu: FullO3CPU tick checkpoint 0.1
34236000: system.cpu: FullO3CPU tick checkpoint 0.2
34236000: system.cpu: FullO3CPU tick checkpoint 0.3
34236000: system.cpu: FullO3CPU tick checkpoint 0.4
34236000: global: ~DefaultIEWDefaultCommit()
34236000: global: DefaultIEWDefaultCommit()
34236000: system.cpu: FullO3CPU tick checkpoint 0.5
34236000: system.cpu: Activity: 10
34236000: system.cpu: FullO3CPU tick checkpoint 1
34236000: system.cpu: Removing instruction, [tid:0] [sn:107493] PC (0x13604=>0x13608).(0=>1)
 dest reg 0x56f1258 : 0x56f16fc34236000: system.cpu: Removing instruction, [tid:0] [sn:107494] PC (0x13608=>0x1360c).(0=>1)
 dest reg 0x56f1504 : 0x56f111434236000: system.cpu: Removing instruction, [tid:0] [sn:107495] PC (0x1360c=>0x10938).(0=>1)
 dest reg 0x56f1000 : 0x4e97b8034236000: system.cpu: Removing instruction, [tid:0] [sn:107496] PC (0x13610=>0x13614).(0=>1)
 dest reg 0x56f1b34 : 034236000: global: DynInst: [sn:107496] Instruction destroyed. Instcount for system.cpu = 40
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107497] PC (0x13614=>0x1362c).(0=>1)
 dest reg 0x56f1000 : 0x4e9805034236000: global: DynInst: [sn:107497] Instruction destroyed. Instcount for system.cpu = 39
34236000: global: ~BaseDynInst checkpoint 0
34236000: global: get into ~InstResult
34236000: system.cpu: Removing instruction, [tid:0] [sn:107498] PC (0x1362c=>0x13630).(0=>1)
 dest reg 0x56f1360 : 0x56f139c34236000: global: DynInst: [sn:107498] Instruction destroyed. Instcount for system.cpu = 38
34236000: global: ~BaseDynInst checkpoint 0
34236000: global: get into ~InstResult
34236000: system.cpu: Removing instruction, [tid:0] [sn:107499] PC (0x13630=>0x13634).(0=>1)
 dest reg 0x56f1000 : 034236000: global: DynInst: [sn:107499] Instruction destroyed. Instcount for system.cpu = 37
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107500] PC (0x13634=>0x13638).(0=>1)
 dest reg 0x56f1438 : 0x56f100034236000: global: DynInst: [sn:107500] Instruction destroyed. Instcount for system.cpu = 36
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107501] PC (0x13638=>0x1363c).(0=>1)
 dest reg 0x56f16cc : 034236000: global: DynInst: [sn:107501] Instruction destroyed. Instcount for system.cpu = 35
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107502] PC (0x1363c=>0x13640).(0=>1)
 dest reg 0x56f16e4 : 0x56f1a6834236000: system.cpu: Removing instruction, [tid:0] [sn:107503] PC (0x13640=>0x13644).(0=>1)
 dest reg 0x56f1510 : 0x56f197834236000: system.cpu: Removing instruction, [tid:0] [sn:107504] PC (0x13644=>0x13648).(0=>1)
 dest reg 0x56f1804 : 0x56f148c34236000: system.cpu: Removing instruction, [tid:0] [sn:107505] PC (0x13648=>0x1364c).(0=>1)
 dest reg 0x56f1b7c : 034236000: global: DynInst: [sn:107505] Instruction destroyed. Instcount for system.cpu = 34
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107506] PC (0x1364c=>0x13650).(0=>1)
 dest reg 0x56f1138 : 0x56f100034236000: system.cpu: Removing instruction, [tid:0] [sn:107507] PC (0x13650=>0x13654).(0=>1)
 dest reg 0x56f1a5c : 034236000: system.cpu: Removing instruction, [tid:0] [sn:107508] PC (0x13654=>0x13658).(0=>1)
 dest reg 0x56f10e4 : 0x56f13fc34236000: global: DynInst: [sn:107508] Instruction destroyed. Instcount for system.cpu = 33
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107509] PC (0x1365c=>0x13660).(0=>1)
 dest reg 0x56f18a0 : 034236000: global: DynInst: [sn:107509] Instruction destroyed. Instcount for system.cpu = 32
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107510] PC (0x13660=>0x13664).(0=>1)
 dest reg 0x56f1ad4 : 034236000: global: DynInst: [sn:107510] Instruction destroyed. Instcount for system.cpu = 31
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107511] PC (0x13664=>0x13668).(0=>1)
 dest reg 0x577078c : 0x577000034236000: global: DynInst: [sn:107511] Instruction destroyed. Instcount for system.cpu = 30
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107512] PC (0x13668=>0x1366c).(0=>1)
 dest reg 0x56f160c : 0x56f100034236000: global: DynInst: [sn:107512] Instruction destroyed. Instcount for system.cpu = 29
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107513] PC (0x1366c=>0x13670).(0=>1)
 dest reg 0x56f163c : 034236000: global: DynInst: [sn:107513] Instruction destroyed. Instcount for system.cpu = 28
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107514] PC (0x13670=>0x13674).(0=>1)
 dest reg 0x56f19e4 : 0x56f10d834236000: system.cpu: Removing instruction, [tid:0] [sn:107515] PC (0x13674=>0x13678).(0=>1)
 dest reg 0x56f1528 : 034236000: global: DynInst: [sn:107515] Instruction destroyed. Instcount for system.cpu = 27
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107516] PC (0x13678=>0x1367c).(0=>1)
 dest reg 0x56f17d4 : 034236000: global: DynInst: [sn:107516] Instruction destroyed. Instcount for system.cpu = 26
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: Removing instruction, [tid:0] [sn:107517] PC (0x1367c=>0x13680).(0=>1)
 dest reg 0x56f12ac : 034236000: global: DynInst: [sn:107517] Instruction destroyed. Instcount for system.cpu = 25
34236000: global: ~BaseDynInst checkpoint 0
34236000: system.cpu: FullO3CPU tick checkpoint 2
34236000: system.cpu: Scheduling next tick!
34236500: system.cpu.icache_port: Fetch unit received timing
34236500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34236500: system.cpu: CPU already running.
34236500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34236500: system.cpu.fetch: Activating stage.
34236500: system.cpu: Activity: 11
34236500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34236500: system.cpu.fetch: Running stage.
34236500: system.cpu.fetch: Attempting to fetch from [tid:0]
34236500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34236500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34236500: global: Requesting bytes 0x0001c7b7 from address 0x10938
34236500: global: Decoding instruction 0x0001c7b7 at address 0x10938
34236500: global: DynInst: [sn:107534] Instruction created. Instcount for system.cpu = 26
34236500: system.cpu.fetch: [tid:0]: Instruction PC 0x10938 (0) created [sn:107534].
34236500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 114688
34236500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34236500: global: Requesting bytes 0xa9078513 from address 0x1093c
34236500: global: Decoding instruction 0xa9078513 at address 0x1093c
34236500: global: DynInst: [sn:107535] Instruction created. Instcount for system.cpu = 27
34236500: system.cpu.fetch: [tid:0]: Instruction PC 0x1093c (0) created [sn:107535].
34236500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a5, -1392
34236500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34236500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x10940=>0x10944).(0=>1).
34236500: system.cpu.fetch: [tid:0] Fetching cache line 0x10940 for addr 0x10940
34236500: system.cpu: CPU already running.
34236500: system.cpu.fetch: Fetch: Doing instruction read.
34236500: system.cpu.fetch: [tid:0]: Doing Icache access.
34236500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34236500: system.cpu.fetch: Deactivating stage.
34236500: system.cpu: Activity: 10
34236500: system.cpu.fetch: [tid:0][sn:107534]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34236500: system.cpu.fetch: [tid:0][sn:107535]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34236500: system.cpu.fetch: Activity this cycle.
34236500: system.cpu: Activity: 11
34236500: system.cpu.decode: Processing [tid:0]
34236500: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
34236500: system.cpu.decode: [tid:0]: Blocking.
34236500: system.cpu.decode: Activity this cycle.
34236500: system.cpu.rename: Processing [tid:0]
34236500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34236500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34236500: system.cpu.rename: [tid:0]: Stall from IEW stage detected.
34236500: system.cpu.rename: [tid:0]: Blocking.
34236500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:107495].
34236500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166820, [sn:107493].
34236500: system.cpu.rename: hb_it newPhysReg is 50 prevPhysReg is 179
34236500: system.cpu.freeList: Freeing register 179 (IntRegClass).
34236500: system.cpu.scoreboard: get into unset reg func reg id is 179
34236500: global: look up arch_reg is 1 , vir_reg is 179
34236500: global: lookup vir map for physical reg,vir_reg is 179 freelist freenum is 44
34236500: global: the phys_reg is 0x56f1828, map size is 256
34236500: system.cpu.vir_freelist: Freeing register 174 (IntRegClass).
34236500: global: simpleFreeList addPhysReg 174, cnt_ref_size is 256
34236500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166004, [sn:107494].
34236500: system.cpu.rename: hb_it newPhysReg is 107 prevPhysReg is 111
34236500: system.cpu.freeList: Freeing register 111 (IntRegClass).
34236500: system.cpu.scoreboard: get into unset reg func reg id is 111
34236500: global: look up arch_reg is 2 , vir_reg is 111
34236500: global: lookup vir map for physical reg,vir_reg is 111 freelist freenum is 45
34236500: global: the phys_reg is 0x56f1354, map size is 256
34236500: system.cpu.vir_freelist: Freeing register 71 (IntRegClass).
34236500: global: simpleFreeList addPhysReg 71, cnt_ref_size is 256
34236500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164672, [sn:107495].
34236500: system.cpu.rename: hb_it newPhysReg is 0 prevPhysReg is 0
34236500: system.cpu.rename: remove commited inst finish
34236500: system.cpu.iew: Issue: Processing [tid:0]
34236500: system.cpu.iew: [tid:0]: Done blocking, switching to unblocking.
34236500: system.cpu.iew: [tid:0]: Reading instructions out of the skid buffer 0.
34236500: system.cpu.iew: [tid:0]: Done unblocking.
34236500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34236500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34236500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34236500: system.cpu.iq: Not able to schedule any instructions.
34236500: system.cpu.iew: Processing [tid:0]
34236500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13604=>0x13608).(0=>1)
34236500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107495]
34236500: global: DynInst: [sn:107493] Instruction destroyed. Instcount for system.cpu = 26
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: get into ~InstResult
34236500: global: DynInst: [sn:107494] Instruction destroyed. Instcount for system.cpu = 25
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: get into ~InstResult
34236500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34236500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34236500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34236500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34236500: system.cpu.iew: Activity this cycle.
34236500: system.cpu.commit: Getting instructions from Rename stage.
34236500: system.cpu.commit: Trying to commit instructions in the ROB.
34236500: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34236500: system.cpu: FullO3CPU tick checkpoint 0
34236500: system.cpu: FullO3CPU tick checkpoint 0.1
34236500: system.cpu: FullO3CPU tick checkpoint 0.2
34236500: system.cpu: FullO3CPU tick checkpoint 0.3
34236500: system.cpu: FullO3CPU tick checkpoint 0.4
34236500: global: ~DefaultIEWDefaultCommit()
34236500: global: DynInst: [sn:107507] Instruction destroyed. Instcount for system.cpu = 24
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: DynInst: [sn:107506] Instruction destroyed. Instcount for system.cpu = 23
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: DynInst: [sn:107504] Instruction destroyed. Instcount for system.cpu = 22
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: get into ~InstResult
34236500: global: DynInst: [sn:107503] Instruction destroyed. Instcount for system.cpu = 21
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: get into ~InstResult
34236500: global: DynInst: [sn:107502] Instruction destroyed. Instcount for system.cpu = 20
34236500: global: ~BaseDynInst checkpoint 0
34236500: global: DefaultIEWDefaultCommit()
34236500: system.cpu: FullO3CPU tick checkpoint 0.5
34236500: system.cpu: Activity: 10
34236500: system.cpu: FullO3CPU tick checkpoint 1
34236500: system.cpu: FullO3CPU tick checkpoint 2
34236500: system.cpu: Scheduling next tick!
34237000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34237000: system.cpu.fetch: Running stage.
34237000: system.cpu.fetch: There are no more threads available to fetch from.
34237000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34237000: system.cpu.decode: Processing [tid:0]
34237000: system.cpu.decode: [tid:0]: Stall fom Rename stage detected.
34237000: system.cpu.decode: [tid:0]: Blocking.
34237000: system.cpu.decode: Inserting [tid:0][sn:107534] PC: (0x10938=>0x1093c).(0=>1) into decode skidBuffer 1
34237000: system.cpu.decode: Inserting [tid:0][sn:107535] PC: (0x1093c=>0x10940).(0=>1) into decode skidBuffer 2
34237000: system.cpu.rename: Processing [tid:0]
34237000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 32, Free SQ: 33, FreeRM 31(223 224 255 31 0)
34237000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34237000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
34237000: system.cpu.rename: [tid:0]: Done blocking, switching to unblocking.
34237000: system.cpu.rename: [tid:0]: Trying to unblock.
34237000: system.cpu.rename: [tid:0]: Done unblocking.
34237000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34237000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34237000: system.cpu.rename: Activity this cycle.
34237000: system.cpu: Activity: 11
34237000: system.cpu.rename: remove commited inst finish
34237000: system.cpu.iew: Issue: Processing [tid:0]
34237000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34237000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34237000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34237000: system.cpu.iq: Not able to schedule any instructions.
34237000: system.cpu.iew: Processing [tid:0]
34237000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34237000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34237000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34237000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34237000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34237000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34237000: system.cpu.iew: Activity this cycle.
34237000: system.cpu.commit: Getting instructions from Rename stage.
34237000: system.cpu.commit: Trying to commit instructions in the ROB.
34237000: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34237000: system.cpu: FullO3CPU tick checkpoint 0
34237000: global: DynInst: [sn:107495] Instruction destroyed. Instcount for system.cpu = 19
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: get into ~InstResult
34237000: system.cpu: FullO3CPU tick checkpoint 0.1
34237000: system.cpu: FullO3CPU tick checkpoint 0.2
34237000: global: DynInst: [sn:107533] Instruction destroyed. Instcount for system.cpu = 18
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107532] Instruction destroyed. Instcount for system.cpu = 17
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107531] Instruction destroyed. Instcount for system.cpu = 16
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107530] Instruction destroyed. Instcount for system.cpu = 15
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107529] Instruction destroyed. Instcount for system.cpu = 14
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107528] Instruction destroyed. Instcount for system.cpu = 13
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107527] Instruction destroyed. Instcount for system.cpu = 12
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107526] Instruction destroyed. Instcount for system.cpu = 11
34237000: global: ~BaseDynInst checkpoint 0
34237000: system.cpu: FullO3CPU tick checkpoint 0.3
34237000: global: DynInst: [sn:107525] Instruction destroyed. Instcount for system.cpu = 10
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107524] Instruction destroyed. Instcount for system.cpu = 9
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107523] Instruction destroyed. Instcount for system.cpu = 8
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107522] Instruction destroyed. Instcount for system.cpu = 7
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107521] Instruction destroyed. Instcount for system.cpu = 6
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107520] Instruction destroyed. Instcount for system.cpu = 5
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107519] Instruction destroyed. Instcount for system.cpu = 4
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: DynInst: [sn:107518] Instruction destroyed. Instcount for system.cpu = 3
34237000: global: ~BaseDynInst checkpoint 0
34237000: system.cpu: FullO3CPU tick checkpoint 0.4
34237000: global: ~DefaultIEWDefaultCommit()
34237000: global: DynInst: [sn:107514] Instruction destroyed. Instcount for system.cpu = 2
34237000: global: ~BaseDynInst checkpoint 0
34237000: global: get into ~InstResult
34237000: global: DefaultIEWDefaultCommit()
34237000: system.cpu: FullO3CPU tick checkpoint 0.5
34237000: system.cpu: Activity: 10
34237000: system.cpu: FullO3CPU tick checkpoint 1
34237000: system.cpu: FullO3CPU tick checkpoint 2
34237000: system.cpu: Scheduling next tick!
34237500: system.cpu.icache_port: Fetch unit received timing
34237500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34237500: system.cpu: CPU already running.
34237500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34237500: system.cpu.fetch: Activating stage.
34237500: system.cpu: Activity: 11
34237500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34237500: system.cpu.fetch: Running stage.
34237500: system.cpu.fetch: Attempting to fetch from [tid:0]
34237500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34237500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34237500: global: Requesting bytes 0x701020ef from address 0x10940
34237500: global: Decoding instruction 0x701020ef at address 0x10940
34237500: global: DynInst: [sn:107536] Instruction created. Instcount for system.cpu = 3
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x10940 (0) created [sn:107536].
34237500: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 12032
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34237500: system.cpu.fetch: [tid:0]: [sn:107536]:Branch predicted to be not taken.
34237500: system.cpu.fetch: [tid:0]: [sn:107536] Branch predicted to go to (0x10944=>0x10948).(0=>1).
34237500: global: Requesting bytes 0xf7840793 from address 0x10944
34237500: global: Decoding instruction 0xf7840793 at address 0x10944
34237500: global: DynInst: [sn:107537] Instruction created. Instcount for system.cpu = 4
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x10944 (0) created [sn:107537].
34237500: system.cpu.fetch: [tid:0]: Instruction is: addi a5, s0, -136
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34237500: global: Requesting bytes 0x00078593 from address 0x10948
34237500: global: Decoding instruction 0x00078593 at address 0x10948
34237500: global: DynInst: [sn:107538] Instruction created. Instcount for system.cpu = 5
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x10948 (0) created [sn:107538].
34237500: system.cpu.fetch: [tid:0]: Instruction is: addi a1, a5, 0
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34237500: global: Requesting bytes 0x0001c7b7 from address 0x1094c
34237500: global: Decoding instruction 0x0001c7b7 at address 0x1094c
34237500: global: DynInst: [sn:107539] Instruction created. Instcount for system.cpu = 6
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x1094c (0) created [sn:107539].
34237500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 114688
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34237500: global: Requesting bytes 0xac878513 from address 0x10950
34237500: global: Decoding instruction 0xac878513 at address 0x10950
34237500: global: DynInst: [sn:107540] Instruction created. Instcount for system.cpu = 7
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x10950 (0) created [sn:107540].
34237500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a5, -1336
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34237500: global: Requesting bytes 0x46d020ef from address 0x10954
34237500: global: Decoding instruction 0x46d020ef at address 0x10954
34237500: global: DynInst: [sn:107541] Instruction created. Instcount for system.cpu = 8
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x10954 (0) created [sn:107541].
34237500: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 11372
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34237500: system.cpu.fetch: [tid:0]: [sn:107541]:Branch predicted to be not taken.
34237500: system.cpu.fetch: [tid:0]: [sn:107541] Branch predicted to go to (0x10958=>0x1095c).(0=>1).
34237500: global: Requesting bytes 0x0001c7b7 from address 0x10958
34237500: global: Decoding instruction 0x0001c7b7 at address 0x10958
34237500: global: DynInst: [sn:107542] Instruction created. Instcount for system.cpu = 9
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x10958 (0) created [sn:107542].
34237500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 114688
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34237500: global: Requesting bytes 0xae878513 from address 0x1095c
34237500: global: Decoding instruction 0xae878513 at address 0x1095c
34237500: global: DynInst: [sn:107543] Instruction created. Instcount for system.cpu = 10
34237500: system.cpu.fetch: [tid:0]: Instruction PC 0x1095c (0) created [sn:107543].
34237500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a5, -1304
34237500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34237500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34237500: system.cpu.fetch: Activity this cycle.
34237500: system.cpu: Activity: 12
34237500: system.cpu.decode: Processing [tid:0]
34237500: system.cpu.decode: [tid:0]: Done blocking, switching to unblocking.
34237500: system.cpu.decode: [tid:0]: Currently unblocking.
34237500: system.cpu.decode: [tid:0] Unblocking, removing insts from skid buffer.
34237500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34237500: system.cpu.decode: [tid:0]: Processing instruction [sn:107534] with PC (0x10938=>0x1093c).(0=>1)
34237500: system.cpu.decode: [tid:0]: Processing instruction [sn:107535] with PC (0x1093c=>0x10940).(0=>1)
34237500: system.cpu.decode: [tid:0]: Done unblocking.
34237500: system.cpu.decode: Activity this cycle.
34237500: system.cpu.rename: Processing [tid:0]
34237500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 33, Free SQ: 33, FreeRM 31(223 224 255 31 0)
34237500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34237500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34237500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34237500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34237500: system.cpu.rename: remove commited inst finish
34237500: system.cpu.iew: Issue: Processing [tid:0]
34237500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34237500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34237500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34237500: system.cpu.iq: Not able to schedule any instructions.
34237500: system.cpu.iew: Processing [tid:0]
34237500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34237500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34237500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34237500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34237500: system.cpu.commit: Getting instructions from Rename stage.
34237500: system.cpu.commit: Trying to commit instructions in the ROB.
34237500: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34237500: system.cpu: FullO3CPU tick checkpoint 0
34237500: system.cpu: FullO3CPU tick checkpoint 0.1
34237500: system.cpu: FullO3CPU tick checkpoint 0.2
34237500: system.cpu: FullO3CPU tick checkpoint 0.3
34237500: system.cpu: FullO3CPU tick checkpoint 0.4
34237500: global: ~DefaultIEWDefaultCommit()
34237500: global: DefaultIEWDefaultCommit()
34237500: system.cpu: FullO3CPU tick checkpoint 0.5
34237500: system.cpu: Activity: 11
34237500: system.cpu: FullO3CPU tick checkpoint 1
34237500: system.cpu: FullO3CPU tick checkpoint 2
34237500: system.cpu: Scheduling next tick!
34238000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34238000: system.cpu.fetch: Running stage.
34238000: system.cpu.fetch: Attempting to fetch from [tid:0]
34238000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34238000: global: Requesting bytes 0x6e1020ef from address 0x10960
34238000: global: Decoding instruction 0x6e1020ef at address 0x10960
34238000: global: DynInst: [sn:107544] Instruction created. Instcount for system.cpu = 11
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x10960 (0) created [sn:107544].
34238000: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 12000
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (9/32).
34238000: system.cpu.fetch: [tid:0]: [sn:107544]:Branch predicted to be not taken.
34238000: system.cpu.fetch: [tid:0]: [sn:107544] Branch predicted to go to (0x10964=>0x10968).(0=>1).
34238000: global: Requesting bytes 0x00a00513 from address 0x10964
34238000: global: Decoding instruction 0x00a00513 at address 0x10964
34238000: global: DynInst: [sn:107545] Instruction created. Instcount for system.cpu = 12
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x10964 (0) created [sn:107545].
34238000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, zero, 10
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (10/32).
34238000: global: Requesting bytes 0x4b1020ef from address 0x10968
34238000: global: Decoding instruction 0x4b1020ef at address 0x10968
34238000: global: DynInst: [sn:107546] Instruction created. Instcount for system.cpu = 13
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x10968 (0) created [sn:107546].
34238000: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 11440
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (11/32).
34238000: system.cpu.fetch: [tid:0]: [sn:107546]:Branch predicted to be not taken.
34238000: system.cpu.fetch: [tid:0]: [sn:107546] Branch predicted to go to (0x1096c=>0x10970).(0=>1).
34238000: global: Requesting bytes 0x000217b7 from address 0x1096c
34238000: global: Decoding instruction 0x000217b7 at address 0x1096c
34238000: global: DynInst: [sn:107547] Instruction created. Instcount for system.cpu = 14
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x1096c (0) created [sn:107547].
34238000: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 135168
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (12/32).
34238000: global: Requesting bytes 0xa807b707 from address 0x10970
34238000: global: Decoding instruction 0xa807b707 at address 0x10970
34238000: global: DynInst: [sn:107548] Instruction created. Instcount for system.cpu = 15
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x10970 (0) created [sn:107548].
34238000: system.cpu.fetch: [tid:0]: Instruction is: fld fa4, -1408(a5)
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (13/32).
34238000: global: Requesting bytes 0x9581b787 from address 0x10974
34238000: global: Decoding instruction 0x9581b787 at address 0x10974
34238000: global: DynInst: [sn:107549] Instruction created. Instcount for system.cpu = 16
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x10974 (0) created [sn:107549].
34238000: system.cpu.fetch: [tid:0]: Instruction is: fld fa5, -1704(gp)
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (14/32).
34238000: global: Requesting bytes 0x0af777d3 from address 0x10978
34238000: global: Decoding instruction 0x0af777d3 at address 0x10978
34238000: global: DynInst: [sn:107550] Instruction created. Instcount for system.cpu = 17
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x10978 (0) created [sn:107550].
34238000: system.cpu.fetch: [tid:0]: Instruction is: fsub_d fa5, fa4, fa5
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (15/32).
34238000: global: Requesting bytes 0x94f1b827 from address 0x1097c
34238000: global: Decoding instruction 0x94f1b827 at address 0x1097c
34238000: global: DynInst: [sn:107551] Instruction created. Instcount for system.cpu = 18
34238000: system.cpu.fetch: [tid:0]: Instruction PC 0x1097c (0) created [sn:107551].
34238000: system.cpu.fetch: [tid:0]: Instruction is: fsd fa5, -1712(gp)
34238000: system.cpu.fetch: [tid:0]: Fetch queue entry created (16/32).
34238000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34238000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x10980=>0x10984).(0=>1).
34238000: system.cpu.fetch: [tid:0] Fetching cache line 0x10980 for addr 0x10980
34238000: system.cpu: CPU already running.
34238000: system.cpu.fetch: Fetch: Doing instruction read.
34238000: system.cpu.fetch: [tid:0]: Doing Icache access.
34238000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34238000: system.cpu.fetch: Deactivating stage.
34238000: system.cpu: Activity: 10
34238000: system.cpu.fetch: [tid:0][sn:107536]: Sending instruction to decode from fetch queue. Fetch queue size: 16.
34238000: system.cpu.fetch: [tid:0][sn:107537]: Sending instruction to decode from fetch queue. Fetch queue size: 15.
34238000: system.cpu.fetch: [tid:0][sn:107538]: Sending instruction to decode from fetch queue. Fetch queue size: 14.
34238000: system.cpu.fetch: [tid:0][sn:107539]: Sending instruction to decode from fetch queue. Fetch queue size: 13.
34238000: system.cpu.fetch: [tid:0][sn:107540]: Sending instruction to decode from fetch queue. Fetch queue size: 12.
34238000: system.cpu.fetch: [tid:0][sn:107541]: Sending instruction to decode from fetch queue. Fetch queue size: 11.
34238000: system.cpu.fetch: [tid:0][sn:107542]: Sending instruction to decode from fetch queue. Fetch queue size: 10.
34238000: system.cpu.fetch: [tid:0][sn:107543]: Sending instruction to decode from fetch queue. Fetch queue size: 9.
34238000: system.cpu.fetch: Activity this cycle.
34238000: system.cpu: Activity: 11
34238000: system.cpu.decode: Processing [tid:0]
34238000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34238000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34238000: system.cpu.rename: Processing [tid:0]
34238000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 33, Free SQ: 33, FreeRM 31(223 224 255 31 0)
34238000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34238000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34238000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34238000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34238000: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34238000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34238000: system.cpu.rename: [tid:0]: Processing instruction [sn:107534] with PC (0x10938=>0x1093c).(0=>1).
34238000: system.cpu.rename: start rename src regs------------------------------------------------
34238000: system.cpu.rename: start rename dst regs------------------------------------------------
34238000: system.cpu.rename: renameDestRegs checkpoint 0
34238000: global: get into unified rename func
34238000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34238000: global: Renamed reg IntRegClass{15} to vir reg 81 (81) old mapping was 68 (68)
34238000: system.cpu.rename: Dest Rename result[0] is 81
34238000: system.cpu.scoreboard: get into unset reg func reg id is 81
34238000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 81 phys_reg is NULL 0.
34238000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=1), [sn:107534]. PC (0x10938=>0x1093c).(0=>1)
34238000: global: idx is 0, renamd_virdest is 81, renamed_dest should be NULL and is 0, previous_rename is 68
34238000: system.cpu.rename: toIEWIndex inst pc is (0x10938=>0x1093c).(0=>1)
34238000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34238000: system.cpu.rename: [tid:0]: Processing instruction [sn:107535] with PC (0x1093c=>0x10940).(0=>1).
34238000: system.cpu.rename: start rename src regs------------------------------------------------
34238000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 81
34238000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 81
34238000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34238000: system.cpu.scoreboard: getreg phys_reg is 81
34238000: system.cpu.rename: [tid:0]:virtual Register 81 (phys: 81) is not allocated.
34238000: global: idx is 0, vir_src is 81, physical reg is not allocated yet
34238000: system.cpu.rename: start rename dst regs------------------------------------------------
34238000: system.cpu.rename: renameDestRegs checkpoint 0
34238000: global: get into unified rename func
34238000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34238000: global: Renamed reg IntRegClass{10} to vir reg 10 (10) old mapping was 164 (164)
34238000: system.cpu.rename: Dest Rename result[0] is 10
34238000: system.cpu.scoreboard: get into unset reg func reg id is 10
34238000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 10 phys_reg is NULL 0.
34238000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=2), [sn:107535]. PC (0x1093c=>0x10940).(0=>1)
34238000: global: idx is 0, renamd_virdest is 10, renamed_dest should be NULL and is 0, previous_rename is 164
34238000: system.cpu.rename: toIEWIndex inst pc is (0x1093c=>0x10940).(0=>1)
34238000: system.cpu.rename: Activity this cycle.
34238000: system.cpu.rename: remove commited inst finish
34238000: system.cpu.iew: Issue: Processing [tid:0]
34238000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34238000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34238000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34238000: system.cpu.iq: Not able to schedule any instructions.
34238000: system.cpu.iew: Processing [tid:0]
34238000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34238000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34238000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34238000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34238000: system.cpu.commit: Getting instructions from Rename stage.
34238000: system.cpu.commit: Trying to commit instructions in the ROB.
34238000: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34238000: system.cpu: FullO3CPU tick checkpoint 0
34238000: system.cpu: FullO3CPU tick checkpoint 0.1
34238000: system.cpu: FullO3CPU tick checkpoint 0.2
34238000: system.cpu: FullO3CPU tick checkpoint 0.3
34238000: system.cpu: FullO3CPU tick checkpoint 0.4
34238000: global: ~DefaultIEWDefaultCommit()
34238000: global: DefaultIEWDefaultCommit()
34238000: system.cpu: FullO3CPU tick checkpoint 0.5
34238000: system.cpu: Activity: 10
34238000: system.cpu: FullO3CPU tick checkpoint 1
34238000: system.cpu: FullO3CPU tick checkpoint 2
34238000: system.cpu: Scheduling next tick!
34238500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34238500: system.cpu.fetch: Running stage.
34238500: system.cpu.fetch: There are no more threads available to fetch from.
34238500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34238500: system.cpu.fetch: [tid:0][sn:107544]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34238500: system.cpu.fetch: [tid:0][sn:107545]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34238500: system.cpu.fetch: [tid:0][sn:107546]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34238500: system.cpu.fetch: [tid:0][sn:107547]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34238500: system.cpu.fetch: [tid:0][sn:107548]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34238500: system.cpu.fetch: [tid:0][sn:107549]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34238500: system.cpu.fetch: [tid:0][sn:107550]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34238500: system.cpu.fetch: [tid:0][sn:107551]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34238500: system.cpu.fetch: Activity this cycle.
34238500: system.cpu: Activity: 11
34238500: system.cpu.decode: Processing [tid:0]
34238500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34238500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34238500: system.cpu.decode: [tid:0]: Processing instruction [sn:107536] with PC (0x10940=>0x10944).(0=>1)
34238500: system.cpu.decode: [tid:0]: [sn:107536] Squashing due to incorrect branch prediction detected at decode.
34238500: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:107536] (end=107551).
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107551] PC (0x1097c=>0x10980).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107550] PC (0x10978=>0x1097c).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107549] PC (0x10974=>0x10978).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107548] PC (0x10970=>0x10974).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107547] PC (0x1096c=>0x10970).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107546] PC (0x10968=>0x1096c).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107545] PC (0x10964=>0x10968).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107544] PC (0x10960=>0x10964).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107543] PC (0x1095c=>0x10960).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107542] PC (0x10958=>0x1095c).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107541] PC (0x10954=>0x10958).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107540] PC (0x10950=>0x10954).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107539] PC (0x1094c=>0x10950).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107538] PC (0x10948=>0x1094c).(0=>1)
34238500: system.cpu: Squashing instruction, [tid:0] [sn:107537] PC (0x10944=>0x10948).(0=>1)
34238500: system.cpu.decode: [sn:107536]: Updating predictions: PredPC: (0x13840=>0x13844).(0=>1)
34238500: system.cpu.decode: Activity this cycle.
34238500: system.cpu.rename: Processing [tid:0]
34238500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 33, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34238500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34238500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34238500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34238500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34238500: system.cpu.rename: remove commited inst finish
34238500: system.cpu.iew: Issue: Processing [tid:0]
34238500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34238500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34238500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34238500: system.cpu.iq: Not able to schedule any instructions.
34238500: system.cpu.iew: Processing [tid:0]
34238500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34238500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34238500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34238500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34238500: system.cpu.commit: Getting instructions from Rename stage.
34238500: system.cpu.commit: Inserting PC (0x10938=>0x1093c).(0=>1) [sn:107534] [tid:0] into ROB.
34238500: system.cpu.rob: Adding inst PC (0x10938=>0x1093c).(0=>1) to the ROB.
34238500: system.cpu.rob: [tid:0] Now has 1 instructions.
34238500: system.cpu.commit: Inserting PC (0x1093c=>0x10940).(0=>1) [sn:107535] [tid:0] into ROB.
34238500: system.cpu.rob: Adding inst PC (0x1093c=>0x10940).(0=>1) to the ROB.
34238500: system.cpu.rob: [tid:0] Now has 2 instructions.
34238500: system.cpu.commit: Trying to commit instructions in the ROB.
34238500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107534] PC (0x10938=>0x1093c).(0=>1) is head of ROB and not ready
34238500: system.cpu.commit: [tid:0]: ROB has 2 insts & 190 free entries.
34238500: system.cpu.commit: Activity This Cycle.
34238500: system.cpu: FullO3CPU tick checkpoint 0
34238500: system.cpu: FullO3CPU tick checkpoint 0.1
34238500: system.cpu: FullO3CPU tick checkpoint 0.2
34238500: system.cpu: FullO3CPU tick checkpoint 0.3
34238500: system.cpu: FullO3CPU tick checkpoint 0.4
34238500: global: ~DefaultIEWDefaultCommit()
34238500: global: DefaultIEWDefaultCommit()
34238500: system.cpu: FullO3CPU tick checkpoint 0.5
34238500: system.cpu: Activity: 10
34238500: system.cpu: FullO3CPU tick checkpoint 1
34238500: system.cpu: Removing instruction, [tid:0] [sn:107551] PC (0x1097c=>0x10980).(0=>1)
 dest reg 0x56f1990 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107550] PC (0x10978=>0x1097c).(0=>1)
 dest reg 0x56f1534 : 0x56f135434238500: system.cpu: Removing instruction, [tid:0] [sn:107549] PC (0x10974=>0x10978).(0=>1)
 dest reg 0x56f1000 : 0x4e980f034238500: system.cpu: Removing instruction, [tid:0] [sn:107548] PC (0x10970=>0x10974).(0=>1)
 dest reg 0x56f1300 : 0x56f126434238500: system.cpu: Removing instruction, [tid:0] [sn:107547] PC (0x1096c=>0x10970).(0=>1)
 dest reg 0x56f1924 : 0x56f113834238500: system.cpu: Removing instruction, [tid:0] [sn:107546] PC (0x10968=>0x1096c).(0=>1)
 dest reg 0x56f1984 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107545] PC (0x10964=>0x10968).(0=>1)
 dest reg 0x56f1a38 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107544] PC (0x10960=>0x10964).(0=>1)
 dest reg 0x56f14b0 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107543] PC (0x1095c=>0x10960).(0=>1)
 dest reg 0x56f1270 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107542] PC (0x10958=>0x1095c).(0=>1)
 dest reg 0x56f1000 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107541] PC (0x10954=>0x10958).(0=>1)
 dest reg 0x56f12a0 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107540] PC (0x10950=>0x10954).(0=>1)
 dest reg 0x56f15dc : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107539] PC (0x1094c=>0x10950).(0=>1)
 dest reg 0x56f11bc : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107538] PC (0x10948=>0x1094c).(0=>1)
 dest reg 0x56f16c0 : 034238500: system.cpu: Removing instruction, [tid:0] [sn:107537] PC (0x10944=>0x10948).(0=>1)
 dest reg 0x56f1168 : 034238500: system.cpu: FullO3CPU tick checkpoint 2
34238500: system.cpu: Scheduling next tick!
34239000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34239000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from decode.
34239000: system.cpu.fetch: Squashing from decode with PC = (0x13840=>0x13844).(0=>1)
34239000: system.cpu.fetch: [tid:0]: Squashing from decode.
34239000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x13840=>0x13844).(0=>1).
34239000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
34239000: system.cpu: Deleting instructions from instruction list that are from [tid:0] and above [sn:107536] (end=107536).
34239000: system.cpu.fetch: Running stage.
34239000: system.cpu.fetch: There are no more threads available to fetch from.
34239000: system.cpu.fetch: [tid:0]: Fetch is squashing!
34239000: system.cpu.fetch: [tid:0]: Activating stage.
34239000: system.cpu: Activity: 11
34239000: system.cpu.decode: Processing [tid:0]
34239000: system.cpu.decode: [tid:0]: Done squashing, switching to running.
34239000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34239000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107544] with PC (0x10960=>0x10964).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107544 with PC (0x10960=>0x10964).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107545] with PC (0x10964=>0x10968).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107545 with PC (0x10964=>0x10968).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107546] with PC (0x10968=>0x1096c).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107546 with PC (0x10968=>0x1096c).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107547] with PC (0x1096c=>0x10970).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107547 with PC (0x1096c=>0x10970).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107548] with PC (0x10970=>0x10974).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107548 with PC (0x10970=>0x10974).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107549] with PC (0x10974=>0x10978).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107549 with PC (0x10974=>0x10978).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107550] with PC (0x10978=>0x1097c).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107550 with PC (0x10978=>0x1097c).(0=>1) is squashed, skipping.
34239000: system.cpu.decode: [tid:0]: Processing instruction [sn:107551] with PC (0x1097c=>0x10980).(0=>1)
34239000: system.cpu.decode: [tid:0]: Instruction 107551 with PC (0x1097c=>0x10980).(0=>1) is squashed, skipping.
34239000: system.cpu.rename: Processing [tid:0]
34239000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 190, Free LQ: 33, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34239000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34239000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34239000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34239000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
34239000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34239000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34239000: system.cpu.rename: [tid:0]: Processing instruction [sn:107536] with PC (0x10940=>0x10944).(0=>1).
34239000: system.cpu.rename: start rename src regs------------------------------------------------
34239000: system.cpu.rename: start rename dst regs------------------------------------------------
34239000: system.cpu.rename: renameDestRegs checkpoint 0
34239000: global: get into unified rename func
34239000: global: get into simple rename func with arch_reg is 1,map size is 33,freelist is XX
34239000: global: Renamed reg IntRegClass{1} to vir reg 127 (127) old mapping was 50 (50)
34239000: system.cpu.rename: Dest Rename result[0] is 127
34239000: system.cpu.scoreboard: get into unset reg func reg id is 127
34239000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 1 (IntRegClass) to virtual reg 127 phys_reg is NULL 0.
34239000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:107536]. PC (0x10940=>0x10944).(0=>1)
34239000: global: idx is 0, renamd_virdest is 127, renamed_dest should be NULL and is 0, previous_rename is 50
34239000: system.cpu.rename: toIEWIndex inst pc is (0x10940=>0x10944).(0=>1)
34239000: system.cpu.rename: Activity this cycle.
34239000: system.cpu: Activity: 12
34239000: system.cpu.rename: remove commited inst finish
34239000: system.cpu.iew: Issue: Processing [tid:0]
34239000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34239000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x10938=>0x1093c).(0=>1) [sn:107534] [tid:0] to IQ.
34239000: system.cpu.iq: Adding instruction [sn:107534] PC (0x10938=>0x1093c).(0=>1) to the IQ.
34239000: system.cpu.iq: iq checkpoint 0
34239000: system.cpu.iq: total_src_regs is 0
34239000: system.cpu.iq: iq checkpoint 1
34239000: system.cpu.iq: total dest regs is 1
34239000: system.cpu.iq: renamed vir reg is 81
34239000: system.cpu.iq: phys_reg is NULL
34239000: system.cpu.iq: iq checkpoint 2
34239000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x10938=>0x1093c).(0=>1) opclass:1 [sn:107534].
34239000: system.cpu.iq: addIfReady checkpoint 0
34239000: system.cpu.iew: add to iq end
34239000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1093c=>0x10940).(0=>1) [sn:107535] [tid:0] to IQ.
34239000: system.cpu.iq: Adding instruction [sn:107535] PC (0x1093c=>0x10940).(0=>1) to the IQ.
34239000: system.cpu.iq: iq checkpoint 0
34239000: system.cpu.iq: total_src_regs is 1
34239000: system.cpu.iq: Instruction PC (0x1093c=>0x10940).(0=>1) has src reg 81 that is being added to the dependency chain.
34239000: system.cpu.iq: iq checkpoint 1
34239000: system.cpu.iq: total dest regs is 1
34239000: system.cpu.iq: renamed vir reg is 10
34239000: system.cpu.iq: phys_reg is NULL
34239000: system.cpu.iq: iq checkpoint 2
34239000: system.cpu.iew: add to iq end
34239000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34239000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34239000: system.cpu.iq: Thread 0: Issuing instruction PC (0x10938=>0x1093c).(0=>1) [sn:107534]
34239000: system.cpu.iew: Processing [tid:0]
34239000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34239000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34239000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34239000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34239000: system.cpu.commit: Getting instructions from Rename stage.
34239000: system.cpu.commit: Trying to commit instructions in the ROB.
34239000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107534] PC (0x10938=>0x1093c).(0=>1) is head of ROB and not ready
34239000: system.cpu.commit: [tid:0]: ROB has 2 insts & 190 free entries.
34239000: system.cpu: FullO3CPU tick checkpoint 0
34239000: system.cpu: FullO3CPU tick checkpoint 0.1
34239000: system.cpu: FullO3CPU tick checkpoint 0.2
34239000: system.cpu: FullO3CPU tick checkpoint 0.3
34239000: system.cpu: FullO3CPU tick checkpoint 0.4
34239000: global: ~DefaultIEWDefaultCommit()
34239000: global: DefaultIEWDefaultCommit()
34239000: system.cpu: FullO3CPU tick checkpoint 0.5
34239000: system.cpu: Activity: 11
34239000: system.cpu: FullO3CPU tick checkpoint 1
34239000: system.cpu: FullO3CPU tick checkpoint 2
34239000: system.cpu: Scheduling next tick!
34239500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34239500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
34239500: system.cpu.fetch: Running stage.
34239500: system.cpu.fetch: Attempting to fetch from [tid:0]
34239500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x13840=>0x13844).(0=>1).
34239500: system.cpu.fetch: [tid:0] Fetching cache line 0x13840 for addr 0x13840
34239500: system.cpu: CPU already running.
34239500: system.cpu.fetch: Fetch: Doing instruction read.
34239500: system.cpu.fetch: [tid:0]: Doing Icache access.
34239500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34239500: system.cpu.fetch: Deactivating stage.
34239500: system.cpu: Activity: 10
34239500: system.cpu.decode: Processing [tid:0]
34239500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34239500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34239500: system.cpu.rename: Processing [tid:0]
34239500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 190, Free LQ: 33, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34239500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
34239500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34239500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34239500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34239500: system.cpu.rename: remove commited inst finish
34239500: system.cpu.iew: Issue: Processing [tid:0]
34239500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34239500: system.cpu.iew: Execute: Executing instructions from IQ.
34239500: system.cpu.iew: Execute: Processing PC (0x10938=>0x1093c).(0=>1), [tid:0] [sn:107534].
34239500: system.cpu.iew: iew checkpoint 0
34239500: system.cpu.iew: iew checkpoint 1 before exe
34239500: global: the arch_reg is 15 , the vir reg is 81
34239500: global: look up arch_reg is 15 , vir_reg is 81
34239500: global: lookup vir map for physical reg,vir_reg is 81 freelist freenum is 46
34239500: global: the phys_reg is 0, map size is 256
34239500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34239500: global: get dest phys reg is 252
34239500: global: regval is 114688
34239500: system.cpu: phys_reg is 252, val is 114688
34239500: global: RegFile: Setting int register 252 to 0x1c000
34239500: global: setScalarResult
34239500: global: get into ~InstResult
34239500: system.cpu.iew: iew checkpoint 2 after exe
34239500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34239500: system.cpu: Activity: 11
34239500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34239500: system.cpu.iew: Sending instructions to commit, [sn:107534] PC (0x10938=>0x1093c).(0=>1).
34239500: system.cpu.iq: Waking dependents of completed instruction.
34239500: system.cpu.iq: Waking any dependents on vir_reg is 81(flat:81) and phys register 252 (IntRegClass).
34239500: system.cpu.iq: Waking up a dependent instruction, [sn:107535] PC (0x1093c=>0x10940).(0=>1).
34239500: global: reWritePhysRegs rewrite vir_reg 81 to phys_reg 252
34239500: global: [sn:107535] has 1 ready out of 1 sources. RTI 0)
34239500: global: [sn:1] canIssue <extra arg>%
34239500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1093c=>0x10940).(0=>1) opclass:1 [sn:107535].
34239500: system.cpu.iq: addIfReady checkpoint 0
34239500: system.cpu.iew: writebackInsts checkpoint 1
34239500: system.cpu.iew: Setting virtual Destination Register 81
34239500: system.cpu.scoreboard: 1 setreg phys_reg is 81
34239500: system.cpu.scoreboard: Setting reg 81 as ready
34239500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34239500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1093c=>0x10940).(0=>1) [sn:107535]
34239500: system.cpu.iew: Processing [tid:0]
34239500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34239500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34239500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34239500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34239500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34239500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34239500: system.cpu.iew: Activity this cycle.
34239500: system.cpu.commit: Getting instructions from Rename stage.
34239500: system.cpu.commit: Inserting PC (0x10940=>0x10944).(0=>1) [sn:107536] [tid:0] into ROB.
34239500: system.cpu.rob: Adding inst PC (0x10940=>0x10944).(0=>1) to the ROB.
34239500: system.cpu.rob: [tid:0] Now has 3 instructions.
34239500: system.cpu.commit: Trying to commit instructions in the ROB.
34239500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107534] PC (0x10938=>0x1093c).(0=>1) is head of ROB and not ready
34239500: system.cpu.commit: [tid:0]: ROB has 3 insts & 189 free entries.
34239500: system.cpu.commit: Activity This Cycle.
34239500: system.cpu: FullO3CPU tick checkpoint 0
34239500: system.cpu: FullO3CPU tick checkpoint 0.1
34239500: system.cpu: FullO3CPU tick checkpoint 0.2
34239500: system.cpu: FullO3CPU tick checkpoint 0.3
34239500: system.cpu: FullO3CPU tick checkpoint 0.4
34239500: global: ~DefaultIEWDefaultCommit()
34239500: global: DefaultIEWDefaultCommit()
34239500: system.cpu: FullO3CPU tick checkpoint 0.5
34239500: system.cpu: Activity: 10
34239500: system.cpu: FullO3CPU tick checkpoint 1
34239500: system.cpu: FullO3CPU tick checkpoint 2
34239500: system.cpu: Scheduling next tick!
34240000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34240000: system.cpu.fetch: Running stage.
34240000: system.cpu.fetch: There are no more threads available to fetch from.
34240000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34240000: system.cpu.decode: Processing [tid:0]
34240000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34240000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34240000: system.cpu.rename: Processing [tid:0]
34240000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 189, Free LQ: 33, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34240000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
34240000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34240000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34240000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34240000: system.cpu.rename: remove commited inst finish
34240000: system.cpu.iew: Issue: Processing [tid:0]
34240000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34240000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x10940=>0x10944).(0=>1) [sn:107536] [tid:0] to IQ.
34240000: system.cpu.iq: Adding instruction [sn:107536] PC (0x10940=>0x10944).(0=>1) to the IQ.
34240000: system.cpu.iq: iq checkpoint 0
34240000: system.cpu.iq: total_src_regs is 0
34240000: system.cpu.iq: iq checkpoint 1
34240000: system.cpu.iq: total dest regs is 1
34240000: system.cpu.iq: renamed vir reg is 127
34240000: system.cpu.iq: phys_reg is NULL
34240000: system.cpu.iq: iq checkpoint 2
34240000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x10940=>0x10944).(0=>1) opclass:1 [sn:107536].
34240000: system.cpu.iq: addIfReady checkpoint 0
34240000: system.cpu.iew: add to iq end
34240000: system.cpu.iew: Execute: Executing instructions from IQ.
34240000: system.cpu.iew: Execute: Processing PC (0x1093c=>0x10940).(0=>1), [tid:0] [sn:107535].
34240000: system.cpu.iew: iew checkpoint 0
34240000: system.cpu.iew: iew checkpoint 1 before exe
34240000: global: RegFile: Access to int register 252, has data 0x1c000
34240000: global: the arch_reg is 10 , the vir reg is 10
34240000: global: look up arch_reg is 10 , vir_reg is 10
34240000: global: lookup vir map for physical reg,vir_reg is 10 freelist freenum is 45
34240000: global: the phys_reg is 0, map size is 256
34240000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34240000: global: get dest phys reg is 56
34240000: global: regval is 113296
34240000: system.cpu: phys_reg is 56, val is 113296
34240000: global: RegFile: Setting int register 56 to 0x1ba90
34240000: global: setScalarResult
34240000: global: get into ~InstResult
34240000: system.cpu.iew: iew checkpoint 2 after exe
34240000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34240000: system.cpu: Activity: 11
34240000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34240000: system.cpu.iew: Sending instructions to commit, [sn:107535] PC (0x1093c=>0x10940).(0=>1).
34240000: system.cpu.iq: Waking dependents of completed instruction.
34240000: system.cpu.iq: Waking any dependents on vir_reg is 10(flat:10) and phys register 56 (IntRegClass).
34240000: system.cpu.iew: writebackInsts checkpoint 1
34240000: system.cpu.iew: Setting virtual Destination Register 10
34240000: system.cpu.scoreboard: 1 setreg phys_reg is 10
34240000: system.cpu.scoreboard: Setting reg 10 as ready
34240000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34240000: system.cpu.iq: Thread 0: Issuing instruction PC (0x10940=>0x10944).(0=>1) [sn:107536]
34240000: system.cpu.iew: Processing [tid:0]
34240000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34240000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34240000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
34240000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34240000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34240000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34240000: system.cpu.iew: Activity this cycle.
34240000: system.cpu.commit: Getting instructions from Rename stage.
34240000: system.cpu.commit: Trying to commit instructions in the ROB.
34240000: system.cpu.commit: [tid:0]: Marking PC (0x10938=>0x1093c).(0=>1), [sn:107534] ready within ROB.
34240000: system.cpu.commit: [tid:0]: Instruction [sn:107534] PC (0x10938=>0x1093c).(0=>1) is head of ROB and ready to commit
34240000: system.cpu.commit: [tid:0]: ROB has 3 insts & 189 free entries.
34240000: system.cpu.commit: Activating stage.
34240000: system.cpu: Activity: 12
34240000: system.cpu: FullO3CPU tick checkpoint 0
34240000: system.cpu: FullO3CPU tick checkpoint 0.1
34240000: system.cpu: FullO3CPU tick checkpoint 0.2
34240000: system.cpu: FullO3CPU tick checkpoint 0.3
34240000: system.cpu: FullO3CPU tick checkpoint 0.4
34240000: global: ~DefaultIEWDefaultCommit()
34240000: global: DefaultIEWDefaultCommit()
34240000: system.cpu: FullO3CPU tick checkpoint 0.5
34240000: system.cpu: Activity: 11
34240000: system.cpu: FullO3CPU tick checkpoint 1
34240000: system.cpu: FullO3CPU tick checkpoint 2
34240000: system.cpu: Scheduling next tick!
34240500: system.cpu.icache_port: Fetch unit received timing
34240500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34240500: system.cpu: CPU already running.
34240500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34240500: system.cpu.fetch: Activating stage.
34240500: system.cpu: Activity: 12
34240500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34240500: system.cpu.fetch: Running stage.
34240500: system.cpu.fetch: Attempting to fetch from [tid:0]
34240500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34240500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34240500: global: Requesting bytes 0x00050593 from address 0x13840
34240500: global: Decoding instruction 0x00050593 at address 0x13840
34240500: global: DynInst: [sn:107552] Instruction created. Instcount for system.cpu = 19
34240500: system.cpu.fetch: [tid:0]: Instruction PC 0x13840 (0) created [sn:107552].
34240500: system.cpu.fetch: [tid:0]: Instruction is: addi a1, a0, 0
34240500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34240500: global: Requesting bytes 0x8781b503 from address 0x13844
34240500: global: Decoding instruction 0x8781b503 at address 0x13844
34240500: global: DynInst: [sn:107553] Instruction created. Instcount for system.cpu = 20
34240500: system.cpu.fetch: [tid:0]: Instruction PC 0x13844 (0) created [sn:107553].
34240500: system.cpu.fetch: [tid:0]: Instruction is: ld a0, -1928(gp)
34240500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34240500: global: Requesting bytes 0xf31ff06f from address 0x13848
34240500: global: Decoding instruction 0xf31ff06f at address 0x13848
34240500: global: DynInst: [sn:107554] Instruction created. Instcount for system.cpu = 21
34240500: system.cpu.fetch: [tid:0]: Instruction PC 0x13848 (0) created [sn:107554].
34240500: system.cpu.fetch: [tid:0]: Instruction is: jal zero, -208
34240500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34240500: system.cpu.fetch: [tid:0]: [sn:107554]:  Branch predicted to be taken to (0x13778=>0x1377c).(0=>1).
34240500: system.cpu.fetch: [tid:0]: [sn:107554] Branch predicted to go to (0x13778=>0x1377c).(0=>1).
34240500: system.cpu.fetch: Branch detected with PC = (0x13848=>0x1384c).(0=>1)
34240500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34240500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13778=>0x1377c).(0=>1).
34240500: system.cpu.fetch: [tid:0] Fetching cache line 0x13740 for addr 0x13778
34240500: system.cpu: CPU already running.
34240500: system.cpu.fetch: Fetch: Doing instruction read.
34240500: system.cpu.fetch: [tid:0]: Doing Icache access.
34240500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34240500: system.cpu.fetch: Deactivating stage.
34240500: system.cpu: Activity: 11
34240500: system.cpu.fetch: [tid:0][sn:107552]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34240500: system.cpu.fetch: [tid:0][sn:107553]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34240500: system.cpu.fetch: [tid:0][sn:107554]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34240500: system.cpu.fetch: Activity this cycle.
34240500: system.cpu: Activity: 12
34240500: system.cpu.decode: Processing [tid:0]
34240500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34240500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34240500: system.cpu.rename: Processing [tid:0]
34240500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 189, Free LQ: 33, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34240500: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
34240500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34240500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34240500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34240500: system.cpu.rename: remove commited inst finish
34240500: system.cpu.iew: Issue: Processing [tid:0]
34240500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34240500: system.cpu.iew: Execute: Executing instructions from IQ.
34240500: system.cpu.iew: Execute: Processing PC (0x10940=>0x10944).(0=>1), [tid:0] [sn:107536].
34240500: system.cpu.iew: iew checkpoint 0
34240500: system.cpu.iew: iew checkpoint 1 before exe
34240500: global: the arch_reg is 1 , the vir reg is 127
34240500: global: look up arch_reg is 1 , vir_reg is 127
34240500: global: lookup vir map for physical reg,vir_reg is 127 freelist freenum is 44
34240500: global: the phys_reg is 0, map size is 256
34240500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34240500: global: get dest phys reg is 190
34240500: global: regval is 67908
34240500: system.cpu: phys_reg is 190, val is 67908
34240500: global: RegFile: Setting int register 190 to 0x10944
34240500: global: setScalarResult
34240500: global: get into ~InstResult
34240500: system.cpu.iew: iew checkpoint 2 after exe
34240500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34240500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34240500: system.cpu.iew: Sending instructions to commit, [sn:107536] PC (0x10940=>0x13840).(0=>1).
34240500: system.cpu.iq: Waking dependents of completed instruction.
34240500: system.cpu.iq: Waking any dependents on vir_reg is 127(flat:127) and phys register 190 (IntRegClass).
34240500: system.cpu.iew: writebackInsts checkpoint 1
34240500: system.cpu.iew: Setting virtual Destination Register 127
34240500: system.cpu.scoreboard: 1 setreg phys_reg is 127
34240500: system.cpu.scoreboard: Setting reg 127 as ready
34240500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34240500: system.cpu.iq: Not able to schedule any instructions.
34240500: system.cpu.iew: Processing [tid:0]
34240500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34240500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34240500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34240500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34240500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34240500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34240500: system.cpu.iew: Activity this cycle.
34240500: system.cpu.commit: Getting instructions from Rename stage.
34240500: system.cpu.commit: Trying to commit instructions in the ROB.
34240500: system.cpu.commit: Trying to commit head instruction, [sn:107534] [tid:0]
34240500: system.cpu.commit: Committing instruction with [sn:107534] PC (0x10938=>0x1093c).(0=>1)
34240500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x10938=>0x1093c).(0=>1), [sn:107534]
34240500: system.cpu: Removing committed instruction [tid:0] PC (0x10938=>0x1093c).(0=>1) [sn:107534]
34240500: global: RegFile: Access to int register 252, has data 0x1c000
34240500: system.cpu.commit: [tid:0]: Marking PC (0x1093c=>0x10940).(0=>1), [sn:107535] ready within ROB.
34240500: system.cpu.commit: [tid:0]: Instruction [sn:107535] PC (0x1093c=>0x10940).(0=>1) is head of ROB and ready to commit
34240500: system.cpu.commit: [tid:0]: ROB has 2 insts & 190 free entries.
34240500: system.cpu.commit: Activity This Cycle.
34240500: system.cpu: FullO3CPU tick checkpoint 0
34240500: system.cpu: FullO3CPU tick checkpoint 0.1
34240500: global: DynInst: [sn:107543] Instruction destroyed. Instcount for system.cpu = 20
34240500: global: ~BaseDynInst checkpoint 0
34240500: global: DynInst: [sn:107542] Instruction destroyed. Instcount for system.cpu = 19
34240500: global: ~BaseDynInst checkpoint 0
34240500: global: DynInst: [sn:107541] Instruction destroyed. Instcount for system.cpu = 18
34240500: global: ~BaseDynInst checkpoint 0
34240500: global: DynInst: [sn:107540] Instruction destroyed. Instcount for system.cpu = 17
34240500: global: ~BaseDynInst checkpoint 0
34240500: global: DynInst: [sn:107539] Instruction destroyed. Instcount for system.cpu = 16
34240500: global: ~BaseDynInst checkpoint 0
34240500: global: DynInst: [sn:107538] Instruction destroyed. Instcount for system.cpu = 15
34240500: global: ~BaseDynInst checkpoint 0
34240500: global: DynInst: [sn:107537] Instruction destroyed. Instcount for system.cpu = 14
34240500: global: ~BaseDynInst checkpoint 0
34240500: system.cpu: FullO3CPU tick checkpoint 0.2
34240500: system.cpu: FullO3CPU tick checkpoint 0.3
34240500: system.cpu: FullO3CPU tick checkpoint 0.4
34240500: global: ~DefaultIEWDefaultCommit()
34240500: global: DefaultIEWDefaultCommit()
34240500: system.cpu: FullO3CPU tick checkpoint 0.5
34240500: system.cpu: Activity: 11
34240500: system.cpu: FullO3CPU tick checkpoint 1
34240500: system.cpu: Removing instruction, [tid:0] [sn:107534] PC (0x10938=>0x1093c).(0=>1)
 dest reg 0x56f13cc : 0x56f1bd034240500: system.cpu: FullO3CPU tick checkpoint 2
34240500: system.cpu: Scheduling next tick!
34241000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34241000: system.cpu.fetch: Running stage.
34241000: system.cpu.fetch: There are no more threads available to fetch from.
34241000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34241000: system.cpu.decode: Processing [tid:0]
34241000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34241000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34241000: system.cpu.decode: [tid:0]: Processing instruction [sn:107552] with PC (0x13840=>0x13844).(0=>1)
34241000: system.cpu.decode: [tid:0]: Processing instruction [sn:107553] with PC (0x13844=>0x13848).(0=>1)
34241000: system.cpu.decode: [tid:0]: Processing instruction [sn:107554] with PC (0x13848=>0x1384c).(0=>1)
34241000: system.cpu.decode: Activity this cycle.
34241000: system.cpu: Activity: 12
34241000: system.cpu.rename: Processing [tid:0]
34241000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 190, Free LQ: 33, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34241000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34241000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34241000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34241000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34241000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=3), until [sn:107534].
34241000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165488, [sn:107534].
34241000: system.cpu.rename: hb_it newPhysReg is 81 prevPhysReg is 68
34241000: system.cpu.freeList: Freeing register 68 (IntRegClass).
34241000: system.cpu.scoreboard: get into unset reg func reg id is 68
34241000: global: look up arch_reg is 15 , vir_reg is 68
34241000: global: lookup vir map for physical reg,vir_reg is 68 freelist freenum is 43
34241000: global: the phys_reg is 0x56f1000, map size is 256
34241000: system.cpu.vir_freelist: Freeing register 0 (IntRegClass).
34241000: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34241000: system.cpu.rename: remove commited inst finish
34241000: system.cpu.iew: Issue: Processing [tid:0]
34241000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34241000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34241000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34241000: system.cpu.iq: Not able to schedule any instructions.
34241000: system.cpu.iew: Processing [tid:0]
34241000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107534]
34241000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34241000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34241000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34241000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34241000: system.cpu.commit: Getting instructions from Rename stage.
34241000: system.cpu.commit: Trying to commit instructions in the ROB.
34241000: system.cpu.commit: Trying to commit head instruction, [sn:107535] [tid:0]
34241000: system.cpu.commit: Committing instruction with [sn:107535] PC (0x1093c=>0x10940).(0=>1)
34241000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1093c=>0x10940).(0=>1), [sn:107535]
34241000: system.cpu: Removing committed instruction [tid:0] PC (0x1093c=>0x10940).(0=>1) [sn:107535]
34241000: global: RegFile: Access to int register 56, has data 0x1ba90
34241000: system.cpu.commit: [tid:0]: Marking PC (0x10940=>0x13840).(0=>1), [sn:107536] ready within ROB.
34241000: system.cpu.commit: [tid:0]: Instruction [sn:107536] PC (0x10940=>0x13840).(0=>1) is head of ROB and ready to commit
34241000: system.cpu.commit: [tid:0]: ROB has 1 insts & 191 free entries.
34241000: system.cpu.commit: Activity This Cycle.
34241000: system.cpu: FullO3CPU tick checkpoint 0
34241000: system.cpu: FullO3CPU tick checkpoint 0.1
34241000: global: DynInst: [sn:107551] Instruction destroyed. Instcount for system.cpu = 13
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107550] Instruction destroyed. Instcount for system.cpu = 12
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107549] Instruction destroyed. Instcount for system.cpu = 11
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107548] Instruction destroyed. Instcount for system.cpu = 10
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107547] Instruction destroyed. Instcount for system.cpu = 9
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107546] Instruction destroyed. Instcount for system.cpu = 8
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107545] Instruction destroyed. Instcount for system.cpu = 7
34241000: global: ~BaseDynInst checkpoint 0
34241000: global: DynInst: [sn:107544] Instruction destroyed. Instcount for system.cpu = 6
34241000: global: ~BaseDynInst checkpoint 0
34241000: system.cpu: FullO3CPU tick checkpoint 0.2
34241000: system.cpu: FullO3CPU tick checkpoint 0.3
34241000: system.cpu: FullO3CPU tick checkpoint 0.4
34241000: global: ~DefaultIEWDefaultCommit()
34241000: global: DefaultIEWDefaultCommit()
34241000: system.cpu: FullO3CPU tick checkpoint 0.5
34241000: system.cpu: Activity: 11
34241000: system.cpu: FullO3CPU tick checkpoint 1
34241000: system.cpu: Removing instruction, [tid:0] [sn:107535] PC (0x1093c=>0x10940).(0=>1)
 dest reg 0x56f1078 : 0x56f12a034241000: system.cpu: FullO3CPU tick checkpoint 2
34241000: system.cpu: Scheduling next tick!
34241500: system.cpu.icache_port: Fetch unit received timing
34241500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34241500: system.cpu: CPU already running.
34241500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34241500: system.cpu.fetch: Activating stage.
34241500: system.cpu: Activity: 12
34241500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34241500: system.cpu.fetch: Running stage.
34241500: system.cpu.fetch: Attempting to fetch from [tid:0]
34241500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34241500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34241500: global: Requesting bytes 0xfa010113 from address 0x13778
34241500: global: Decoding instruction 0xfa010113 at address 0x13778
34241500: global: DynInst: [sn:107555] Instruction created. Instcount for system.cpu = 7
34241500: system.cpu.fetch: [tid:0]: Instruction PC 0x13778 (0) created [sn:107555].
34241500: system.cpu.fetch: [tid:0]: Instruction is: addi sp, sp, -96
34241500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34241500: global: Requesting bytes 0x04913423 from address 0x1377c
34241500: global: Decoding instruction 0x04913423 at address 0x1377c
34241500: global: DynInst: [sn:107556] Instruction created. Instcount for system.cpu = 8
34241500: system.cpu.fetch: [tid:0]: Instruction PC 0x1377c (0) created [sn:107556].
34241500: system.cpu.fetch: [tid:0]: Instruction is: sd s1, 72(sp)
34241500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34241500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13780=>0x13784).(0=>1).
34241500: system.cpu.fetch: [tid:0] Fetching cache line 0x13780 for addr 0x13780
34241500: system.cpu: CPU already running.
34241500: system.cpu.fetch: Fetch: Doing instruction read.
34241500: system.cpu.fetch: [tid:0]: Doing Icache access.
34241500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34241500: system.cpu.fetch: Deactivating stage.
34241500: system.cpu: Activity: 11
34241500: system.cpu.fetch: [tid:0][sn:107555]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34241500: system.cpu.fetch: [tid:0][sn:107556]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34241500: system.cpu.fetch: Activity this cycle.
34241500: system.cpu: Activity: 12
34241500: system.cpu.decode: Processing [tid:0]
34241500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34241500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34241500: system.cpu.rename: Processing [tid:0]
34241500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 191, Free LQ: 33, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34241500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34241500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34241500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34241500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
34241500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34241500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34241500: system.cpu.rename: [tid:0]: Processing instruction [sn:107552] with PC (0x13840=>0x13844).(0=>1).
34241500: system.cpu.rename: start rename src regs------------------------------------------------
34241500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 10
34241500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 10
34241500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34241500: system.cpu.scoreboard: getreg phys_reg is 10
34241500: global: look up arch_reg is 10 , vir_reg is 10
34241500: global: lookup vir map for physical reg,vir_reg is 10 freelist freenum is 43
34241500: global: the phys_reg is 0x56f12a0, map size is 256
34241500: system.cpu.rename: [tid:0]: virtual Register 10 (flat: 10) is allocated.
34241500: global: [sn:107552] has 1 ready out of 1 sources. RTI 0)
34241500: global: [sn:1] canIssue <extra arg>%
34241500: global: idx is 0 , vir_renamed_src is 10, phys_renamed_src is 56
34241500: system.cpu.rename: start rename dst regs------------------------------------------------
34241500: system.cpu.rename: renameDestRegs checkpoint 0
34241500: global: get into unified rename func
34241500: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34241500: global: Renamed reg IntRegClass{11} to vir reg 246 (246) old mapping was 183 (183)
34241500: system.cpu.rename: Dest Rename result[0] is 246
34241500: system.cpu.scoreboard: get into unset reg func reg id is 246
34241500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 246 phys_reg is NULL 0.
34241500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=3), [sn:107552]. PC (0x13840=>0x13844).(0=>1)
34241500: global: idx is 0, renamd_virdest is 246, renamed_dest should be NULL and is 0, previous_rename is 183
34241500: system.cpu.rename: toIEWIndex inst pc is (0x13840=>0x13844).(0=>1)
34241500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34241500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 0, loads dispatchedToLQ: 0
34241500: system.cpu.rename: [tid:0]: Processing instruction [sn:107553] with PC (0x13844=>0x13848).(0=>1).
34241500: system.cpu.rename: start rename src regs------------------------------------------------
34241500: system.cpu.rename: arch reg 3 [flat:3] renamed_virtual reg is 34
34241500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 3,got vir reg 34
34241500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34241500: system.cpu.scoreboard: getreg phys_reg is 34
34241500: global: look up arch_reg is 3 , vir_reg is 34
34241500: global: lookup vir map for physical reg,vir_reg is 34 freelist freenum is 43
34241500: global: the phys_reg is 0x56f11b0, map size is 256
34241500: system.cpu.rename: [tid:0]: virtual Register 34 (flat: 34) is allocated.
34241500: global: [sn:107553] has 1 ready out of 1 sources. RTI 0)
34241500: global: [sn:1] canIssue <extra arg>%
34241500: global: idx is 0 , vir_renamed_src is 34, phys_renamed_src is 36
34241500: system.cpu.rename: start rename dst regs------------------------------------------------
34241500: system.cpu.rename: renameDestRegs checkpoint 0
34241500: global: get into unified rename func
34241500: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34241500: global: Renamed reg IntRegClass{10} to vir reg 27 (27) old mapping was 10 (10)
34241500: system.cpu.rename: Dest Rename result[0] is 27
34241500: system.cpu.scoreboard: get into unset reg func reg id is 27
34241500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 27 phys_reg is NULL 0.
34241500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:107553]. PC (0x13844=>0x13848).(0=>1)
34241500: global: idx is 0, renamd_virdest is 27, renamed_dest should be NULL and is 0, previous_rename is 10
34241500: system.cpu.rename: toIEWIndex inst pc is (0x13844=>0x13848).(0=>1)
34241500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34241500: system.cpu.rename: [tid:0]: Processing instruction [sn:107554] with PC (0x13848=>0x1384c).(0=>1).
34241500: system.cpu.rename: start rename src regs------------------------------------------------
34241500: system.cpu.rename: start rename dst regs------------------------------------------------
34241500: system.cpu.rename: renameDestRegs checkpoint 0
34241500: global: get into unified rename func
34241500: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34241500: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34241500: system.cpu.rename: Dest Rename result[0] is 0
34241500: system.cpu.scoreboard: get into unset reg func reg id is 0
34241500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34241500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:107554]. PC (0x13848=>0x1384c).(0=>1)
34241500: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34241500: system.cpu.rename: toIEWIndex inst pc is (0x13848=>0x1384c).(0=>1)
34241500: system.cpu.rename: Activity this cycle.
34241500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=5), until [sn:107535].
34241500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166640, [sn:107535].
34241500: system.cpu.rename: hb_it newPhysReg is 10 prevPhysReg is 164
34241500: system.cpu.freeList: Freeing register 164 (IntRegClass).
34241500: system.cpu.scoreboard: get into unset reg func reg id is 164
34241500: global: look up arch_reg is 10 , vir_reg is 164
34241500: global: lookup vir map for physical reg,vir_reg is 164 freelist freenum is 43
34241500: global: the phys_reg is 0x56f1978, map size is 256
34241500: system.cpu.vir_freelist: Freeing register 202 (IntRegClass).
34241500: global: simpleFreeList addPhysReg 202, cnt_ref_size is 256
34241500: system.cpu.rename: remove commited inst finish
34241500: system.cpu.iew: Issue: Processing [tid:0]
34241500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34241500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34241500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34241500: system.cpu.iq: Not able to schedule any instructions.
34241500: system.cpu.iew: Processing [tid:0]
34241500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107535]
34241500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34241500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34241500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34241500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34241500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34241500: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34241500: system.cpu.iew: Activity this cycle.
34241500: system.cpu.commit: Getting instructions from Rename stage.
34241500: system.cpu.commit: Trying to commit instructions in the ROB.
34241500: system.cpu.commit: Trying to commit head instruction, [sn:107536] [tid:0]
34241500: system.cpu.commit: Committing instruction with [sn:107536] PC (0x10940=>0x13840).(0=>1)
34241500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x10940=>0x13840).(0=>1), [sn:107536]
34241500: system.cpu: Removing committed instruction [tid:0] PC (0x10940=>0x13840).(0=>1) [sn:107536]
34241500: global: RegFile: Access to int register 190, has data 0x10944
34241500: system.cpu.commit: [tid:0]: ROB has 0 insts & 192 free entries.
34241500: system.cpu.commit: Activity This Cycle.
34241500: system.cpu.commit: Deactivating stage.
34241500: system.cpu: Activity: 11
34241500: system.cpu: FullO3CPU tick checkpoint 0
34241500: system.cpu: FullO3CPU tick checkpoint 0.1
34241500: system.cpu: FullO3CPU tick checkpoint 0.2
34241500: system.cpu: FullO3CPU tick checkpoint 0.3
34241500: system.cpu: FullO3CPU tick checkpoint 0.4
34241500: global: ~DefaultIEWDefaultCommit()
34241500: global: DefaultIEWDefaultCommit()
34241500: system.cpu: FullO3CPU tick checkpoint 0.5
34241500: system.cpu: Activity: 10
34241500: system.cpu: FullO3CPU tick checkpoint 1
34241500: system.cpu: Removing instruction, [tid:0] [sn:107536] PC (0x10940=>0x13840).(0=>1)
 dest reg 0x56f15f4 : 0x56f18e834241500: system.cpu: FullO3CPU tick checkpoint 2
34241500: system.cpu: Scheduling next tick!
34242000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34242000: system.cpu.fetch: Running stage.
34242000: system.cpu.fetch: There are no more threads available to fetch from.
34242000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34242000: system.cpu.decode: Processing [tid:0]
34242000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34242000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34242000: system.cpu.decode: [tid:0]: Processing instruction [sn:107555] with PC (0x13778=>0x1377c).(0=>1)
34242000: system.cpu.decode: [tid:0]: Processing instruction [sn:107556] with PC (0x1377c=>0x13780).(0=>1)
34242000: system.cpu.decode: Activity this cycle.
34242000: system.cpu: Activity: 11
34242000: system.cpu.rename: Processing [tid:0]
34242000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 192, Free LQ: 33, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34242000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
34242000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 1, loads dispatchedToLQ: 0
34242000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34242000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34242000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=4), until [sn:107536].
34242000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165272, [sn:107536].
34242000: system.cpu.rename: hb_it newPhysReg is 127 prevPhysReg is 50
34242000: system.cpu.freeList: Freeing register 50 (IntRegClass).
34242000: system.cpu.scoreboard: get into unset reg func reg id is 50
34242000: global: look up arch_reg is 1 , vir_reg is 50
34242000: global: lookup vir map for physical reg,vir_reg is 50 freelist freenum is 43
34242000: global: the phys_reg is 0x56f16fc, map size is 256
34242000: system.cpu.vir_freelist: Freeing register 149 (IntRegClass).
34242000: global: simpleFreeList addPhysReg 149, cnt_ref_size is 256
34242000: system.cpu.rename: remove commited inst finish
34242000: system.cpu.iew: Issue: Processing [tid:0]
34242000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34242000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34242000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34242000: system.cpu.iq: Not able to schedule any instructions.
34242000: system.cpu.iew: Processing [tid:0]
34242000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107536]
34242000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34242000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34242000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34242000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34242000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 0
34242000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 33 free entries. SQ has 33 free entries.
34242000: system.cpu.iew: Activity this cycle.
34242000: system.cpu.commit: Getting instructions from Rename stage.
34242000: system.cpu.commit: Inserting PC (0x13840=>0x13844).(0=>1) [sn:107552] [tid:0] into ROB.
34242000: system.cpu.rob: Adding inst PC (0x13840=>0x13844).(0=>1) to the ROB.
34242000: system.cpu.rob: [tid:0] Now has 1 instructions.
34242000: system.cpu.commit: Inserting PC (0x13844=>0x13848).(0=>1) [sn:107553] [tid:0] into ROB.
34242000: system.cpu.rob: Adding inst PC (0x13844=>0x13848).(0=>1) to the ROB.
34242000: system.cpu.rob: [tid:0] Now has 2 instructions.
34242000: system.cpu.commit: Inserting PC (0x13848=>0x1384c).(0=>1) [sn:107554] [tid:0] into ROB.
34242000: system.cpu.rob: Adding inst PC (0x13848=>0x1384c).(0=>1) to the ROB.
34242000: system.cpu.rob: [tid:0] Now has 3 instructions.
34242000: system.cpu.commit: Trying to commit instructions in the ROB.
34242000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107552] PC (0x13840=>0x13844).(0=>1) is head of ROB and not ready
34242000: system.cpu.commit: [tid:0]: ROB has 3 insts & 189 free entries.
34242000: system.cpu.commit: Activity This Cycle.
34242000: system.cpu: FullO3CPU tick checkpoint 0
34242000: system.cpu: FullO3CPU tick checkpoint 0.1
34242000: system.cpu: FullO3CPU tick checkpoint 0.2
34242000: system.cpu: FullO3CPU tick checkpoint 0.3
34242000: system.cpu: FullO3CPU tick checkpoint 0.4
34242000: global: ~DefaultIEWDefaultCommit()
34242000: global: DynInst: [sn:107534] Instruction destroyed. Instcount for system.cpu = 7
34242000: global: ~BaseDynInst checkpoint 0
34242000: global: get into ~InstResult
34242000: global: DefaultIEWDefaultCommit()
34242000: system.cpu: FullO3CPU tick checkpoint 0.5
34242000: system.cpu: Activity: 10
34242000: system.cpu: FullO3CPU tick checkpoint 1
34242000: system.cpu: FullO3CPU tick checkpoint 2
34242000: system.cpu: Scheduling next tick!
34242500: system.cpu.icache_port: Fetch unit received timing
34242500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34242500: system.cpu: CPU already running.
34242500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34242500: system.cpu.fetch: Activating stage.
34242500: system.cpu: Activity: 11
34242500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34242500: system.cpu.fetch: Running stage.
34242500: system.cpu.fetch: Attempting to fetch from [tid:0]
34242500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34242500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34242500: global: Requesting bytes 0x00050493 from address 0x13780
34242500: global: Decoding instruction 0x00050493 at address 0x13780
34242500: global: DynInst: [sn:107557] Instruction created. Instcount for system.cpu = 8
34242500: system.cpu.fetch: [tid:0]: Instruction PC 0x13780 (0) created [sn:107557].
34242500: system.cpu.fetch: [tid:0]: Instruction is: addi s1, a0, 0
34242500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34242500: global: Requesting bytes 0x00058513 from address 0x13784
34242500: global: Decoding instruction 0x00058513 at address 0x13784
34242500: global: DynInst: [sn:107558] Instruction created. Instcount for system.cpu = 9
34242500: system.cpu.fetch: [tid:0]: Instruction PC 0x13784 (0) created [sn:107558].
34242500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a1, 0
34242500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34242500: global: Requesting bytes 0x04813823 from address 0x13788
34242500: global: Decoding instruction 0x04813823 at address 0x13788
34242500: global: DynInst: [sn:107559] Instruction created. Instcount for system.cpu = 10
34242500: system.cpu.fetch: [tid:0]: Instruction PC 0x13788 (0) created [sn:107559].
34242500: system.cpu.fetch: [tid:0]: Instruction is: sd s0, 80(sp)
34242500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34242500: global: Requesting bytes 0x04113c23 from address 0x1378c
34242500: global: Decoding instruction 0x04113c23 at address 0x1378c
34242500: global: DynInst: [sn:107560] Instruction created. Instcount for system.cpu = 11
34242500: system.cpu.fetch: [tid:0]: Instruction PC 0x1378c (0) created [sn:107560].
34242500: system.cpu.fetch: [tid:0]: Instruction is: sd ra, 88(sp)
34242500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34242500: global: Requesting bytes 0x00058413 from address 0x13790
34242500: global: Decoding instruction 0x00058413 at address 0x13790
34242500: global: DynInst: [sn:107561] Instruction created. Instcount for system.cpu = 12
34242500: system.cpu.fetch: [tid:0]: Instruction PC 0x13790 (0) created [sn:107561].
34242500: system.cpu.fetch: [tid:0]: Instruction is: addi s0, a1, 0
34242500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34242500: global: Requesting bytes 0x748000ef from address 0x13794
34242500: global: Decoding instruction 0x748000ef at address 0x13794
34242500: global: DynInst: [sn:107562] Instruction created. Instcount for system.cpu = 13
34242500: system.cpu.fetch: [tid:0]: Instruction PC 0x13794 (0) created [sn:107562].
34242500: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 1864
34242500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34242500: system.cpu.fetch: [tid:0]: [sn:107562]:  Branch predicted to be taken to (0x13edc=>0x13ee0).(0=>1).
34242500: system.cpu.fetch: [tid:0]: [sn:107562] Branch predicted to go to (0x13edc=>0x13ee0).(0=>1).
34242500: system.cpu.fetch: Branch detected with PC = (0x13794=>0x13798).(0=>1)
34242500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34242500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13edc=>0x13ee0).(0=>1).
34242500: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13edc
34242500: system.cpu: CPU already running.
34242500: system.cpu.fetch: Fetch: Doing instruction read.
34242500: system.cpu.fetch: [tid:0]: Doing Icache access.
34242500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34242500: system.cpu.fetch: Deactivating stage.
34242500: system.cpu: Activity: 10
34242500: system.cpu.fetch: [tid:0][sn:107557]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34242500: system.cpu.fetch: [tid:0][sn:107558]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34242500: system.cpu.fetch: [tid:0][sn:107559]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34242500: system.cpu.fetch: [tid:0][sn:107560]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34242500: system.cpu.fetch: [tid:0][sn:107561]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34242500: system.cpu.fetch: [tid:0][sn:107562]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34242500: system.cpu.fetch: Activity this cycle.
34242500: system.cpu: Activity: 11
34242500: system.cpu.decode: Processing [tid:0]
34242500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34242500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34242500: system.cpu.rename: Processing [tid:0]
34242500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 189, Free LQ: 33, Free SQ: 33, FreeRM 31(221 224 255 31 0)
34242500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
34242500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 33, loadsInProgress: 1, loads dispatchedToLQ: 0
34242500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34242500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34242500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34242500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34242500: system.cpu.rename: [tid:0]: Processing instruction [sn:107555] with PC (0x13778=>0x1377c).(0=>1).
34242500: system.cpu.rename: start rename src regs------------------------------------------------
34242500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 107
34242500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 107
34242500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34242500: system.cpu.scoreboard: getreg phys_reg is 107
34242500: global: look up arch_reg is 2 , vir_reg is 107
34242500: global: lookup vir map for physical reg,vir_reg is 107 freelist freenum is 44
34242500: global: the phys_reg is 0x56f1114, map size is 256
34242500: system.cpu.rename: [tid:0]: virtual Register 107 (flat: 107) is allocated.
34242500: global: [sn:107555] has 1 ready out of 1 sources. RTI 0)
34242500: global: [sn:1] canIssue <extra arg>%
34242500: global: idx is 0 , vir_renamed_src is 107, phys_renamed_src is 23
34242500: system.cpu.rename: start rename dst regs------------------------------------------------
34242500: system.cpu.rename: renameDestRegs checkpoint 0
34242500: global: get into unified rename func
34242500: global: get into simple rename func with arch_reg is 2,map size is 33,freelist is XX
34242500: global: Renamed reg IntRegClass{2} to vir reg 23 (23) old mapping was 107 (107)
34242500: system.cpu.rename: Dest Rename result[0] is 23
34242500: system.cpu.scoreboard: get into unset reg func reg id is 23
34242500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 2 (IntRegClass) to virtual reg 23 phys_reg is NULL 0.
34242500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=4), [sn:107555]. PC (0x13778=>0x1377c).(0=>1)
34242500: global: idx is 0, renamd_virdest is 23, renamed_dest should be NULL and is 0, previous_rename is 107
34242500: system.cpu.rename: toIEWIndex inst pc is (0x13778=>0x1377c).(0=>1)
34242500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34242500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 0, stores dispatchedToSQ: 0
34242500: system.cpu.rename: [tid:0]: Processing instruction [sn:107556] with PC (0x1377c=>0x13780).(0=>1).
34242500: system.cpu.rename: start rename src regs------------------------------------------------
34242500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34242500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34242500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34242500: system.cpu.scoreboard: getreg phys_reg is 23
34242500: system.cpu.rename: [tid:0]:virtual Register 23 (phys: 23) is not allocated.
34242500: global: idx is 0, vir_src is 23, physical reg is not allocated yet
34242500: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 109
34242500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 109
34242500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34242500: system.cpu.scoreboard: getreg phys_reg is 109
34242500: global: look up arch_reg is 9 , vir_reg is 109
34242500: global: lookup vir map for physical reg,vir_reg is 109 freelist freenum is 44
34242500: global: the phys_reg is 0x56f12ac, map size is 256
34242500: system.cpu.rename: [tid:0]: virtual Register 109 (flat: 109) is allocated.
34242500: global: [sn:107556] has 1 ready out of 2 sources. RTI 0)
34242500: global: [sn:0] canIssue <extra arg>%
34242500: global: idx is 1 , vir_renamed_src is 109, phys_renamed_src is 57
34242500: system.cpu.rename: start rename dst regs------------------------------------------------
34242500: system.cpu.rename: toIEWIndex inst pc is (0x1377c=>0x13780).(0=>1)
34242500: system.cpu.rename: Activity this cycle.
34242500: system.cpu.rename: remove commited inst finish
34242500: system.cpu.iew: Issue: Processing [tid:0]
34242500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34242500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13840=>0x13844).(0=>1) [sn:107552] [tid:0] to IQ.
34242500: system.cpu.iq: Adding instruction [sn:107552] PC (0x13840=>0x13844).(0=>1) to the IQ.
34242500: system.cpu.iq: iq checkpoint 0
34242500: system.cpu.iq: total_src_regs is 1
34242500: system.cpu.iq: iq checkpoint 1
34242500: system.cpu.iq: total dest regs is 1
34242500: system.cpu.iq: renamed vir reg is 246
34242500: system.cpu.iq: phys_reg is NULL
34242500: system.cpu.iq: iq checkpoint 2
34242500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13840=>0x13844).(0=>1) opclass:1 [sn:107552].
34242500: system.cpu.iq: addIfReady checkpoint 0
34242500: system.cpu.iew: add to iq end
34242500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13844=>0x13848).(0=>1) [sn:107553] [tid:0] to IQ.
34242500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34242500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13844=>0x13848).(0=>1), idx:1 [sn:107553]
34242500: system.cpu.iq: Adding instruction [sn:107553] PC (0x13844=>0x13848).(0=>1) to the IQ.
34242500: system.cpu.iq: iq checkpoint 0
34242500: system.cpu.iq: total_src_regs is 1
34242500: system.cpu.iq: iq checkpoint 1
34242500: system.cpu.iq: total dest regs is 1
34242500: system.cpu.iq: renamed vir reg is 27
34242500: system.cpu.iq: phys_reg is NULL
34242500: system.cpu.iq: iq checkpoint 2
34242500: global: Inst 0x13844 with index 529 had no SSID
34242500: system.cpu.memDep0: No dependency for inst PC (0x13844=>0x13848).(0=>1) [sn:107553].
34242500: system.cpu.memDep0: Adding instruction [sn:107553] to the ready list.
34242500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13844=>0x13848).(0=>1) opclass:47 [sn:107553].
34242500: system.cpu.iew: add to iq end
34242500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13848=>0x1384c).(0=>1) [sn:107554] [tid:0] to IQ.
34242500: system.cpu.iq: Adding instruction [sn:107554] PC (0x13848=>0x1384c).(0=>1) to the IQ.
34242500: system.cpu.iq: iq checkpoint 0
34242500: system.cpu.iq: total_src_regs is 0
34242500: system.cpu.iq: iq checkpoint 1
34242500: system.cpu.iq: total dest regs is 1
34242500: system.cpu.iq: renamed vir reg is 0
34242500: system.cpu.iq: phys_reg is NULL
34242500: system.cpu.iq: iq checkpoint 2
34242500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13848=>0x1384c).(0=>1) opclass:1 [sn:107554].
34242500: system.cpu.iq: addIfReady checkpoint 0
34242500: system.cpu.iew: add to iq end
34242500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34242500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34242500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13840=>0x13844).(0=>1) [sn:107552]
34242500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13844=>0x13848).(0=>1) [sn:107553]
34242500: system.cpu.memDep0: Issuing instruction PC 0x13844 [sn:107553].
34242500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13848=>0x1384c).(0=>1) [sn:107554]
34242500: system.cpu.iew: Processing [tid:0]
34242500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34242500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34242500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
34242500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34242500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34242500: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34242500: system.cpu.iew: Activity this cycle.
34242500: system.cpu.commit: Getting instructions from Rename stage.
34242500: system.cpu.commit: Trying to commit instructions in the ROB.
34242500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107552] PC (0x13840=>0x13844).(0=>1) is head of ROB and not ready
34242500: system.cpu.commit: [tid:0]: ROB has 3 insts & 189 free entries.
34242500: system.cpu: FullO3CPU tick checkpoint 0
34242500: system.cpu: FullO3CPU tick checkpoint 0.1
34242500: system.cpu: FullO3CPU tick checkpoint 0.2
34242500: system.cpu: FullO3CPU tick checkpoint 0.3
34242500: system.cpu: FullO3CPU tick checkpoint 0.4
34242500: global: ~DefaultIEWDefaultCommit()
34242500: global: DynInst: [sn:107535] Instruction destroyed. Instcount for system.cpu = 12
34242500: global: ~BaseDynInst checkpoint 0
34242500: global: get into ~InstResult
34242500: global: DefaultIEWDefaultCommit()
34242500: system.cpu: FullO3CPU tick checkpoint 0.5
34242500: system.cpu: Activity: 10
34242500: system.cpu: FullO3CPU tick checkpoint 1
34242500: system.cpu: FullO3CPU tick checkpoint 2
34242500: system.cpu: Scheduling next tick!
34243000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34243000: system.cpu.fetch: Running stage.
34243000: system.cpu.fetch: There are no more threads available to fetch from.
34243000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34243000: system.cpu.decode: Processing [tid:0]
34243000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34243000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34243000: system.cpu.decode: [tid:0]: Processing instruction [sn:107557] with PC (0x13780=>0x13784).(0=>1)
34243000: system.cpu.decode: [tid:0]: Processing instruction [sn:107558] with PC (0x13784=>0x13788).(0=>1)
34243000: system.cpu.decode: [tid:0]: Processing instruction [sn:107559] with PC (0x13788=>0x1378c).(0=>1)
34243000: system.cpu.decode: [tid:0]: Processing instruction [sn:107560] with PC (0x1378c=>0x13790).(0=>1)
34243000: system.cpu.decode: [tid:0]: Processing instruction [sn:107561] with PC (0x13790=>0x13794).(0=>1)
34243000: system.cpu.decode: [tid:0]: Processing instruction [sn:107562] with PC (0x13794=>0x13798).(0=>1)
34243000: system.cpu.decode: Activity this cycle.
34243000: system.cpu: Activity: 11
34243000: system.cpu.rename: Processing [tid:0]
34243000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 189, Free LQ: 32, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34243000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34243000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 1
34243000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34243000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34243000: system.cpu.rename: remove commited inst finish
34243000: system.cpu.iew: Issue: Processing [tid:0]
34243000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34243000: system.cpu.iew: Execute: Executing instructions from IQ.
34243000: system.cpu.iew: Execute: Processing PC (0x13840=>0x13844).(0=>1), [tid:0] [sn:107552].
34243000: system.cpu.iew: iew checkpoint 0
34243000: system.cpu.iew: iew checkpoint 1 before exe
34243000: global: RegFile: Access to int register 56, has data 0x1ba90
34243000: global: the arch_reg is 11 , the vir reg is 246
34243000: global: look up arch_reg is 11 , vir_reg is 246
34243000: global: lookup vir map for physical reg,vir_reg is 246 freelist freenum is 44
34243000: global: the phys_reg is 0, map size is 256
34243000: global: get dest phys reg is 56
34243000: global: regval is 113296
34243000: system.cpu: phys_reg is 56, val is 113296
34243000: global: RegFile: Setting int register 56 to 0x1ba90
34243000: global: setScalarResult
34243000: global: get into ~InstResult
34243000: system.cpu.iew: iew checkpoint 2 after exe
34243000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34243000: system.cpu.iew: Execute: Executing instructions from IQ.
34243000: system.cpu.iew: Execute: Processing PC (0x13844=>0x13848).(0=>1), [tid:0] [sn:107553].
34243000: system.cpu.iew: iew checkpoint 0
34243000: system.cpu.iew: Execute: Calculating address for memory reference.
34243000: system.cpu.iew: iew is load checkpoint 1
34243000: system.cpu.iew.lsq.thread0: Executing load PC (0x13844=>0x13848).(0=>1), [sn:107553]
34243000: global: RegFile: Access to int register 36, has data 0x1ea10
34243000: system.cpu.iew.lsq.thread0: Read called, load idx: 1, store idx: 32, storeHead: 31 addr: 0xe288
34243000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107553] PC (0x13844=>0x13848).(0=>1)
34243000: system.cpu.iew: Execute: Executing instructions from IQ.
34243000: system.cpu.iew: Execute: Processing PC (0x13848=>0x1384c).(0=>1), [tid:0] [sn:107554].
34243000: system.cpu.iew: iew checkpoint 0
34243000: system.cpu.iew: iew checkpoint 1 before exe
34243000: global: regval is 79948
34243000: system.cpu: phys_reg is 0, val is 79948
34243000: global: RegFile: Setting int register 0 to 0x1384c
34243000: global: setScalarResult
34243000: global: get into ~InstResult
34243000: system.cpu.iew: iew checkpoint 2 after exe
34243000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34243000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34243000: system.cpu.iew: Sending instructions to commit, [sn:107552] PC (0x13840=>0x13844).(0=>1).
34243000: system.cpu.iq: Waking dependents of completed instruction.
34243000: system.cpu.iq: Waking any dependents on vir_reg is 246(flat:246) and phys register 56 (IntRegClass).
34243000: system.cpu.iew: writebackInsts checkpoint 1
34243000: system.cpu.iew: Setting virtual Destination Register 246
34243000: system.cpu.scoreboard: 1 setreg phys_reg is 246
34243000: system.cpu.scoreboard: Setting reg 246 as ready
34243000: system.cpu.iew: Sending instructions to commit, [sn:107554] PC (0x13848=>0x13778).(0=>1).
34243000: system.cpu.iq: Waking dependents of completed instruction.
34243000: system.cpu.iq: Waking any dependents on vir_reg is 0(flat:0) and phys register 0 (IntRegClass).
34243000: system.cpu.iew: writebackInsts checkpoint 1
34243000: system.cpu.iew: Setting virtual Destination Register 0
34243000: system.cpu.scoreboard: 1 setreg phys_reg is 0
34243000: system.cpu.scoreboard: Setting reg 0 as ready
34243000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34243000: system.cpu.iq: Not able to schedule any instructions.
34243000: system.cpu.iew: Processing [tid:0]
34243000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34243000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34243000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34243000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34243000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34243000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34243000: system.cpu.iew: Activity this cycle.
34243000: system.cpu.commit: Getting instructions from Rename stage.
34243000: system.cpu.commit: Inserting PC (0x13778=>0x1377c).(0=>1) [sn:107555] [tid:0] into ROB.
34243000: system.cpu.rob: Adding inst PC (0x13778=>0x1377c).(0=>1) to the ROB.
34243000: system.cpu.rob: [tid:0] Now has 4 instructions.
34243000: system.cpu.commit: Inserting PC (0x1377c=>0x13780).(0=>1) [sn:107556] [tid:0] into ROB.
34243000: system.cpu.rob: Adding inst PC (0x1377c=>0x13780).(0=>1) to the ROB.
34243000: system.cpu.rob: [tid:0] Now has 5 instructions.
34243000: system.cpu.commit: Trying to commit instructions in the ROB.
34243000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107552] PC (0x13840=>0x13844).(0=>1) is head of ROB and not ready
34243000: system.cpu.commit: [tid:0]: ROB has 5 insts & 187 free entries.
34243000: system.cpu.commit: Activity This Cycle.
34243000: system.cpu: FullO3CPU tick checkpoint 0
34243000: system.cpu: FullO3CPU tick checkpoint 0.1
34243000: system.cpu: FullO3CPU tick checkpoint 0.2
34243000: system.cpu: FullO3CPU tick checkpoint 0.3
34243000: system.cpu: FullO3CPU tick checkpoint 0.4
34243000: global: ~DefaultIEWDefaultCommit()
34243000: global: DynInst: [sn:107536] Instruction destroyed. Instcount for system.cpu = 11
34243000: global: ~BaseDynInst checkpoint 0
34243000: global: get into ~InstResult
34243000: global: DefaultIEWDefaultCommit()
34243000: system.cpu: FullO3CPU tick checkpoint 0.5
34243000: system.cpu: Activity: 10
34243000: system.cpu: FullO3CPU tick checkpoint 1
34243000: system.cpu: FullO3CPU tick checkpoint 2
34243000: system.cpu: Scheduling next tick!
34243500: system.cpu.icache_port: Fetch unit received timing
34243500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34243500: system.cpu: CPU already running.
34243500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34243500: system.cpu.fetch: Activating stage.
34243500: system.cpu: Activity: 11
34243500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34243500: system.cpu.fetch: Running stage.
34243500: system.cpu.fetch: Attempting to fetch from [tid:0]
34243500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34243500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34243500: global: Requesting bytes 0x00757713 from address 0x13edc
34243500: global: Decoding instruction 0x00757713 at address 0x13edc
34243500: global: DynInst: [sn:107563] Instruction created. Instcount for system.cpu = 12
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13edc (0) created [sn:107563].
34243500: system.cpu.fetch: [tid:0]: Instruction is: andi a4, a0, 7
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34243500: global: Requesting bytes 0x00050793 from address 0x13ee0
34243500: global: Decoding instruction 0x00050793 at address 0x13ee0
34243500: global: DynInst: [sn:107564] Instruction created. Instcount for system.cpu = 13
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ee0 (0) created [sn:107564].
34243500: system.cpu.fetch: [tid:0]: Instruction is: addi a5, a0, 0
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34243500: global: Requesting bytes 0x00050693 from address 0x13ee4
34243500: global: Decoding instruction 0x00050693 at address 0x13ee4
34243500: global: DynInst: [sn:107565] Instruction created. Instcount for system.cpu = 14
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ee4 (0) created [sn:107565].
34243500: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a0, 0
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34243500: global: Requesting bytes 0x06071c63 from address 0x13ee8
34243500: global: Decoding instruction 0x06071c63 at address 0x13ee8
34243500: global: DynInst: [sn:107566] Instruction created. Instcount for system.cpu = 15
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ee8 (0) created [sn:107566].
34243500: system.cpu.fetch: [tid:0]: Instruction is: bne a4, zero, 120
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34243500: system.cpu.fetch: [tid:0]: [sn:107566]:Branch predicted to be not taken.
34243500: system.cpu.fetch: [tid:0]: [sn:107566] Branch predicted to go to (0x13eec=>0x13ef0).(0=>1).
34243500: global: Requesting bytes 0x0001e7b7 from address 0x13eec
34243500: global: Decoding instruction 0x0001e7b7 at address 0x13eec
34243500: global: DynInst: [sn:107567] Instruction created. Instcount for system.cpu = 16
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13eec (0) created [sn:107567].
34243500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 122880
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34243500: global: Requesting bytes 0x2107b603 from address 0x13ef0
34243500: global: Decoding instruction 0x2107b603 at address 0x13ef0
34243500: global: DynInst: [sn:107568] Instruction created. Instcount for system.cpu = 17
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef0 (0) created [sn:107568].
34243500: system.cpu.fetch: [tid:0]: Instruction is: ld a2, 528(a5)
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34243500: global: Requesting bytes 0xfff00593 from address 0x13ef4
34243500: global: Decoding instruction 0xfff00593 at address 0x13ef4
34243500: global: DynInst: [sn:107569] Instruction created. Instcount for system.cpu = 18
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef4 (0) created [sn:107569].
34243500: system.cpu.fetch: [tid:0]: Instruction is: addi a1, zero, -1
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34243500: global: Requesting bytes 0x00868693 from address 0x13ef8
34243500: global: Decoding instruction 0x00868693 at address 0x13ef8
34243500: global: DynInst: [sn:107570] Instruction created. Instcount for system.cpu = 19
34243500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107570].
34243500: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34243500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34243500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34243500: system.cpu.fetch: [tid:0][sn:107563]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34243500: system.cpu.fetch: [tid:0][sn:107564]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34243500: system.cpu.fetch: [tid:0][sn:107565]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34243500: system.cpu.fetch: [tid:0][sn:107566]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34243500: system.cpu.fetch: [tid:0][sn:107567]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34243500: system.cpu.fetch: [tid:0][sn:107568]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34243500: system.cpu.fetch: [tid:0][sn:107569]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34243500: system.cpu.fetch: [tid:0][sn:107570]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34243500: system.cpu.fetch: Activity this cycle.
34243500: system.cpu: Activity: 12
34243500: system.cpu.decode: Processing [tid:0]
34243500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34243500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34243500: system.cpu.rename: Processing [tid:0]
34243500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 187, Free LQ: 32, Free SQ: 33, FreeRM 31(220 224 255 31 0)
34243500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34243500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
34243500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34243500: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34243500: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34243500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34243500: system.cpu.rename: [tid:0]: Processing instruction [sn:107557] with PC (0x13780=>0x13784).(0=>1).
34243500: system.cpu.rename: start rename src regs------------------------------------------------
34243500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 27
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 27
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 27
34243500: system.cpu.rename: [tid:0]:virtual Register 27 (phys: 27) is not allocated.
34243500: global: idx is 0, vir_src is 27, physical reg is not allocated yet
34243500: system.cpu.rename: start rename dst regs------------------------------------------------
34243500: system.cpu.rename: renameDestRegs checkpoint 0
34243500: global: get into unified rename func
34243500: global: get into simple rename func with arch_reg is 9,map size is 33,freelist is XX
34243500: global: Renamed reg IntRegClass{9} to vir reg 176 (176) old mapping was 109 (109)
34243500: system.cpu.rename: Dest Rename result[0] is 176
34243500: system.cpu.scoreboard: get into unset reg func reg id is 176
34243500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 9 (IntRegClass) to virtual reg 176 phys_reg is NULL 0.
34243500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=5), [sn:107557]. PC (0x13780=>0x13784).(0=>1)
34243500: global: idx is 0, renamd_virdest is 176, renamed_dest should be NULL and is 0, previous_rename is 109
34243500: system.cpu.rename: toIEWIndex inst pc is (0x13780=>0x13784).(0=>1)
34243500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34243500: system.cpu.rename: [tid:0]: Processing instruction [sn:107558] with PC (0x13784=>0x13788).(0=>1).
34243500: system.cpu.rename: start rename src regs------------------------------------------------
34243500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 246
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 246
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 246
34243500: global: look up arch_reg is 11 , vir_reg is 246
34243500: global: lookup vir map for physical reg,vir_reg is 246 freelist freenum is 44
34243500: global: the phys_reg is 0x56f12a0, map size is 256
34243500: system.cpu.rename: [tid:0]: virtual Register 246 (flat: 246) is allocated.
34243500: global: [sn:107558] has 1 ready out of 1 sources. RTI 0)
34243500: global: [sn:1] canIssue <extra arg>%
34243500: global: idx is 0 , vir_renamed_src is 246, phys_renamed_src is 56
34243500: system.cpu.rename: start rename dst regs------------------------------------------------
34243500: system.cpu.rename: renameDestRegs checkpoint 0
34243500: global: get into unified rename func
34243500: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34243500: global: Renamed reg IntRegClass{10} to vir reg 243 (243) old mapping was 27 (27)
34243500: system.cpu.rename: Dest Rename result[0] is 243
34243500: system.cpu.scoreboard: get into unset reg func reg id is 243
34243500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 243 phys_reg is NULL 0.
34243500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=6), [sn:107558]. PC (0x13784=>0x13788).(0=>1)
34243500: global: idx is 0, renamd_virdest is 243, renamed_dest should be NULL and is 0, previous_rename is 27
34243500: system.cpu.rename: toIEWIndex inst pc is (0x13784=>0x13788).(0=>1)
34243500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34243500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 1, stores dispatchedToSQ: 0
34243500: system.cpu.rename: [tid:0]: Processing instruction [sn:107559] with PC (0x13788=>0x1378c).(0=>1).
34243500: system.cpu.rename: start rename src regs------------------------------------------------
34243500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 23
34243500: system.cpu.rename: [tid:0]:virtual Register 23 (phys: 23) is not allocated.
34243500: global: idx is 0, vir_src is 23, physical reg is not allocated yet
34243500: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 216
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 216
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 216
34243500: global: look up arch_reg is 8 , vir_reg is 216
34243500: global: lookup vir map for physical reg,vir_reg is 216 freelist freenum is 44
34243500: global: the phys_reg is 0x56f118c, map size is 256
34243500: system.cpu.rename: [tid:0]: virtual Register 216 (flat: 216) is allocated.
34243500: global: [sn:107559] has 1 ready out of 2 sources. RTI 0)
34243500: global: [sn:0] canIssue <extra arg>%
34243500: global: idx is 1 , vir_renamed_src is 216, phys_renamed_src is 33
34243500: system.cpu.rename: start rename dst regs------------------------------------------------
34243500: system.cpu.rename: toIEWIndex inst pc is (0x13788=>0x1378c).(0=>1)
34243500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34243500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 2, stores dispatchedToSQ: 0
34243500: system.cpu.rename: [tid:0]: Processing instruction [sn:107560] with PC (0x1378c=>0x13790).(0=>1).
34243500: system.cpu.rename: start rename src regs------------------------------------------------
34243500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 23
34243500: system.cpu.rename: [tid:0]:virtual Register 23 (phys: 23) is not allocated.
34243500: global: idx is 0, vir_src is 23, physical reg is not allocated yet
34243500: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 127
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 127
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 127
34243500: global: look up arch_reg is 1 , vir_reg is 127
34243500: global: lookup vir map for physical reg,vir_reg is 127 freelist freenum is 44
34243500: global: the phys_reg is 0x56f18e8, map size is 256
34243500: system.cpu.rename: [tid:0]: virtual Register 127 (flat: 127) is allocated.
34243500: global: [sn:107560] has 1 ready out of 2 sources. RTI 0)
34243500: global: [sn:0] canIssue <extra arg>%
34243500: global: idx is 1 , vir_renamed_src is 127, phys_renamed_src is 190
34243500: system.cpu.rename: start rename dst regs------------------------------------------------
34243500: system.cpu.rename: toIEWIndex inst pc is (0x1378c=>0x13790).(0=>1)
34243500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34243500: system.cpu.rename: [tid:0]: Processing instruction [sn:107561] with PC (0x13790=>0x13794).(0=>1).
34243500: system.cpu.rename: start rename src regs------------------------------------------------
34243500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 246
34243500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 246
34243500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34243500: system.cpu.scoreboard: getreg phys_reg is 246
34243500: global: look up arch_reg is 11 , vir_reg is 246
34243500: global: lookup vir map for physical reg,vir_reg is 246 freelist freenum is 44
34243500: global: the phys_reg is 0x56f12a0, map size is 256
34243500: system.cpu.rename: [tid:0]: virtual Register 246 (flat: 246) is allocated.
34243500: global: [sn:107561] has 1 ready out of 1 sources. RTI 0)
34243500: global: [sn:1] canIssue <extra arg>%
34243500: global: idx is 0 , vir_renamed_src is 246, phys_renamed_src is 56
34243500: system.cpu.rename: start rename dst regs------------------------------------------------
34243500: system.cpu.rename: renameDestRegs checkpoint 0
34243500: global: get into unified rename func
34243500: global: get into simple rename func with arch_reg is 8,map size is 33,freelist is XX
34243500: global: Renamed reg IntRegClass{8} to vir reg 169 (169) old mapping was 216 (216)
34243500: system.cpu.rename: Dest Rename result[0] is 169
34243500: system.cpu.scoreboard: get into unset reg func reg id is 169
34243500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 8 (IntRegClass) to virtual reg 169 phys_reg is NULL 0.
34243500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=7), [sn:107561]. PC (0x13790=>0x13794).(0=>1)
34243500: global: idx is 0, renamd_virdest is 169, renamed_dest should be NULL and is 0, previous_rename is 216
34243500: system.cpu.rename: toIEWIndex inst pc is (0x13790=>0x13794).(0=>1)
34243500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34243500: system.cpu.rename: [tid:0]: Processing instruction [sn:107562] with PC (0x13794=>0x13798).(0=>1).
34243500: system.cpu.rename: start rename src regs------------------------------------------------
34243500: system.cpu.rename: start rename dst regs------------------------------------------------
34243500: system.cpu.rename: renameDestRegs checkpoint 0
34243500: global: get into unified rename func
34243500: global: get into simple rename func with arch_reg is 1,map size is 33,freelist is XX
34243500: global: Renamed reg IntRegClass{1} to vir reg 215 (215) old mapping was 127 (127)
34243500: system.cpu.rename: Dest Rename result[0] is 215
34243500: system.cpu.scoreboard: get into unset reg func reg id is 215
34243500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 1 (IntRegClass) to virtual reg 215 phys_reg is NULL 0.
34243500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=8), [sn:107562]. PC (0x13794=>0x13798).(0=>1)
34243500: global: idx is 0, renamd_virdest is 215, renamed_dest should be NULL and is 0, previous_rename is 127
34243500: system.cpu.rename: toIEWIndex inst pc is (0x13794=>0x13798).(0=>1)
34243500: system.cpu.rename: Activity this cycle.
34243500: system.cpu.rename: remove commited inst finish
34243500: system.cpu.iew: Issue: Processing [tid:0]
34243500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34243500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13778=>0x1377c).(0=>1) [sn:107555] [tid:0] to IQ.
34243500: system.cpu.iq: Adding instruction [sn:107555] PC (0x13778=>0x1377c).(0=>1) to the IQ.
34243500: system.cpu.iq: iq checkpoint 0
34243500: system.cpu.iq: total_src_regs is 1
34243500: system.cpu.iq: iq checkpoint 1
34243500: system.cpu.iq: total dest regs is 1
34243500: system.cpu.iq: renamed vir reg is 23
34243500: system.cpu.iq: phys_reg is NULL
34243500: system.cpu.iq: iq checkpoint 2
34243500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13778=>0x1377c).(0=>1) opclass:1 [sn:107555].
34243500: system.cpu.iq: addIfReady checkpoint 0
34243500: system.cpu.iew: add to iq end
34243500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1377c=>0x13780).(0=>1) [sn:107556] [tid:0] to IQ.
34243500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34243500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1377c=>0x13780).(0=>1), idx:31 [sn:107556]
34243500: system.cpu.iq: Adding instruction [sn:107556] PC (0x1377c=>0x13780).(0=>1) to the IQ.
34243500: system.cpu.iq: iq checkpoint 0
34243500: system.cpu.iq: total_src_regs is 2
34243500: system.cpu.iq: Instruction PC (0x1377c=>0x13780).(0=>1) has src reg 23 that is being added to the dependency chain.
34243500: system.cpu.iq: iq checkpoint 1
34243500: system.cpu.iq: total dest regs is 0
34243500: system.cpu.iq: iq checkpoint 2
34243500: global: Inst 0x1377c with index 479 had no SSID
34243500: system.cpu.memDep0: No dependency for inst PC (0x1377c=>0x13780).(0=>1) [sn:107556].
34243500: system.cpu.memDep0: Inserting store/atomic PC (0x1377c=>0x13780).(0=>1) [sn:107556].
34243500: system.cpu.iew: add to iq end
34243500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34243500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34243500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13778=>0x1377c).(0=>1) [sn:107555]
34243500: system.cpu.iew: Processing [tid:0]
34243500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34243500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 1
34243500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34243500: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
34243500: system.cpu.commit: Getting instructions from Rename stage.
34243500: system.cpu.commit: Trying to commit instructions in the ROB.
34243500: system.cpu.commit: [tid:0]: Marking PC (0x13840=>0x13844).(0=>1), [sn:107552] ready within ROB.
34243500: system.cpu.commit: [tid:0]: Marking PC (0x13848=>0x13778).(0=>1), [sn:107554] ready within ROB.
34243500: system.cpu.commit: [tid:0]: Instruction [sn:107552] PC (0x13840=>0x13844).(0=>1) is head of ROB and ready to commit
34243500: system.cpu.commit: [tid:0]: ROB has 5 insts & 187 free entries.
34243500: system.cpu.commit: Activating stage.
34243500: system.cpu: Activity: 13
34243500: system.cpu: FullO3CPU tick checkpoint 0
34243500: system.cpu: FullO3CPU tick checkpoint 0.1
34243500: system.cpu: FullO3CPU tick checkpoint 0.2
34243500: system.cpu: FullO3CPU tick checkpoint 0.3
34243500: system.cpu: FullO3CPU tick checkpoint 0.4
34243500: global: ~DefaultIEWDefaultCommit()
34243500: global: DefaultIEWDefaultCommit()
34243500: system.cpu: FullO3CPU tick checkpoint 0.5
34243500: system.cpu: Activity: 12
34243500: system.cpu: FullO3CPU tick checkpoint 1
34243500: system.cpu: FullO3CPU tick checkpoint 2
34243500: system.cpu: Scheduling next tick!
34244000: system.cpu: CPU already running.
34244000: global: the arch_reg is 10 , the vir reg is 27
34244000: global: look up arch_reg is 10 , vir_reg is 27
34244000: global: lookup vir map for physical reg,vir_reg is 27 freelist freenum is 44
34244000: global: the phys_reg is 0, map size is 256
34244000: global: get dest phys reg is 10
34244000: global: regval is 119320
34244000: system.cpu: phys_reg is 10, val is 119320
34244000: global: RegFile: Setting int register 10 to 0x1d218
34244000: global: setScalarResult
34244000: global: get into ~InstResult
34244000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34244000: system.cpu.iew: Activity this cycle.
34244000: system.cpu: Activity: 13
34244000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34244000: system.cpu.fetch: Running stage.
34244000: system.cpu.fetch: Attempting to fetch from [tid:0]
34244000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34244000: global: Requesting bytes 0xff86b703 from address 0x13efc
34244000: global: Decoding instruction 0xff86b703 at address 0x13efc
34244000: global: DynInst: [sn:107571] Instruction created. Instcount for system.cpu = 20
34244000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107571].
34244000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34244000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34244000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34244000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34244000: system.cpu: CPU already running.
34244000: system.cpu.fetch: Fetch: Doing instruction read.
34244000: system.cpu.fetch: [tid:0]: Doing Icache access.
34244000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34244000: system.cpu.fetch: Deactivating stage.
34244000: system.cpu: Activity: 12
34244000: system.cpu.fetch: [tid:0][sn:107571]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34244000: system.cpu.fetch: Activity this cycle.
34244000: system.cpu.decode: Processing [tid:0]
34244000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34244000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107563] with PC (0x13edc=>0x13ee0).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107564] with PC (0x13ee0=>0x13ee4).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107565] with PC (0x13ee4=>0x13ee8).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107566] with PC (0x13ee8=>0x13eec).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107567] with PC (0x13eec=>0x13ef0).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107568] with PC (0x13ef0=>0x13ef4).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107569] with PC (0x13ef4=>0x13ef8).(0=>1)
34244000: system.cpu.decode: [tid:0]: Processing instruction [sn:107570] with PC (0x13ef8=>0x13efc).(0=>1)
34244000: system.cpu.decode: Activity this cycle.
34244000: system.cpu.rename: Processing [tid:0]
34244000: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 187, Free LQ: 32, Free SQ: 33, FreeRM 31(216 224 255 31 0)
34244000: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34244000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
34244000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34244000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34244000: system.cpu.rename: remove commited inst finish
34244000: system.cpu.iew: Issue: Processing [tid:0]
34244000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34244000: system.cpu.iew: Execute: Executing instructions from IQ.
34244000: system.cpu.iew: Execute: Processing PC (0x13778=>0x1377c).(0=>1), [tid:0] [sn:107555].
34244000: system.cpu.iew: iew checkpoint 0
34244000: system.cpu.iew: iew checkpoint 1 before exe
34244000: global: RegFile: Access to int register 23, has data 0x7ffffffffffffe90
34244000: global: the arch_reg is 2 , the vir reg is 23
34244000: global: look up arch_reg is 2 , vir_reg is 23
34244000: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 44
34244000: global: the phys_reg is 0, map size is 256
34244000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34244000: global: get dest phys reg is 71
34244000: global: regval is 9223372036854775344
34244000: system.cpu: phys_reg is 71, val is 9223372036854775344
34244000: global: RegFile: Setting int register 71 to 0x7ffffffffffffe30
34244000: global: setScalarResult
34244000: global: get into ~InstResult
34244000: system.cpu.iew: iew checkpoint 2 after exe
34244000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34244000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34244000: system.cpu.iew: Sending instructions to commit, [sn:107553] PC (0x13844=>0x13848).(0=>1).
34244000: system.cpu.iq: Waking dependents of completed instruction.
34244000: system.cpu.iq: Completing mem instruction PC: (0x13844=>0x13848).(0=>1) [sn:107553]
34244000: system.cpu.memDep0: Completed mem instruction PC (0x13844=>0x13848).(0=>1) [sn:107553].
34244000: system.cpu.iq: Waking any dependents on vir_reg is 27(flat:27) and phys register 10 (IntRegClass).
34244000: system.cpu.iew: writebackInsts checkpoint 1
34244000: system.cpu.iew: Setting virtual Destination Register 27
34244000: system.cpu.scoreboard: 1 setreg phys_reg is 27
34244000: system.cpu.scoreboard: Setting reg 27 as ready
34244000: system.cpu.iew: Sending instructions to commit, [sn:107555] PC (0x13778=>0x1377c).(0=>1).
34244000: system.cpu.iq: Waking dependents of completed instruction.
34244000: system.cpu.iq: Waking any dependents on vir_reg is 23(flat:23) and phys register 71 (IntRegClass).
34244000: system.cpu.iq: Waking up a dependent instruction, [sn:107556] PC (0x1377c=>0x13780).(0=>1).
34244000: global: reWritePhysRegs rewrite vir_reg 23 to phys_reg 71
34244000: global: [sn:107556] has 2 ready out of 2 sources. RTI 0)
34244000: global: [sn:1] canIssue <extra arg>%
34244000: system.cpu.iq: Checking if memory instruction can issue.
34244000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1377c=>0x13780).(0=>1) [sn:107556].
34244000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34244000: system.cpu.memDep0: Adding instruction [sn:107556] to the ready list.
34244000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1377c=>0x13780).(0=>1) opclass:48 [sn:107556].
34244000: system.cpu.iew: writebackInsts checkpoint 1
34244000: system.cpu.iew: Setting virtual Destination Register 23
34244000: system.cpu.scoreboard: 1 setreg phys_reg is 23
34244000: system.cpu.scoreboard: Setting reg 23 as ready
34244000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34244000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1377c=>0x13780).(0=>1) [sn:107556]
34244000: system.cpu.memDep0: Issuing instruction PC 0x1377c [sn:107556].
34244000: system.cpu.iew: Processing [tid:0]
34244000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34244000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 1
34244000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34244000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 1
34244000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34244000: system.cpu.iew: IQ has 63 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 32 free entries.
34244000: system.cpu.iew: Activity this cycle.
34244000: system.cpu.commit: Getting instructions from Rename stage.
34244000: system.cpu.commit: Inserting PC (0x13780=>0x13784).(0=>1) [sn:107557] [tid:0] into ROB.
34244000: system.cpu.rob: Adding inst PC (0x13780=>0x13784).(0=>1) to the ROB.
34244000: system.cpu.rob: [tid:0] Now has 6 instructions.
34244000: system.cpu.commit: Inserting PC (0x13784=>0x13788).(0=>1) [sn:107558] [tid:0] into ROB.
34244000: system.cpu.rob: Adding inst PC (0x13784=>0x13788).(0=>1) to the ROB.
34244000: system.cpu.rob: [tid:0] Now has 7 instructions.
34244000: system.cpu.commit: Inserting PC (0x13788=>0x1378c).(0=>1) [sn:107559] [tid:0] into ROB.
34244000: system.cpu.rob: Adding inst PC (0x13788=>0x1378c).(0=>1) to the ROB.
34244000: system.cpu.rob: [tid:0] Now has 8 instructions.
34244000: system.cpu.commit: Inserting PC (0x1378c=>0x13790).(0=>1) [sn:107560] [tid:0] into ROB.
34244000: system.cpu.rob: Adding inst PC (0x1378c=>0x13790).(0=>1) to the ROB.
34244000: system.cpu.rob: [tid:0] Now has 9 instructions.
34244000: system.cpu.commit: Inserting PC (0x13790=>0x13794).(0=>1) [sn:107561] [tid:0] into ROB.
34244000: system.cpu.rob: Adding inst PC (0x13790=>0x13794).(0=>1) to the ROB.
34244000: system.cpu.rob: [tid:0] Now has 10 instructions.
34244000: system.cpu.commit: Inserting PC (0x13794=>0x13798).(0=>1) [sn:107562] [tid:0] into ROB.
34244000: system.cpu.rob: Adding inst PC (0x13794=>0x13798).(0=>1) to the ROB.
34244000: system.cpu.rob: [tid:0] Now has 11 instructions.
34244000: system.cpu.commit: Trying to commit instructions in the ROB.
34244000: system.cpu.commit: Trying to commit head instruction, [sn:107552] [tid:0]
34244000: system.cpu.commit: Committing instruction with [sn:107552] PC (0x13840=>0x13844).(0=>1)
34244000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13840=>0x13844).(0=>1), [sn:107552]
34244000: system.cpu: Removing committed instruction [tid:0] PC (0x13840=>0x13844).(0=>1) [sn:107552]
34244000: global: RegFile: Access to int register 56, has data 0x1ba90
34244000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107553] PC (0x13844=>0x13848).(0=>1) is head of ROB and not ready
34244000: system.cpu.commit: [tid:0]: ROB has 10 insts & 182 free entries.
34244000: system.cpu.commit: Activity This Cycle.
34244000: system.cpu.commit: Deactivating stage.
34244000: system.cpu: Activity: 11
34244000: system.cpu: FullO3CPU tick checkpoint 0
34244000: system.cpu: FullO3CPU tick checkpoint 0.1
34244000: system.cpu: FullO3CPU tick checkpoint 0.2
34244000: system.cpu: FullO3CPU tick checkpoint 0.3
34244000: system.cpu: FullO3CPU tick checkpoint 0.4
34244000: global: ~DefaultIEWDefaultCommit()
34244000: global: DefaultIEWDefaultCommit()
34244000: system.cpu: FullO3CPU tick checkpoint 0.5
34244000: system.cpu: Activity: 10
34244000: system.cpu: FullO3CPU tick checkpoint 1
34244000: system.cpu: Removing instruction, [tid:0] [sn:107552] PC (0x13840=>0x13844).(0=>1)
 dest reg 0x56f1b88 : 0x56f12a034244000: system.cpu: FullO3CPU tick checkpoint 2
34244000: system.cpu: Scheduling next tick!
34244500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34244500: system.cpu.fetch: Running stage.
34244500: system.cpu.fetch: There are no more threads available to fetch from.
34244500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34244500: system.cpu.decode: Processing [tid:0]
34244500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34244500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34244500: system.cpu.decode: [tid:0]: Processing instruction [sn:107571] with PC (0x13efc=>0x13f00).(0=>1)
34244500: system.cpu.decode: Activity this cycle.
34244500: system.cpu: Activity: 11
34244500: system.cpu.rename: Processing [tid:0]
34244500: system.cpu.rename: [tid:0]: Free IQ: 63, Free ROB: 182, Free LQ: 32, Free SQ: 32, FreeRM 31(216 224 255 31 0)
34244500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34244500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
34244500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34244500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34244500: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107563] with PC (0x13edc=>0x13ee0).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 243
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 243
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 243
34244500: system.cpu.rename: [tid:0]:virtual Register 243 (phys: 243) is not allocated.
34244500: global: idx is 0, vir_src is 243, physical reg is not allocated yet
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{14} to vir reg 11 (11) old mapping was 86 (86)
34244500: system.cpu.rename: Dest Rename result[0] is 11
34244500: system.cpu.scoreboard: get into unset reg func reg id is 11
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 11 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=9), [sn:107563]. PC (0x13edc=>0x13ee0).(0=>1)
34244500: global: idx is 0, renamd_virdest is 11, renamed_dest should be NULL and is 0, previous_rename is 86
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13edc=>0x13ee0).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107564] with PC (0x13ee0=>0x13ee4).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 243
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 243
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 243
34244500: system.cpu.rename: [tid:0]:virtual Register 243 (phys: 243) is not allocated.
34244500: global: idx is 0, vir_src is 243, physical reg is not allocated yet
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{15} to vir reg 138 (138) old mapping was 81 (81)
34244500: system.cpu.rename: Dest Rename result[0] is 138
34244500: system.cpu.scoreboard: get into unset reg func reg id is 138
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 138 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=10), [sn:107564]. PC (0x13ee0=>0x13ee4).(0=>1)
34244500: global: idx is 0, renamd_virdest is 138, renamed_dest should be NULL and is 0, previous_rename is 81
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13ee0=>0x13ee4).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107565] with PC (0x13ee4=>0x13ee8).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 243
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 243
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 243
34244500: system.cpu.rename: [tid:0]:virtual Register 243 (phys: 243) is not allocated.
34244500: global: idx is 0, vir_src is 243, physical reg is not allocated yet
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{13} to vir reg 143 (143) old mapping was 3 (3)
34244500: system.cpu.rename: Dest Rename result[0] is 143
34244500: system.cpu.scoreboard: get into unset reg func reg id is 143
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 143 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=11), [sn:107565]. PC (0x13ee4=>0x13ee8).(0=>1)
34244500: global: idx is 0, renamd_virdest is 143, renamed_dest should be NULL and is 0, previous_rename is 3
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13ee4=>0x13ee8).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107566] with PC (0x13ee8=>0x13eec).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 11
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 11
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 11
34244500: system.cpu.rename: [tid:0]:virtual Register 11 (phys: 11) is not allocated.
34244500: global: idx is 0, vir_src is 11, physical reg is not allocated yet
34244500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 0
34244500: global: look up arch_reg is 0 , vir_reg is 0
34244500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34244500: global: the phys_reg is 0x56f1000, map size is 256
34244500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34244500: global: [sn:107566] has 1 ready out of 2 sources. RTI 0)
34244500: global: [sn:0] canIssue <extra arg>%
34244500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13ee8=>0x13eec).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107567] with PC (0x13eec=>0x13ef0).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{15} to vir reg 24 (24) old mapping was 138 (138)
34244500: system.cpu.rename: Dest Rename result[0] is 24
34244500: system.cpu.scoreboard: get into unset reg func reg id is 24
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 24 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:107567]. PC (0x13eec=>0x13ef0).(0=>1)
34244500: global: idx is 0, renamd_virdest is 24, renamed_dest should be NULL and is 0, previous_rename is 138
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13eec=>0x13ef0).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 0, loads dispatchedToLQ: 0
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107568] with PC (0x13ef0=>0x13ef4).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 24
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 24
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 24
34244500: system.cpu.rename: [tid:0]:virtual Register 24 (phys: 24) is not allocated.
34244500: global: idx is 0, vir_src is 24, physical reg is not allocated yet
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 12,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{12} to vir reg 48 (48) old mapping was 209 (209)
34244500: system.cpu.rename: Dest Rename result[0] is 48
34244500: system.cpu.scoreboard: get into unset reg func reg id is 48
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 12 (IntRegClass) to virtual reg 48 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107568]. PC (0x13ef0=>0x13ef4).(0=>1)
34244500: global: idx is 0, renamd_virdest is 48, renamed_dest should be NULL and is 0, previous_rename is 209
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13ef0=>0x13ef4).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107569] with PC (0x13ef4=>0x13ef8).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 0
34244500: global: look up arch_reg is 0 , vir_reg is 0
34244500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34244500: global: the phys_reg is 0x56f1000, map size is 256
34244500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34244500: global: [sn:107569] has 1 ready out of 1 sources. RTI 0)
34244500: global: [sn:1] canIssue <extra arg>%
34244500: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{11} to vir reg 158 (158) old mapping was 246 (246)
34244500: system.cpu.rename: Dest Rename result[0] is 158
34244500: system.cpu.scoreboard: get into unset reg func reg id is 158
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 158 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107569]. PC (0x13ef4=>0x13ef8).(0=>1)
34244500: global: idx is 0, renamd_virdest is 158, renamed_dest should be NULL and is 0, previous_rename is 246
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13ef4=>0x13ef8).(0=>1)
34244500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34244500: system.cpu.rename: [tid:0]: Processing instruction [sn:107570] with PC (0x13ef8=>0x13efc).(0=>1).
34244500: system.cpu.rename: start rename src regs------------------------------------------------
34244500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 143
34244500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 143
34244500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34244500: system.cpu.scoreboard: getreg phys_reg is 143
34244500: system.cpu.rename: [tid:0]:virtual Register 143 (phys: 143) is not allocated.
34244500: global: idx is 0, vir_src is 143, physical reg is not allocated yet
34244500: system.cpu.rename: start rename dst regs------------------------------------------------
34244500: system.cpu.rename: renameDestRegs checkpoint 0
34244500: global: get into unified rename func
34244500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34244500: global: Renamed reg IntRegClass{13} to vir reg 21 (21) old mapping was 143 (143)
34244500: system.cpu.rename: Dest Rename result[0] is 21
34244500: system.cpu.scoreboard: get into unset reg func reg id is 21
34244500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 21 phys_reg is NULL 0.
34244500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107570]. PC (0x13ef8=>0x13efc).(0=>1)
34244500: global: idx is 0, renamd_virdest is 21, renamed_dest should be NULL and is 0, previous_rename is 143
34244500: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34244500: system.cpu.rename: Activity this cycle.
34244500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107552].
34244500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166868, [sn:107552].
34244500: system.cpu.rename: hb_it newPhysReg is 246 prevPhysReg is 183
34244500: system.cpu.freeList: Freeing register 183 (IntRegClass).
34244500: system.cpu.scoreboard: get into unset reg func reg id is 183
34244500: global: look up arch_reg is 11 , vir_reg is 183
34244500: global: lookup vir map for physical reg,vir_reg is 183 freelist freenum is 43
34244500: global: the phys_reg is 0x56f148c, map size is 256
34244500: system.cpu.vir_freelist: Freeing register 97 (IntRegClass).
34244500: global: simpleFreeList addPhysReg 97, cnt_ref_size is 256
34244500: system.cpu.rename: remove commited inst finish
34244500: system.cpu.iew: Issue: Processing [tid:0]
34244500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34244500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13780=>0x13784).(0=>1) [sn:107557] [tid:0] to IQ.
34244500: system.cpu.iq: Adding instruction [sn:107557] PC (0x13780=>0x13784).(0=>1) to the IQ.
34244500: system.cpu.iq: iq checkpoint 0
34244500: system.cpu.iq: total_src_regs is 1
34244500: global: look up arch_reg is 10 , vir_reg is 27
34244500: global: lookup vir map for physical reg,vir_reg is 27 freelist freenum is 44
34244500: global: the phys_reg is 0x56f1078, map size is 256
34244500: system.cpu.iq: Instruction PC (0x13780=>0x13784).(0=>1) has arch_reg 10 vir_src reg 27 phys_reg 10 that became ready before it reached the IQ.
34244500: global: idx is 0 , vir_renamed_src is 27, phys_renamed_src is 10
34244500: global: [sn:107557] has 1 ready out of 1 sources. RTI 0)
34244500: global: [sn:1] canIssue <extra arg>%
34244500: system.cpu.iq: iq checkpoint 1
34244500: system.cpu.iq: total dest regs is 1
34244500: system.cpu.iq: renamed vir reg is 176
34244500: system.cpu.iq: phys_reg is NULL
34244500: system.cpu.iq: iq checkpoint 2
34244500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13780=>0x13784).(0=>1) opclass:1 [sn:107557].
34244500: system.cpu.iq: addIfReady checkpoint 0
34244500: system.cpu.iew: add to iq end
34244500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13784=>0x13788).(0=>1) [sn:107558] [tid:0] to IQ.
34244500: system.cpu.iq: Adding instruction [sn:107558] PC (0x13784=>0x13788).(0=>1) to the IQ.
34244500: system.cpu.iq: iq checkpoint 0
34244500: system.cpu.iq: total_src_regs is 1
34244500: system.cpu.iq: iq checkpoint 1
34244500: system.cpu.iq: total dest regs is 1
34244500: system.cpu.iq: renamed vir reg is 243
34244500: system.cpu.iq: phys_reg is NULL
34244500: system.cpu.iq: iq checkpoint 2
34244500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13784=>0x13788).(0=>1) opclass:1 [sn:107558].
34244500: system.cpu.iq: addIfReady checkpoint 0
34244500: system.cpu.iew: add to iq end
34244500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13788=>0x1378c).(0=>1) [sn:107559] [tid:0] to IQ.
34244500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34244500: system.cpu.iew.lsq.thread0: Inserting store PC (0x13788=>0x1378c).(0=>1), idx:32 [sn:107559]
34244500: system.cpu.iq: Adding instruction [sn:107559] PC (0x13788=>0x1378c).(0=>1) to the IQ.
34244500: system.cpu.iq: iq checkpoint 0
34244500: system.cpu.iq: total_src_regs is 2
34244500: global: look up arch_reg is 2 , vir_reg is 23
34244500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 44
34244500: global: the phys_reg is 0x56f1354, map size is 256
34244500: system.cpu.iq: Instruction PC (0x13788=>0x1378c).(0=>1) has arch_reg 2 vir_src reg 23 phys_reg 71 that became ready before it reached the IQ.
34244500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34244500: global: [sn:107559] has 2 ready out of 2 sources. RTI 0)
34244500: global: [sn:1] canIssue <extra arg>%
34244500: system.cpu.iq: iq checkpoint 1
34244500: system.cpu.iq: total dest regs is 0
34244500: system.cpu.iq: iq checkpoint 2
34244500: global: Inst 0x13788 with index 482 had no SSID
34244500: system.cpu.memDep0: No dependency for inst PC (0x13788=>0x1378c).(0=>1) [sn:107559].
34244500: system.cpu.memDep0: Adding instruction [sn:107559] to the ready list.
34244500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13788=>0x1378c).(0=>1) opclass:48 [sn:107559].
34244500: system.cpu.memDep0: Inserting store/atomic PC (0x13788=>0x1378c).(0=>1) [sn:107559].
34244500: system.cpu.iew: add to iq end
34244500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1378c=>0x13790).(0=>1) [sn:107560] [tid:0] to IQ.
34244500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34244500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1378c=>0x13790).(0=>1), idx:0 [sn:107560]
34244500: system.cpu.iq: Adding instruction [sn:107560] PC (0x1378c=>0x13790).(0=>1) to the IQ.
34244500: system.cpu.iq: iq checkpoint 0
34244500: system.cpu.iq: total_src_regs is 2
34244500: global: look up arch_reg is 2 , vir_reg is 23
34244500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 44
34244500: global: the phys_reg is 0x56f1354, map size is 256
34244500: system.cpu.iq: Instruction PC (0x1378c=>0x13790).(0=>1) has arch_reg 2 vir_src reg 23 phys_reg 71 that became ready before it reached the IQ.
34244500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34244500: global: [sn:107560] has 2 ready out of 2 sources. RTI 0)
34244500: global: [sn:1] canIssue <extra arg>%
34244500: system.cpu.iq: iq checkpoint 1
34244500: system.cpu.iq: total dest regs is 0
34244500: system.cpu.iq: iq checkpoint 2
34244500: global: Inst 0x1378c with index 483 had no SSID
34244500: system.cpu.memDep0: No dependency for inst PC (0x1378c=>0x13790).(0=>1) [sn:107560].
34244500: system.cpu.memDep0: Adding instruction [sn:107560] to the ready list.
34244500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1378c=>0x13790).(0=>1) opclass:48 [sn:107560].
34244500: system.cpu.memDep0: Inserting store/atomic PC (0x1378c=>0x13790).(0=>1) [sn:107560].
34244500: system.cpu.iew: add to iq end
34244500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13790=>0x13794).(0=>1) [sn:107561] [tid:0] to IQ.
34244500: system.cpu.iq: Adding instruction [sn:107561] PC (0x13790=>0x13794).(0=>1) to the IQ.
34244500: system.cpu.iq: iq checkpoint 0
34244500: system.cpu.iq: total_src_regs is 1
34244500: system.cpu.iq: iq checkpoint 1
34244500: system.cpu.iq: total dest regs is 1
34244500: system.cpu.iq: renamed vir reg is 169
34244500: system.cpu.iq: phys_reg is NULL
34244500: system.cpu.iq: iq checkpoint 2
34244500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13790=>0x13794).(0=>1) opclass:1 [sn:107561].
34244500: system.cpu.iq: addIfReady checkpoint 0
34244500: system.cpu.iew: add to iq end
34244500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13794=>0x13798).(0=>1) [sn:107562] [tid:0] to IQ.
34244500: system.cpu.iq: Adding instruction [sn:107562] PC (0x13794=>0x13798).(0=>1) to the IQ.
34244500: system.cpu.iq: iq checkpoint 0
34244500: system.cpu.iq: total_src_regs is 0
34244500: system.cpu.iq: iq checkpoint 1
34244500: system.cpu.iq: total dest regs is 1
34244500: system.cpu.iq: renamed vir reg is 215
34244500: system.cpu.iq: phys_reg is NULL
34244500: system.cpu.iq: iq checkpoint 2
34244500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13794=>0x13798).(0=>1) opclass:1 [sn:107562].
34244500: system.cpu.iq: addIfReady checkpoint 0
34244500: system.cpu.iew: add to iq end
34244500: system.cpu.iew: Execute: Executing instructions from IQ.
34244500: system.cpu.iew: Execute: Processing PC (0x1377c=>0x13780).(0=>1), [tid:0] [sn:107556].
34244500: system.cpu.iew: iew checkpoint 0
34244500: system.cpu.iew: Execute: Calculating address for memory reference.
34244500: system.cpu.iew.lsq.thread0: Executing store PC (0x1377c=>0x13780).(0=>1) [sn:107556]
34244500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34244500: global: RegFile: Access to int register 57, has data 0xd
34244500: system.cpu.iew.lsq.thread0: Doing write to store idx 31, addr 0x11e78 | storeHead:31 [sn:107556]
34244500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34244500: system.cpu.iew: Activity this cycle.
34244500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34244500: system.cpu.iew: Sending instructions to commit, [sn:107556] PC (0x1377c=>0x13780).(0=>1).
34244500: system.cpu.iq: Waking dependents of completed instruction.
34244500: system.cpu.iq: Completing mem instruction PC: (0x1377c=>0x13780).(0=>1) [sn:107556]
34244500: system.cpu.memDep0: Completed mem instruction PC (0x1377c=>0x13780).(0=>1) [sn:107556].
34244500: system.cpu.iew: writebackInsts checkpoint 1
34244500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34244500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13780=>0x13784).(0=>1) [sn:107557]
34244500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13784=>0x13788).(0=>1) [sn:107558]
34244500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13788=>0x1378c).(0=>1) [sn:107559]
34244500: system.cpu.memDep0: Issuing instruction PC 0x13788 [sn:107559].
34244500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1378c=>0x13790).(0=>1) [sn:107560]
34244500: system.cpu.memDep0: Issuing instruction PC 0x1378c [sn:107560].
34244500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13790=>0x13794).(0=>1) [sn:107561]
34244500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13794=>0x13798).(0=>1) [sn:107562]
34244500: system.cpu.iew: Processing [tid:0]
34244500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107552]
34244500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34244500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34244500: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34244500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34244500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34244500: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 30 free entries.
34244500: system.cpu.iew: Activity this cycle.
34244500: system.cpu.commit: Getting instructions from Rename stage.
34244500: system.cpu.commit: Trying to commit instructions in the ROB.
34244500: system.cpu.commit: [tid:0]: Marking PC (0x13844=>0x13848).(0=>1), [sn:107553] ready within ROB.
34244500: system.cpu.commit: [tid:0]: Marking PC (0x13778=>0x1377c).(0=>1), [sn:107555] ready within ROB.
34244500: system.cpu.commit: [tid:0]: Instruction [sn:107553] PC (0x13844=>0x13848).(0=>1) is head of ROB and ready to commit
34244500: system.cpu.commit: [tid:0]: ROB has 10 insts & 182 free entries.
34244500: system.cpu.commit: Activating stage.
34244500: system.cpu: Activity: 12
34244500: system.cpu: FullO3CPU tick checkpoint 0
34244500: system.cpu: FullO3CPU tick checkpoint 0.1
34244500: system.cpu: FullO3CPU tick checkpoint 0.2
34244500: system.cpu: FullO3CPU tick checkpoint 0.3
34244500: system.cpu: FullO3CPU tick checkpoint 0.4
34244500: global: ~DefaultIEWDefaultCommit()
34244500: global: DefaultIEWDefaultCommit()
34244500: system.cpu: FullO3CPU tick checkpoint 0.5
34244500: system.cpu: Activity: 11
34244500: system.cpu: FullO3CPU tick checkpoint 1
34244500: system.cpu: FullO3CPU tick checkpoint 2
34244500: system.cpu: Scheduling next tick!
34245000: system.cpu.icache_port: Fetch unit received timing
34245000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34245000: system.cpu: CPU already running.
34245000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34245000: system.cpu.fetch: Activating stage.
34245000: system.cpu: Activity: 12
34245000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34245000: system.cpu.fetch: Running stage.
34245000: system.cpu.fetch: Attempting to fetch from [tid:0]
34245000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34245000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34245000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34245000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34245000: global: DynInst: [sn:107572] Instruction created. Instcount for system.cpu = 21
34245000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107572].
34245000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34245000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34245000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34245000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34245000: global: DynInst: [sn:107573] Instruction created. Instcount for system.cpu = 22
34245000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107573].
34245000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34245000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34245000: global: Requesting bytes 0x00c76733 from address 0x13f08
34245000: global: Decoding instruction 0x00c76733 at address 0x13f08
34245000: global: DynInst: [sn:107574] Instruction created. Instcount for system.cpu = 23
34245000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107574].
34245000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34245000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34245000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34245000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34245000: global: DynInst: [sn:107575] Instruction created. Instcount for system.cpu = 24
34245000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107575].
34245000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34245000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34245000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34245000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34245000: global: DynInst: [sn:107576] Instruction created. Instcount for system.cpu = 25
34245000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107576].
34245000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34245000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34245000: system.cpu.fetch: [tid:0]: [sn:107576]:  Branch predicted to be taken to (0x13ef8=>0x13efc).(0=>1).
34245000: system.cpu.fetch: [tid:0]: [sn:107576] Branch predicted to go to (0x13ef8=>0x13efc).(0=>1).
34245000: system.cpu.fetch: Branch detected with PC = (0x13f10=>0x13f14).(0=>1)
34245000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34245000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13ef8=>0x13efc).(0=>1).
34245000: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13ef8
34245000: system.cpu: CPU already running.
34245000: system.cpu.fetch: Fetch: Doing instruction read.
34245000: system.cpu.fetch: [tid:0]: Doing Icache access.
34245000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34245000: system.cpu.fetch: Deactivating stage.
34245000: system.cpu: Activity: 11
34245000: system.cpu.fetch: [tid:0][sn:107572]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34245000: system.cpu.fetch: [tid:0][sn:107573]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34245000: system.cpu.fetch: [tid:0][sn:107574]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34245000: system.cpu.fetch: [tid:0][sn:107575]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34245000: system.cpu.fetch: [tid:0][sn:107576]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34245000: system.cpu.fetch: Activity this cycle.
34245000: system.cpu: Activity: 12
34245000: system.cpu.decode: Processing [tid:0]
34245000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34245000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34245000: system.cpu.rename: Processing [tid:0]
34245000: system.cpu.rename: [tid:0]: Free IQ: 62, Free ROB: 182, Free LQ: 32, Free SQ: 30, FreeRM 31(210 224 255 31 0)
34245000: system.cpu.rename: [tid:0]: 14 instructions not yet in ROB
34245000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34245000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34245000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
34245000: system.cpu.rename: [tid:0]: 14 insts pipelining from Rename | 6 insts dispatched to IQ last cycle.
34245000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34245000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34245000: system.cpu.rename: [tid:0]: Processing instruction [sn:107571] with PC (0x13efc=>0x13f00).(0=>1).
34245000: system.cpu.rename: start rename src regs------------------------------------------------
34245000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 21
34245000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 21
34245000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34245000: system.cpu.scoreboard: getreg phys_reg is 21
34245000: system.cpu.rename: [tid:0]:virtual Register 21 (phys: 21) is not allocated.
34245000: global: idx is 0, vir_src is 21, physical reg is not allocated yet
34245000: system.cpu.rename: start rename dst regs------------------------------------------------
34245000: system.cpu.rename: renameDestRegs checkpoint 0
34245000: global: get into unified rename func
34245000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34245000: global: Renamed reg IntRegClass{14} to vir reg 156 (156) old mapping was 11 (11)
34245000: system.cpu.rename: Dest Rename result[0] is 156
34245000: system.cpu.scoreboard: get into unset reg func reg id is 156
34245000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 156 phys_reg is NULL 0.
34245000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107571]. PC (0x13efc=>0x13f00).(0=>1)
34245000: global: idx is 0, renamd_virdest is 156, renamed_dest should be NULL and is 0, previous_rename is 11
34245000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34245000: system.cpu.rename: Activity this cycle.
34245000: system.cpu.rename: remove commited inst finish
34245000: system.cpu.iew: Issue: Processing [tid:0]
34245000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34245000: system.cpu.iew: Execute: Executing instructions from IQ.
34245000: system.cpu.iew: Execute: Processing PC (0x13780=>0x13784).(0=>1), [tid:0] [sn:107557].
34245000: system.cpu.iew: iew checkpoint 0
34245000: system.cpu.iew: iew checkpoint 1 before exe
34245000: global: RegFile: Access to int register 10, has data 0x1d218
34245000: global: the arch_reg is 9 , the vir reg is 176
34245000: global: look up arch_reg is 9 , vir_reg is 176
34245000: global: lookup vir map for physical reg,vir_reg is 176 freelist freenum is 44
34245000: global: the phys_reg is 0, map size is 256
34245000: global: get dest phys reg is 10
34245000: global: regval is 119320
34245000: system.cpu: phys_reg is 10, val is 119320
34245000: global: RegFile: Setting int register 10 to 0x1d218
34245000: global: setScalarResult
34245000: global: get into ~InstResult
34245000: system.cpu.iew: iew checkpoint 2 after exe
34245000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34245000: system.cpu.iew: Execute: Executing instructions from IQ.
34245000: system.cpu.iew: Execute: Processing PC (0x13784=>0x13788).(0=>1), [tid:0] [sn:107558].
34245000: system.cpu.iew: iew checkpoint 0
34245000: system.cpu.iew: iew checkpoint 1 before exe
34245000: global: RegFile: Access to int register 56, has data 0x1ba90
34245000: global: the arch_reg is 10 , the vir reg is 243
34245000: global: look up arch_reg is 10 , vir_reg is 243
34245000: global: lookup vir map for physical reg,vir_reg is 243 freelist freenum is 44
34245000: global: the phys_reg is 0, map size is 256
34245000: global: get dest phys reg is 56
34245000: global: regval is 113296
34245000: system.cpu: phys_reg is 56, val is 113296
34245000: global: RegFile: Setting int register 56 to 0x1ba90
34245000: global: setScalarResult
34245000: global: get into ~InstResult
34245000: system.cpu.iew: iew checkpoint 2 after exe
34245000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34245000: system.cpu.iew: Execute: Executing instructions from IQ.
34245000: system.cpu.iew: Execute: Processing PC (0x13788=>0x1378c).(0=>1), [tid:0] [sn:107559].
34245000: system.cpu.iew: iew checkpoint 0
34245000: system.cpu.iew: Execute: Calculating address for memory reference.
34245000: system.cpu.iew.lsq.thread0: Executing store PC (0x13788=>0x1378c).(0=>1) [sn:107559]
34245000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34245000: global: RegFile: Access to int register 33, has data 0x7fffffffffffff20
34245000: system.cpu.iew.lsq.thread0: Doing write to store idx -1, addr 0x11e80 | storeHead:31 [sn:107559]
34245000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34245000: system.cpu.iew: Activity this cycle.
34245000: system.cpu.iew: Execute: Executing instructions from IQ.
34245000: system.cpu.iew: Execute: Processing PC (0x1378c=>0x13790).(0=>1), [tid:0] [sn:107560].
34245000: system.cpu.iew: iew checkpoint 0
34245000: system.cpu.iew: Execute: Calculating address for memory reference.
34245000: system.cpu.iew.lsq.thread0: Executing store PC (0x1378c=>0x13790).(0=>1) [sn:107560]
34245000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34245000: global: RegFile: Access to int register 190, has data 0x10944
34245000: system.cpu.iew.lsq.thread0: Doing write to store idx 0, addr 0x11e88 | storeHead:31 [sn:107560]
34245000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34245000: system.cpu.iew: Activity this cycle.
34245000: system.cpu.iew: Execute: Executing instructions from IQ.
34245000: system.cpu.iew: Execute: Processing PC (0x13790=>0x13794).(0=>1), [tid:0] [sn:107561].
34245000: system.cpu.iew: iew checkpoint 0
34245000: system.cpu.iew: iew checkpoint 1 before exe
34245000: global: RegFile: Access to int register 56, has data 0x1ba90
34245000: global: the arch_reg is 8 , the vir reg is 169
34245000: global: look up arch_reg is 8 , vir_reg is 169
34245000: global: lookup vir map for physical reg,vir_reg is 169 freelist freenum is 44
34245000: global: the phys_reg is 0, map size is 256
34245000: global: get dest phys reg is 56
34245000: global: regval is 113296
34245000: system.cpu: phys_reg is 56, val is 113296
34245000: global: RegFile: Setting int register 56 to 0x1ba90
34245000: global: setScalarResult
34245000: global: get into ~InstResult
34245000: system.cpu.iew: iew checkpoint 2 after exe
34245000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34245000: system.cpu.iew: Execute: Executing instructions from IQ.
34245000: system.cpu.iew: Execute: Processing PC (0x13794=>0x13798).(0=>1), [tid:0] [sn:107562].
34245000: system.cpu.iew: iew checkpoint 0
34245000: system.cpu.iew: iew checkpoint 1 before exe
34245000: global: the arch_reg is 1 , the vir reg is 215
34245000: global: look up arch_reg is 1 , vir_reg is 215
34245000: global: lookup vir map for physical reg,vir_reg is 215 freelist freenum is 44
34245000: global: the phys_reg is 0, map size is 256
34245000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34245000: global: get dest phys reg is 113
34245000: global: regval is 79768
34245000: system.cpu: phys_reg is 113, val is 79768
34245000: global: RegFile: Setting int register 113 to 0x13798
34245000: global: setScalarResult
34245000: global: get into ~InstResult
34245000: system.cpu.iew: iew checkpoint 2 after exe
34245000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 5
wbActual:5
34245000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34245000: system.cpu.iew: Sending instructions to commit, [sn:107557] PC (0x13780=>0x13784).(0=>1).
34245000: system.cpu.iq: Waking dependents of completed instruction.
34245000: system.cpu.iq: Waking any dependents on vir_reg is 176(flat:176) and phys register 10 (IntRegClass).
34245000: system.cpu.iew: writebackInsts checkpoint 1
34245000: system.cpu.iew: Setting virtual Destination Register 176
34245000: system.cpu.scoreboard: 1 setreg phys_reg is 176
34245000: system.cpu.scoreboard: Setting reg 176 as ready
34245000: system.cpu.iew: Sending instructions to commit, [sn:107558] PC (0x13784=>0x13788).(0=>1).
34245000: system.cpu.iq: Waking dependents of completed instruction.
34245000: system.cpu.iq: Waking any dependents on vir_reg is 243(flat:243) and phys register 56 (IntRegClass).
34245000: system.cpu.iew: writebackInsts checkpoint 1
34245000: system.cpu.iew: Setting virtual Destination Register 243
34245000: system.cpu.scoreboard: 1 setreg phys_reg is 243
34245000: system.cpu.scoreboard: Setting reg 243 as ready
34245000: system.cpu.iew: Sending instructions to commit, [sn:107559] PC (0x13788=>0x1378c).(0=>1).
34245000: system.cpu.iq: Waking dependents of completed instruction.
34245000: system.cpu.iq: Completing mem instruction PC: (0x13788=>0x1378c).(0=>1) [sn:107559]
34245000: system.cpu.memDep0: Completed mem instruction PC (0x13788=>0x1378c).(0=>1) [sn:107559].
34245000: system.cpu.iew: writebackInsts checkpoint 1
34245000: system.cpu.iew: Sending instructions to commit, [sn:107560] PC (0x1378c=>0x13790).(0=>1).
34245000: system.cpu.iq: Waking dependents of completed instruction.
34245000: system.cpu.iq: Completing mem instruction PC: (0x1378c=>0x13790).(0=>1) [sn:107560]
34245000: system.cpu.memDep0: Completed mem instruction PC (0x1378c=>0x13790).(0=>1) [sn:107560].
34245000: system.cpu.iew: writebackInsts checkpoint 1
34245000: system.cpu.iew: Sending instructions to commit, [sn:107561] PC (0x13790=>0x13794).(0=>1).
34245000: system.cpu.iq: Waking dependents of completed instruction.
34245000: system.cpu.iq: Waking any dependents on vir_reg is 169(flat:169) and phys register 56 (IntRegClass).
34245000: system.cpu.iew: writebackInsts checkpoint 1
34245000: system.cpu.iew: Setting virtual Destination Register 169
34245000: system.cpu.scoreboard: 1 setreg phys_reg is 169
34245000: system.cpu.scoreboard: Setting reg 169 as ready
34245000: system.cpu.iew: Sending instructions to commit, [sn:107562] PC (0x13794=>0x13edc).(0=>1).
34245000: system.cpu.iq: Waking dependents of completed instruction.
34245000: system.cpu.iq: Waking any dependents on vir_reg is 215(flat:215) and phys register 113 (IntRegClass).
34245000: system.cpu.iew: writebackInsts checkpoint 1
34245000: system.cpu.iew: Setting virtual Destination Register 215
34245000: system.cpu.scoreboard: 1 setreg phys_reg is 215
34245000: system.cpu.scoreboard: Setting reg 215 as ready
34245000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34245000: system.cpu.iq: Not able to schedule any instructions.
34245000: system.cpu.iew: Processing [tid:0]
34245000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34245000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34245000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34245000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34245000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34245000: system.cpu.iew: IQ has 64 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 30 free entries.
34245000: system.cpu.iew: Activity this cycle.
34245000: system.cpu.commit: Getting instructions from Rename stage.
34245000: system.cpu.commit: Inserting PC (0x13edc=>0x13ee0).(0=>1) [sn:107563] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13edc=>0x13ee0).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 11 instructions.
34245000: system.cpu.commit: Inserting PC (0x13ee0=>0x13ee4).(0=>1) [sn:107564] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13ee0=>0x13ee4).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 12 instructions.
34245000: system.cpu.commit: Inserting PC (0x13ee4=>0x13ee8).(0=>1) [sn:107565] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13ee4=>0x13ee8).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 13 instructions.
34245000: system.cpu.commit: Inserting PC (0x13ee8=>0x13eec).(0=>1) [sn:107566] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13ee8=>0x13eec).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 14 instructions.
34245000: system.cpu.commit: Inserting PC (0x13eec=>0x13ef0).(0=>1) [sn:107567] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13eec=>0x13ef0).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 15 instructions.
34245000: system.cpu.commit: Inserting PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13ef0=>0x13ef4).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 16 instructions.
34245000: system.cpu.commit: Inserting PC (0x13ef4=>0x13ef8).(0=>1) [sn:107569] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13ef4=>0x13ef8).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 17 instructions.
34245000: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107570] [tid:0] into ROB.
34245000: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34245000: system.cpu.rob: [tid:0] Now has 18 instructions.
34245000: system.cpu.commit: Trying to commit instructions in the ROB.
34245000: system.cpu.commit: Trying to commit head instruction, [sn:107553] [tid:0]
34245000: system.cpu.commit: Committing instruction with [sn:107553] PC (0x13844=>0x13848).(0=>1)
34245000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13844=>0x13848).(0=>1), [sn:107553]
34245000: system.cpu: Removing committed instruction [tid:0] PC (0x13844=>0x13848).(0=>1) [sn:107553]
34245000: global: RegFile: Access to int register 10, has data 0x1d218
34245000: system.cpu.commit: Trying to commit head instruction, [sn:107554] [tid:0]
34245000: system.cpu.commit: Committing instruction with [sn:107554] PC (0x13848=>0x13778).(0=>1)
34245000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13848=>0x13778).(0=>1), [sn:107554]
34245000: system.cpu: Removing committed instruction [tid:0] PC (0x13848=>0x13778).(0=>1) [sn:107554]
34245000: global: RegFile: Access to int register 0, has data 0
34245000: system.cpu.commit: Trying to commit head instruction, [sn:107555] [tid:0]
34245000: system.cpu.commit: Committing instruction with [sn:107555] PC (0x13778=>0x1377c).(0=>1)
34245000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13778=>0x1377c).(0=>1), [sn:107555]
34245000: system.cpu: Removing committed instruction [tid:0] PC (0x13778=>0x1377c).(0=>1) [sn:107555]
34245000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34245000: system.cpu.commit: [tid:0]: Marking PC (0x1377c=>0x13780).(0=>1), [sn:107556] ready within ROB.
34245000: system.cpu.commit: [tid:0]: Instruction [sn:107556] PC (0x1377c=>0x13780).(0=>1) is head of ROB and ready to commit
34245000: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34245000: system.cpu.commit: Activity This Cycle.
34245000: system.cpu: FullO3CPU tick checkpoint 0
34245000: system.cpu: FullO3CPU tick checkpoint 0.1
34245000: system.cpu: FullO3CPU tick checkpoint 0.2
34245000: system.cpu: FullO3CPU tick checkpoint 0.3
34245000: system.cpu: FullO3CPU tick checkpoint 0.4
34245000: global: ~DefaultIEWDefaultCommit()
34245000: global: DefaultIEWDefaultCommit()
34245000: system.cpu: FullO3CPU tick checkpoint 0.5
34245000: system.cpu: Activity: 11
34245000: system.cpu: FullO3CPU tick checkpoint 1
34245000: system.cpu: Removing instruction, [tid:0] [sn:107553] PC (0x13844=>0x13848).(0=>1)
 dest reg 0x56f1144 : 0x56f107834245000: system.cpu: Removing instruction, [tid:0] [sn:107554] PC (0x13848=>0x13778).(0=>1)
 dest reg 0x56f1000 : 0x4e97b2034245000: system.cpu: Removing instruction, [tid:0] [sn:107555] PC (0x13778=>0x1377c).(0=>1)
 dest reg 0x56f1114 : 0x56f135434245000: system.cpu: FullO3CPU tick checkpoint 2
34245000: system.cpu: Scheduling next tick!
34245500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34245500: system.cpu.fetch: Running stage.
34245500: system.cpu.fetch: There are no more threads available to fetch from.
34245500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34245500: system.cpu.decode: Processing [tid:0]
34245500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34245500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34245500: system.cpu.decode: [tid:0]: Processing instruction [sn:107572] with PC (0x13f00=>0x13f04).(0=>1)
34245500: system.cpu.decode: [tid:0]: Processing instruction [sn:107573] with PC (0x13f04=>0x13f08).(0=>1)
34245500: system.cpu.decode: [tid:0]: Processing instruction [sn:107574] with PC (0x13f08=>0x13f0c).(0=>1)
34245500: system.cpu.decode: [tid:0]: Processing instruction [sn:107575] with PC (0x13f0c=>0x13f10).(0=>1)
34245500: system.cpu.decode: [tid:0]: Processing instruction [sn:107576] with PC (0x13f10=>0x13f14).(0=>1)
34245500: system.cpu.decode: Activity this cycle.
34245500: system.cpu: Activity: 12
34245500: system.cpu.rename: Processing [tid:0]
34245500: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 177, Free LQ: 32, Free SQ: 30, FreeRM 31(209 224 255 31 0)
34245500: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34245500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 2, loads dispatchedToLQ: 0
34245500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34245500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34245500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107555].
34245500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164792, [sn:107553].
34245500: system.cpu.rename: hb_it newPhysReg is 27 prevPhysReg is 10
34245500: system.cpu.freeList: Freeing register 10 (IntRegClass).
34245500: system.cpu.scoreboard: get into unset reg func reg id is 10
34245500: global: look up arch_reg is 10 , vir_reg is 10
34245500: global: lookup vir map for physical reg,vir_reg is 10 freelist freenum is 43
34245500: global: the phys_reg is 0x56f12a0, map size is 256
34245500: system.cpu.vir_freelist: Freeing register 56 (IntRegClass).
34245500: global: simpleFreeList addPhysReg 56, cnt_ref_size is 256
34245500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164672, [sn:107554].
34245500: system.cpu.rename: hb_it newPhysReg is 0 prevPhysReg is 0
34245500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165956, [sn:107555].
34245500: system.cpu.rename: hb_it newPhysReg is 23 prevPhysReg is 107
34245500: system.cpu.freeList: Freeing register 107 (IntRegClass).
34245500: system.cpu.scoreboard: get into unset reg func reg id is 107
34245500: global: look up arch_reg is 2 , vir_reg is 107
34245500: global: lookup vir map for physical reg,vir_reg is 107 freelist freenum is 43
34245500: global: the phys_reg is 0x56f1114, map size is 256
34245500: system.cpu.vir_freelist: Freeing register 23 (IntRegClass).
34245500: global: simpleFreeList addPhysReg 23, cnt_ref_size is 256
34245500: system.cpu.rename: remove commited inst finish
34245500: system.cpu.iew: Issue: Processing [tid:0]
34245500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13edc=>0x13ee0).(0=>1) [sn:107563] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107563] PC (0x13edc=>0x13ee0).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 1
34245500: global: look up arch_reg is 10 , vir_reg is 243
34245500: global: lookup vir map for physical reg,vir_reg is 243 freelist freenum is 43
34245500: global: the phys_reg is 0x56f12a0, map size is 256
34245500: system.cpu.iq: Instruction PC (0x13edc=>0x13ee0).(0=>1) has arch_reg 10 vir_src reg 243 phys_reg 56 that became ready before it reached the IQ.
34245500: global: idx is 0 , vir_renamed_src is 243, phys_renamed_src is 56
34245500: global: [sn:107563] has 1 ready out of 1 sources. RTI 0)
34245500: global: [sn:1] canIssue <extra arg>%
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 11
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13edc=>0x13ee0).(0=>1) opclass:1 [sn:107563].
34245500: system.cpu.iq: addIfReady checkpoint 0
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ee0=>0x13ee4).(0=>1) [sn:107564] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107564] PC (0x13ee0=>0x13ee4).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 1
34245500: global: look up arch_reg is 10 , vir_reg is 243
34245500: global: lookup vir map for physical reg,vir_reg is 243 freelist freenum is 43
34245500: global: the phys_reg is 0x56f12a0, map size is 256
34245500: system.cpu.iq: Instruction PC (0x13ee0=>0x13ee4).(0=>1) has arch_reg 10 vir_src reg 243 phys_reg 56 that became ready before it reached the IQ.
34245500: global: idx is 0 , vir_renamed_src is 243, phys_renamed_src is 56
34245500: global: [sn:107564] has 1 ready out of 1 sources. RTI 0)
34245500: global: [sn:1] canIssue <extra arg>%
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 138
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ee0=>0x13ee4).(0=>1) opclass:1 [sn:107564].
34245500: system.cpu.iq: addIfReady checkpoint 0
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ee4=>0x13ee8).(0=>1) [sn:107565] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107565] PC (0x13ee4=>0x13ee8).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 1
34245500: global: look up arch_reg is 10 , vir_reg is 243
34245500: global: lookup vir map for physical reg,vir_reg is 243 freelist freenum is 43
34245500: global: the phys_reg is 0x56f12a0, map size is 256
34245500: system.cpu.iq: Instruction PC (0x13ee4=>0x13ee8).(0=>1) has arch_reg 10 vir_src reg 243 phys_reg 56 that became ready before it reached the IQ.
34245500: global: idx is 0 , vir_renamed_src is 243, phys_renamed_src is 56
34245500: global: [sn:107565] has 1 ready out of 1 sources. RTI 0)
34245500: global: [sn:1] canIssue <extra arg>%
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 143
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ee4=>0x13ee8).(0=>1) opclass:1 [sn:107565].
34245500: system.cpu.iq: addIfReady checkpoint 0
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ee8=>0x13eec).(0=>1) [sn:107566] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107566] PC (0x13ee8=>0x13eec).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 2
34245500: system.cpu.iq: Instruction PC (0x13ee8=>0x13eec).(0=>1) has src reg 11 that is being added to the dependency chain.
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 0
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13eec=>0x13ef0).(0=>1) [sn:107567] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107567] PC (0x13eec=>0x13ef0).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 0
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 24
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13eec=>0x13ef0).(0=>1) opclass:1 [sn:107567].
34245500: system.cpu.iq: addIfReady checkpoint 0
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568] [tid:0] to IQ.
34245500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34245500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13ef0=>0x13ef4).(0=>1), idx:2 [sn:107568]
34245500: system.cpu.iq: Adding instruction [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 1
34245500: system.cpu.iq: Instruction PC (0x13ef0=>0x13ef4).(0=>1) has src reg 24 that is being added to the dependency chain.
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 48
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: global: Inst 0x13ef0 with index 956 and SSID 691 had no dependency
34245500: system.cpu.memDep0: No dependency for inst PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568].
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef4=>0x13ef8).(0=>1) [sn:107569] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107569] PC (0x13ef4=>0x13ef8).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 1
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 158
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef4=>0x13ef8).(0=>1) opclass:1 [sn:107569].
34245500: system.cpu.iq: addIfReady checkpoint 0
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107570] [tid:0] to IQ.
34245500: system.cpu.iq: Adding instruction [sn:107570] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34245500: system.cpu.iq: iq checkpoint 0
34245500: system.cpu.iq: total_src_regs is 1
34245500: system.cpu.iq: Instruction PC (0x13ef8=>0x13efc).(0=>1) has src reg 143 that is being added to the dependency chain.
34245500: system.cpu.iq: iq checkpoint 1
34245500: system.cpu.iq: total dest regs is 1
34245500: system.cpu.iq: renamed vir reg is 21
34245500: system.cpu.iq: phys_reg is NULL
34245500: system.cpu.iq: iq checkpoint 2
34245500: system.cpu.iew: add to iq end
34245500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34245500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34245500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13edc=>0x13ee0).(0=>1) [sn:107563]
34245500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ee0=>0x13ee4).(0=>1) [sn:107564]
34245500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ee4=>0x13ee8).(0=>1) [sn:107565]
34245500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13eec=>0x13ef0).(0=>1) [sn:107567]
34245500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef4=>0x13ef8).(0=>1) [sn:107569]
34245500: system.cpu.iew: Processing [tid:0]
34245500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13844=>0x13848).(0=>1)
34245500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107555]
34245500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34245500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34245500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34245500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 30 free entries.
34245500: system.cpu.commit: Getting instructions from Rename stage.
34245500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107571] [tid:0] into ROB.
34245500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34245500: system.cpu.rob: [tid:0] Now has 16 instructions.
34245500: system.cpu.commit: Trying to commit instructions in the ROB.
34245500: system.cpu.commit: Trying to commit head instruction, [sn:107556] [tid:0]
34245500: system.cpu.commit: Committing instruction with [sn:107556] PC (0x1377c=>0x13780).(0=>1)
34245500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1377c=>0x13780).(0=>1), [sn:107556]
34245500: system.cpu: Removing committed instruction [tid:0] PC (0x1377c=>0x13780).(0=>1) [sn:107556]
34245500: system.cpu.commit: [tid:0]: Marking PC (0x13780=>0x13784).(0=>1), [sn:107557] ready within ROB.
34245500: system.cpu.commit: [tid:0]: Marking PC (0x13784=>0x13788).(0=>1), [sn:107558] ready within ROB.
34245500: system.cpu.commit: [tid:0]: Marking PC (0x13788=>0x1378c).(0=>1), [sn:107559] ready within ROB.
34245500: system.cpu.commit: [tid:0]: Marking PC (0x1378c=>0x13790).(0=>1), [sn:107560] ready within ROB.
34245500: system.cpu.commit: [tid:0]: Marking PC (0x13790=>0x13794).(0=>1), [sn:107561] ready within ROB.
34245500: system.cpu.commit: [tid:0]: Marking PC (0x13794=>0x13edc).(0=>1), [sn:107562] ready within ROB.
34245500: system.cpu.commit: [tid:0]: Instruction [sn:107557] PC (0x13780=>0x13784).(0=>1) is head of ROB and ready to commit
34245500: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34245500: system.cpu.commit: Activity This Cycle.
34245500: system.cpu: FullO3CPU tick checkpoint 0
34245500: system.cpu: FullO3CPU tick checkpoint 0.1
34245500: system.cpu: FullO3CPU tick checkpoint 0.2
34245500: system.cpu: FullO3CPU tick checkpoint 0.3
34245500: system.cpu: FullO3CPU tick checkpoint 0.4
34245500: global: ~DefaultIEWDefaultCommit()
34245500: global: DynInst: [sn:107554] Instruction destroyed. Instcount for system.cpu = 24
34245500: global: ~BaseDynInst checkpoint 0
34245500: global: get into ~InstResult
34245500: global: DynInst: [sn:107552] Instruction destroyed. Instcount for system.cpu = 23
34245500: global: ~BaseDynInst checkpoint 0
34245500: global: get into ~InstResult
34245500: global: DefaultIEWDefaultCommit()
34245500: system.cpu: FullO3CPU tick checkpoint 0.5
34245500: system.cpu: Activity: 11
34245500: system.cpu: FullO3CPU tick checkpoint 1
34245500: system.cpu: Removing instruction, [tid:0] [sn:107556] PC (0x1377c=>0x13780).(0=>1)
 dest reg 0x56f1a38 : 034245500: system.cpu: FullO3CPU tick checkpoint 2
34245500: system.cpu: Scheduling next tick!
34246000: system.cpu.icache_port: Fetch unit received timing
34246000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34246000: system.cpu: CPU already running.
34246000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34246000: system.cpu.fetch: Activating stage.
34246000: system.cpu: Activity: 12
34246000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34246000: system.cpu.fetch: Running stage.
34246000: system.cpu.fetch: Attempting to fetch from [tid:0]
34246000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34246000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34246000: global: Requesting bytes 0x00868693 from address 0x13ef8
34246000: global: Decoding instruction 0x00868693 at address 0x13ef8
34246000: global: DynInst: [sn:107577] Instruction created. Instcount for system.cpu = 24
34246000: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107577].
34246000: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34246000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34246000: global: Requesting bytes 0xff86b703 from address 0x13efc
34246000: global: Decoding instruction 0xff86b703 at address 0x13efc
34246000: global: DynInst: [sn:107578] Instruction created. Instcount for system.cpu = 25
34246000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107578].
34246000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34246000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34246000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34246000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34246000: system.cpu: CPU already running.
34246000: system.cpu.fetch: Fetch: Doing instruction read.
34246000: system.cpu.fetch: [tid:0]: Doing Icache access.
34246000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34246000: system.cpu.fetch: Deactivating stage.
34246000: system.cpu: Activity: 11
34246000: system.cpu.fetch: [tid:0][sn:107577]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34246000: system.cpu.fetch: [tid:0][sn:107578]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34246000: system.cpu.fetch: Activity this cycle.
34246000: system.cpu: Activity: 12
34246000: system.cpu.decode: Processing [tid:0]
34246000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34246000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34246000: system.cpu.rename: Processing [tid:0]
34246000: system.cpu.rename: [tid:0]: Free IQ: 64, Free ROB: 177, Free LQ: 32, Free SQ: 30, FreeRM 31(211 224 255 31 0)
34246000: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34246000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 2, loads dispatchedToLQ: 1
34246000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34246000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34246000: system.cpu.rename: [tid:0]: 9 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34246000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34246000: system.cpu.rename: [tid:0]: Processing instruction [sn:107572] with PC (0x13f00=>0x13f04).(0=>1).
34246000: system.cpu.rename: start rename src regs------------------------------------------------
34246000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 156
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 156
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 156
34246000: system.cpu.rename: [tid:0]:virtual Register 156 (phys: 156) is not allocated.
34246000: global: idx is 0, vir_src is 156, physical reg is not allocated yet
34246000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 48
34246000: system.cpu.rename: [tid:0]:virtual Register 48 (phys: 48) is not allocated.
34246000: global: idx is 1, vir_src is 48, physical reg is not allocated yet
34246000: system.cpu.rename: start rename dst regs------------------------------------------------
34246000: system.cpu.rename: renameDestRegs checkpoint 0
34246000: global: get into unified rename func
34246000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34246000: global: Renamed reg IntRegClass{15} to vir reg 92 (92) old mapping was 24 (24)
34246000: system.cpu.rename: Dest Rename result[0] is 92
34246000: system.cpu.scoreboard: get into unset reg func reg id is 92
34246000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 92 phys_reg is NULL 0.
34246000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107572]. PC (0x13f00=>0x13f04).(0=>1)
34246000: global: idx is 0, renamd_virdest is 92, renamed_dest should be NULL and is 0, previous_rename is 24
34246000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34246000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34246000: system.cpu.rename: [tid:0]: Processing instruction [sn:107573] with PC (0x13f04=>0x13f08).(0=>1).
34246000: system.cpu.rename: start rename src regs------------------------------------------------
34246000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 92
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 92
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 92
34246000: system.cpu.rename: [tid:0]:virtual Register 92 (phys: 92) is not allocated.
34246000: global: idx is 0, vir_src is 92, physical reg is not allocated yet
34246000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 48
34246000: system.cpu.rename: [tid:0]:virtual Register 48 (phys: 48) is not allocated.
34246000: global: idx is 1, vir_src is 48, physical reg is not allocated yet
34246000: system.cpu.rename: start rename dst regs------------------------------------------------
34246000: system.cpu.rename: renameDestRegs checkpoint 0
34246000: global: get into unified rename func
34246000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34246000: global: Renamed reg IntRegClass{15} to vir reg 222 (222) old mapping was 92 (92)
34246000: system.cpu.rename: Dest Rename result[0] is 222
34246000: system.cpu.scoreboard: get into unset reg func reg id is 222
34246000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 222 phys_reg is NULL 0.
34246000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107573]. PC (0x13f04=>0x13f08).(0=>1)
34246000: global: idx is 0, renamd_virdest is 222, renamed_dest should be NULL and is 0, previous_rename is 92
34246000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34246000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34246000: system.cpu.rename: [tid:0]: Processing instruction [sn:107574] with PC (0x13f08=>0x13f0c).(0=>1).
34246000: system.cpu.rename: start rename src regs------------------------------------------------
34246000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 156
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 156
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 156
34246000: system.cpu.rename: [tid:0]:virtual Register 156 (phys: 156) is not allocated.
34246000: global: idx is 0, vir_src is 156, physical reg is not allocated yet
34246000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 48
34246000: system.cpu.rename: [tid:0]:virtual Register 48 (phys: 48) is not allocated.
34246000: global: idx is 1, vir_src is 48, physical reg is not allocated yet
34246000: system.cpu.rename: start rename dst regs------------------------------------------------
34246000: system.cpu.rename: renameDestRegs checkpoint 0
34246000: global: get into unified rename func
34246000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34246000: global: Renamed reg IntRegClass{14} to vir reg 120 (120) old mapping was 156 (156)
34246000: system.cpu.rename: Dest Rename result[0] is 120
34246000: system.cpu.scoreboard: get into unset reg func reg id is 120
34246000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 120 phys_reg is NULL 0.
34246000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107574]. PC (0x13f08=>0x13f0c).(0=>1)
34246000: global: idx is 0, renamd_virdest is 120, renamed_dest should be NULL and is 0, previous_rename is 156
34246000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34246000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34246000: system.cpu.rename: [tid:0]: Processing instruction [sn:107575] with PC (0x13f0c=>0x13f10).(0=>1).
34246000: system.cpu.rename: start rename src regs------------------------------------------------
34246000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 222
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 222
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 222
34246000: system.cpu.rename: [tid:0]:virtual Register 222 (phys: 222) is not allocated.
34246000: global: idx is 0, vir_src is 222, physical reg is not allocated yet
34246000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 120
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 120
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 120
34246000: system.cpu.rename: [tid:0]:virtual Register 120 (phys: 120) is not allocated.
34246000: global: idx is 1, vir_src is 120, physical reg is not allocated yet
34246000: system.cpu.rename: start rename dst regs------------------------------------------------
34246000: system.cpu.rename: renameDestRegs checkpoint 0
34246000: global: get into unified rename func
34246000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34246000: global: Renamed reg IntRegClass{15} to vir reg 22 (22) old mapping was 222 (222)
34246000: system.cpu.rename: Dest Rename result[0] is 22
34246000: system.cpu.scoreboard: get into unset reg func reg id is 22
34246000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 22 phys_reg is NULL 0.
34246000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107575]. PC (0x13f0c=>0x13f10).(0=>1)
34246000: global: idx is 0, renamd_virdest is 22, renamed_dest should be NULL and is 0, previous_rename is 222
34246000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34246000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34246000: system.cpu.rename: [tid:0]: Processing instruction [sn:107576] with PC (0x13f10=>0x13f14).(0=>1).
34246000: system.cpu.rename: start rename src regs------------------------------------------------
34246000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 22
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 22
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 22
34246000: system.cpu.rename: [tid:0]:virtual Register 22 (phys: 22) is not allocated.
34246000: global: idx is 0, vir_src is 22, physical reg is not allocated yet
34246000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34246000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34246000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34246000: system.cpu.scoreboard: getreg phys_reg is 158
34246000: system.cpu.rename: [tid:0]:virtual Register 158 (phys: 158) is not allocated.
34246000: global: idx is 1, vir_src is 158, physical reg is not allocated yet
34246000: system.cpu.rename: start rename dst regs------------------------------------------------
34246000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34246000: system.cpu.rename: Activity this cycle.
34246000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107556].
34246000: system.cpu.rename: [tid:0]: Old sequence number encountered.  Ensure that a syscall happened recently.
34246000: system.cpu.rename: remove commited inst finish
34246000: system.cpu.iew: Issue: Processing [tid:0]
34246000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34246000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107571] [tid:0] to IQ.
34246000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34246000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:3 [sn:107571]
34246000: system.cpu.iq: Adding instruction [sn:107571] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34246000: system.cpu.iq: iq checkpoint 0
34246000: system.cpu.iq: total_src_regs is 1
34246000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 21 that is being added to the dependency chain.
34246000: system.cpu.iq: iq checkpoint 1
34246000: system.cpu.iq: total dest regs is 1
34246000: system.cpu.iq: renamed vir reg is 156
34246000: system.cpu.iq: phys_reg is NULL
34246000: system.cpu.iq: iq checkpoint 2
34246000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34246000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107571].
34246000: system.cpu.iew: add to iq end
34246000: system.cpu.iew: Execute: Executing instructions from IQ.
34246000: system.cpu.iew: Execute: Processing PC (0x13edc=>0x13ee0).(0=>1), [tid:0] [sn:107563].
34246000: system.cpu.iew: iew checkpoint 0
34246000: system.cpu.iew: iew checkpoint 1 before exe
34246000: global: RegFile: Access to int register 56, has data 0x1ba90
34246000: global: the arch_reg is 14 , the vir reg is 11
34246000: global: look up arch_reg is 14 , vir_reg is 11
34246000: global: lookup vir map for physical reg,vir_reg is 11 freelist freenum is 43
34246000: global: the phys_reg is 0, map size is 256
34246000: global: get dest phys reg is 0
34246000: global: regval is 0
34246000: system.cpu: phys_reg is 0, val is 0
34246000: global: RegFile: Setting int register 0 to 0
34246000: global: setScalarResult
34246000: global: get into ~InstResult
34246000: system.cpu.iew: iew checkpoint 2 after exe
34246000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34246000: system.cpu.iew: Execute: Executing instructions from IQ.
34246000: system.cpu.iew: Execute: Processing PC (0x13ee0=>0x13ee4).(0=>1), [tid:0] [sn:107564].
34246000: system.cpu.iew: iew checkpoint 0
34246000: system.cpu.iew: iew checkpoint 1 before exe
34246000: global: RegFile: Access to int register 56, has data 0x1ba90
34246000: global: the arch_reg is 15 , the vir reg is 138
34246000: global: look up arch_reg is 15 , vir_reg is 138
34246000: global: lookup vir map for physical reg,vir_reg is 138 freelist freenum is 43
34246000: global: the phys_reg is 0, map size is 256
34246000: global: get dest phys reg is 56
34246000: global: regval is 113296
34246000: system.cpu: phys_reg is 56, val is 113296
34246000: global: RegFile: Setting int register 56 to 0x1ba90
34246000: global: setScalarResult
34246000: global: get into ~InstResult
34246000: system.cpu.iew: iew checkpoint 2 after exe
34246000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34246000: system.cpu.iew: Execute: Executing instructions from IQ.
34246000: system.cpu.iew: Execute: Processing PC (0x13ee4=>0x13ee8).(0=>1), [tid:0] [sn:107565].
34246000: system.cpu.iew: iew checkpoint 0
34246000: system.cpu.iew: iew checkpoint 1 before exe
34246000: global: RegFile: Access to int register 56, has data 0x1ba90
34246000: global: the arch_reg is 13 , the vir reg is 143
34246000: global: look up arch_reg is 13 , vir_reg is 143
34246000: global: lookup vir map for physical reg,vir_reg is 143 freelist freenum is 43
34246000: global: the phys_reg is 0, map size is 256
34246000: global: get dest phys reg is 56
34246000: global: regval is 113296
34246000: system.cpu: phys_reg is 56, val is 113296
34246000: global: RegFile: Setting int register 56 to 0x1ba90
34246000: global: setScalarResult
34246000: global: get into ~InstResult
34246000: system.cpu.iew: iew checkpoint 2 after exe
34246000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34246000: system.cpu.iew: Execute: Executing instructions from IQ.
34246000: system.cpu.iew: Execute: Processing PC (0x13eec=>0x13ef0).(0=>1), [tid:0] [sn:107567].
34246000: system.cpu.iew: iew checkpoint 0
34246000: system.cpu.iew: iew checkpoint 1 before exe
34246000: global: the arch_reg is 15 , the vir reg is 24
34246000: global: look up arch_reg is 15 , vir_reg is 24
34246000: global: lookup vir map for physical reg,vir_reg is 24 freelist freenum is 43
34246000: global: the phys_reg is 0, map size is 256
34246000: global: get dest phys reg is 50
34246000: global: regval is 122880
34246000: system.cpu: phys_reg is 50, val is 122880
34246000: global: RegFile: Setting int register 50 to 0x1e000
34246000: global: setScalarResult
34246000: global: get into ~InstResult
34246000: system.cpu.iew: iew checkpoint 2 after exe
34246000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34246000: system.cpu.iew: Execute: Executing instructions from IQ.
34246000: system.cpu.iew: Execute: Processing PC (0x13ef4=>0x13ef8).(0=>1), [tid:0] [sn:107569].
34246000: system.cpu.iew: iew checkpoint 0
34246000: system.cpu.iew: iew checkpoint 1 before exe
34246000: global: RegFile: Access to int register 0, has data 0
34246000: global: the arch_reg is 11 , the vir reg is 158
34246000: global: look up arch_reg is 11 , vir_reg is 158
34246000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 43
34246000: global: the phys_reg is 0, map size is 256
34246000: global: get dest phys reg is 12
34246000: global: regval is 18446744073709551615
34246000: system.cpu: phys_reg is 12, val is 18446744073709551615
34246000: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34246000: global: setScalarResult
34246000: global: get into ~InstResult
34246000: system.cpu.iew: iew checkpoint 2 after exe
34246000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34246000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34246000: system.cpu.iew: Sending instructions to commit, [sn:107563] PC (0x13edc=>0x13ee0).(0=>1).
34246000: system.cpu.iq: Waking dependents of completed instruction.
34246000: system.cpu.iq: Waking any dependents on vir_reg is 11(flat:11) and phys register 0 (IntRegClass).
34246000: system.cpu.iq: Waking up a dependent instruction, [sn:107566] PC (0x13ee8=>0x13eec).(0=>1).
34246000: global: reWritePhysRegs rewrite vir_reg 11 to phys_reg 0
34246000: global: [sn:107566] has 2 ready out of 2 sources. RTI 0)
34246000: global: [sn:1] canIssue <extra arg>%
34246000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ee8=>0x13eec).(0=>1) opclass:1 [sn:107566].
34246000: system.cpu.iq: addIfReady checkpoint 0
34246000: system.cpu.iew: writebackInsts checkpoint 1
34246000: system.cpu.iew: Setting virtual Destination Register 11
34246000: system.cpu.scoreboard: 1 setreg phys_reg is 11
34246000: system.cpu.scoreboard: Setting reg 11 as ready
34246000: system.cpu.iew: Sending instructions to commit, [sn:107564] PC (0x13ee0=>0x13ee4).(0=>1).
34246000: system.cpu.iq: Waking dependents of completed instruction.
34246000: system.cpu.iq: Waking any dependents on vir_reg is 138(flat:138) and phys register 56 (IntRegClass).
34246000: system.cpu.iew: writebackInsts checkpoint 1
34246000: system.cpu.iew: Setting virtual Destination Register 138
34246000: system.cpu.scoreboard: 1 setreg phys_reg is 138
34246000: system.cpu.scoreboard: Setting reg 138 as ready
34246000: system.cpu.iew: Sending instructions to commit, [sn:107565] PC (0x13ee4=>0x13ee8).(0=>1).
34246000: system.cpu.iq: Waking dependents of completed instruction.
34246000: system.cpu.iq: Waking any dependents on vir_reg is 143(flat:143) and phys register 56 (IntRegClass).
34246000: system.cpu.iq: Waking up a dependent instruction, [sn:107570] PC (0x13ef8=>0x13efc).(0=>1).
34246000: global: reWritePhysRegs rewrite vir_reg 143 to phys_reg 56
34246000: global: [sn:107570] has 1 ready out of 1 sources. RTI 0)
34246000: global: [sn:1] canIssue <extra arg>%
34246000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107570].
34246000: system.cpu.iq: addIfReady checkpoint 0
34246000: system.cpu.iew: writebackInsts checkpoint 1
34246000: system.cpu.iew: Setting virtual Destination Register 143
34246000: system.cpu.scoreboard: 1 setreg phys_reg is 143
34246000: system.cpu.scoreboard: Setting reg 143 as ready
34246000: system.cpu.iew: Sending instructions to commit, [sn:107567] PC (0x13eec=>0x13ef0).(0=>1).
34246000: system.cpu.iq: Waking dependents of completed instruction.
34246000: system.cpu.iq: Waking any dependents on vir_reg is 24(flat:24) and phys register 50 (IntRegClass).
34246000: system.cpu.iq: Waking up a dependent instruction, [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1).
34246000: global: reWritePhysRegs rewrite vir_reg 24 to phys_reg 50
34246000: global: [sn:107568] has 1 ready out of 1 sources. RTI 0)
34246000: global: [sn:1] canIssue <extra arg>%
34246000: system.cpu.iq: Checking if memory instruction can issue.
34246000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568].
34246000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34246000: system.cpu.memDep0: Adding instruction [sn:107568] to the ready list.
34246000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13ef0=>0x13ef4).(0=>1) opclass:47 [sn:107568].
34246000: system.cpu.iew: writebackInsts checkpoint 1
34246000: system.cpu.iew: Setting virtual Destination Register 24
34246000: system.cpu.scoreboard: 1 setreg phys_reg is 24
34246000: system.cpu.scoreboard: Setting reg 24 as ready
34246000: system.cpu.iew: Sending instructions to commit, [sn:107569] PC (0x13ef4=>0x13ef8).(0=>1).
34246000: system.cpu.iq: Waking dependents of completed instruction.
34246000: system.cpu.iq: Waking any dependents on vir_reg is 158(flat:158) and phys register 12 (IntRegClass).
34246000: system.cpu.iew: writebackInsts checkpoint 1
34246000: system.cpu.iew: Setting virtual Destination Register 158
34246000: system.cpu.scoreboard: 1 setreg phys_reg is 158
34246000: system.cpu.scoreboard: Setting reg 158 as ready
34246000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34246000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ee8=>0x13eec).(0=>1) [sn:107566]
34246000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568]
34246000: system.cpu.memDep0: Issuing instruction PC 0x13ef0 [sn:107568].
34246000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107570]
34246000: system.cpu.iew: Processing [tid:0]
34246000: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x1377c=>0x13780).(0=>1) [sn:107556]
34246000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107556]
34246000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34246000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34246000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
34246000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34246000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34246000: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 30 free entries.
34246000: system.cpu.iew: IEW switching to active
34246000: system.cpu.iew: Activating stage.
34246000: system.cpu: Activity: 13
34246000: system.cpu.iew: Activity this cycle.
34246000: system.cpu.commit: Getting instructions from Rename stage.
34246000: system.cpu.commit: Trying to commit instructions in the ROB.
34246000: system.cpu.commit: Trying to commit head instruction, [sn:107557] [tid:0]
34246000: system.cpu.commit: Committing instruction with [sn:107557] PC (0x13780=>0x13784).(0=>1)
34246000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13780=>0x13784).(0=>1), [sn:107557]
34246000: system.cpu: Removing committed instruction [tid:0] PC (0x13780=>0x13784).(0=>1) [sn:107557]
34246000: global: RegFile: Access to int register 10, has data 0x1d218
34246000: system.cpu.commit: Trying to commit head instruction, [sn:107558] [tid:0]
34246000: system.cpu.commit: Committing instruction with [sn:107558] PC (0x13784=>0x13788).(0=>1)
34246000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13784=>0x13788).(0=>1), [sn:107558]
34246000: system.cpu: Removing committed instruction [tid:0] PC (0x13784=>0x13788).(0=>1) [sn:107558]
34246000: global: RegFile: Access to int register 56, has data 0x1ba90
34246000: system.cpu.commit: Trying to commit head instruction, [sn:107559] [tid:0]
34246000: system.cpu.commit: Committing instruction with [sn:107559] PC (0x13788=>0x1378c).(0=>1)
34246000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13788=>0x1378c).(0=>1), [sn:107559]
34246000: system.cpu: Removing committed instruction [tid:0] PC (0x13788=>0x1378c).(0=>1) [sn:107559]
34246000: system.cpu.commit: Trying to commit head instruction, [sn:107560] [tid:0]
34246000: system.cpu.commit: Committing instruction with [sn:107560] PC (0x1378c=>0x13790).(0=>1)
34246000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x1378c=>0x13790).(0=>1), [sn:107560]
34246000: system.cpu: Removing committed instruction [tid:0] PC (0x1378c=>0x13790).(0=>1) [sn:107560]
34246000: system.cpu.commit: Trying to commit head instruction, [sn:107561] [tid:0]
34246000: system.cpu.commit: Committing instruction with [sn:107561] PC (0x13790=>0x13794).(0=>1)
34246000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13790=>0x13794).(0=>1), [sn:107561]
34246000: system.cpu: Removing committed instruction [tid:0] PC (0x13790=>0x13794).(0=>1) [sn:107561]
34246000: global: RegFile: Access to int register 56, has data 0x1ba90
34246000: system.cpu.commit: Trying to commit head instruction, [sn:107562] [tid:0]
34246000: system.cpu.commit: Committing instruction with [sn:107562] PC (0x13794=>0x13edc).(0=>1)
34246000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13794=>0x13edc).(0=>1), [sn:107562]
34246000: system.cpu: Removing committed instruction [tid:0] PC (0x13794=>0x13edc).(0=>1) [sn:107562]
34246000: global: RegFile: Access to int register 113, has data 0x13798
34246000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107563] PC (0x13edc=>0x13ee0).(0=>1) is head of ROB and not ready
34246000: system.cpu.commit: [tid:0]: ROB has 9 insts & 183 free entries.
34246000: system.cpu.commit: Activity This Cycle.
34246000: system.cpu.commit: Deactivating stage.
34246000: system.cpu: Activity: 12
34246000: system.cpu: FullO3CPU tick checkpoint 0
34246000: system.cpu: FullO3CPU tick checkpoint 0.1
34246000: system.cpu: FullO3CPU tick checkpoint 0.2
34246000: system.cpu: FullO3CPU tick checkpoint 0.3
34246000: system.cpu: FullO3CPU tick checkpoint 0.4
34246000: global: ~DefaultIEWDefaultCommit()
34246000: global: DefaultIEWDefaultCommit()
34246000: system.cpu: FullO3CPU tick checkpoint 0.5
34246000: system.cpu: Activity: 11
34246000: system.cpu: FullO3CPU tick checkpoint 1
34246000: system.cpu: Removing instruction, [tid:0] [sn:107557] PC (0x13780=>0x13784).(0=>1)
 dest reg 0x56f1840 : 0x56f107834246000: system.cpu: Removing instruction, [tid:0] [sn:107558] PC (0x13784=>0x13788).(0=>1)
 dest reg 0x56f1b64 : 0x56f12a034246000: system.cpu: Removing instruction, [tid:0] [sn:107559] PC (0x13788=>0x1378c).(0=>1)
 dest reg 0x56f1924 : 0x56f113834246000: system.cpu: Removing instruction, [tid:0] [sn:107560] PC (0x1378c=>0x13790).(0=>1)
 dest reg 0x56f1300 : 0x56f126434246000: system.cpu: Removing instruction, [tid:0] [sn:107561] PC (0x13790=>0x13794).(0=>1)
 dest reg 0x56f17ec : 0x56f12a034246000: system.cpu: Removing instruction, [tid:0] [sn:107562] PC (0x13794=>0x13edc).(0=>1)
 dest reg 0x56f1a14 : 0x56f154c34246000: system.cpu: FullO3CPU tick checkpoint 2
34246000: system.cpu: Scheduling next tick!
34246500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34246500: system.cpu.fetch: Running stage.
34246500: system.cpu.fetch: There are no more threads available to fetch from.
34246500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34246500: system.cpu.decode: Processing [tid:0]
34246500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34246500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34246500: system.cpu.decode: [tid:0]: Processing instruction [sn:107577] with PC (0x13ef8=>0x13efc).(0=>1)
34246500: system.cpu.decode: [tid:0]: Processing instruction [sn:107578] with PC (0x13efc=>0x13f00).(0=>1)
34246500: system.cpu.decode: Activity this cycle.
34246500: system.cpu: Activity: 12
34246500: system.cpu.rename: Processing [tid:0]
34246500: system.cpu.rename: [tid:0]: Free IQ: 62, Free ROB: 183, Free LQ: 31, Free SQ: 30, FreeRM 31(207 224 255 31 0)
34246500: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34246500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 1
34246500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34246500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34246500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107562].
34246500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165980, [sn:107557].
34246500: system.cpu.rename: hb_it newPhysReg is 176 prevPhysReg is 109
34246500: system.cpu.freeList: Freeing register 109 (IntRegClass).
34246500: system.cpu.scoreboard: get into unset reg func reg id is 109
34246500: global: look up arch_reg is 9 , vir_reg is 109
34246500: global: lookup vir map for physical reg,vir_reg is 109 freelist freenum is 43
34246500: global: the phys_reg is 0x56f12ac, map size is 256
34246500: system.cpu.vir_freelist: Freeing register 57 (IntRegClass).
34246500: global: simpleFreeList addPhysReg 57, cnt_ref_size is 256
34246500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164996, [sn:107558].
34246500: system.cpu.rename: hb_it newPhysReg is 243 prevPhysReg is 27
34246500: system.cpu.freeList: Freeing register 27 (IntRegClass).
34246500: system.cpu.scoreboard: get into unset reg func reg id is 27
34246500: global: look up arch_reg is 10 , vir_reg is 27
34246500: global: lookup vir map for physical reg,vir_reg is 27 freelist freenum is 44
34246500: global: the phys_reg is 0x56f1078, map size is 256
34246500: system.cpu.vir_freelist: Freeing register 10 (IntRegClass).
34246500: global: simpleFreeList addPhysReg 10, cnt_ref_size is 256
34246500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167264, [sn:107561].
34246500: system.cpu.rename: hb_it newPhysReg is 169 prevPhysReg is 216
34246500: system.cpu.freeList: Freeing register 216 (IntRegClass).
34246500: system.cpu.scoreboard: get into unset reg func reg id is 216
34246500: global: look up arch_reg is 8 , vir_reg is 216
34246500: global: lookup vir map for physical reg,vir_reg is 216 freelist freenum is 44
34246500: global: the phys_reg is 0x56f118c, map size is 256
34246500: system.cpu.vir_freelist: Freeing register 33 (IntRegClass).
34246500: global: simpleFreeList addPhysReg 33, cnt_ref_size is 256
34246500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166196, [sn:107562].
34246500: system.cpu.rename: hb_it newPhysReg is 215 prevPhysReg is 127
34246500: system.cpu.freeList: Freeing register 127 (IntRegClass).
34246500: system.cpu.scoreboard: get into unset reg func reg id is 127
34246500: global: look up arch_reg is 1 , vir_reg is 127
34246500: global: lookup vir map for physical reg,vir_reg is 127 freelist freenum is 44
34246500: global: the phys_reg is 0x56f18e8, map size is 256
34246500: system.cpu.vir_freelist: Freeing register 190 (IntRegClass).
34246500: global: simpleFreeList addPhysReg 190, cnt_ref_size is 256
34246500: system.cpu.rename: remove commited inst finish
34246500: system.cpu.iew: Issue: Processing [tid:0]
34246500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34246500: system.cpu.iew: Execute: Executing instructions from IQ.
34246500: system.cpu.iew: Execute: Processing PC (0x13ee8=>0x13eec).(0=>1), [tid:0] [sn:107566].
34246500: system.cpu.iew: iew checkpoint 0
34246500: system.cpu.iew: iew checkpoint 1 before exe
34246500: global: RegFile: Access to int register 0, has data 0
34246500: global: RegFile: Access to int register 0, has data 0
34246500: system.cpu.iew: iew checkpoint 2 after exe
34246500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34246500: system.cpu.iew: Execute: Executing instructions from IQ.
34246500: system.cpu.iew: Execute: Processing PC (0x13ef0=>0x13ef4).(0=>1), [tid:0] [sn:107568].
34246500: system.cpu.iew: iew checkpoint 0
34246500: system.cpu.iew: Execute: Calculating address for memory reference.
34246500: system.cpu.iew: iew is load checkpoint 1
34246500: system.cpu.iew.lsq.thread0: Executing load PC (0x13ef0=>0x13ef4).(0=>1), [sn:107568]
34246500: global: RegFile: Access to int register 50, has data 0x1e000
34246500: system.cpu.iew.lsq.thread0: Read called, load idx: 2, store idx: 2, storeHead: 31 addr: 0xe210
34246500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1)
34246500: system.cpu.iew: Execute: Executing instructions from IQ.
34246500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107570].
34246500: system.cpu.iew: iew checkpoint 0
34246500: system.cpu.iew: iew checkpoint 1 before exe
34246500: global: RegFile: Access to int register 56, has data 0x1ba90
34246500: global: the arch_reg is 13 , the vir reg is 21
34246500: global: look up arch_reg is 13 , vir_reg is 21
34246500: global: lookup vir map for physical reg,vir_reg is 21 freelist freenum is 45
34246500: global: the phys_reg is 0, map size is 256
34246500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34246500: global: get dest phys reg is 83
34246500: global: regval is 113304
34246500: system.cpu: phys_reg is 83, val is 113304
34246500: global: RegFile: Setting int register 83 to 0x1ba98
34246500: global: setScalarResult
34246500: global: get into ~InstResult
34246500: system.cpu.iew: iew checkpoint 2 after exe
34246500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34246500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34246500: system.cpu.iew: Sending instructions to commit, [sn:107566] PC (0x13ee8=>0x13eec).(0=>1).
34246500: system.cpu.iq: Waking dependents of completed instruction.
34246500: system.cpu.iew: writebackInsts checkpoint 1
34246500: system.cpu.iew: Sending instructions to commit, [sn:107570] PC (0x13ef8=>0x13efc).(0=>1).
34246500: system.cpu.iq: Waking dependents of completed instruction.
34246500: system.cpu.iq: Waking any dependents on vir_reg is 21(flat:21) and phys register 83 (IntRegClass).
34246500: system.cpu.iq: Waking up a dependent instruction, [sn:107571] PC (0x13efc=>0x13f00).(0=>1).
34246500: global: reWritePhysRegs rewrite vir_reg 21 to phys_reg 83
34246500: global: [sn:107571] has 1 ready out of 1 sources. RTI 0)
34246500: global: [sn:1] canIssue <extra arg>%
34246500: system.cpu.iq: Checking if memory instruction can issue.
34246500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107571].
34246500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34246500: system.cpu.memDep0: Adding instruction [sn:107571] to the ready list.
34246500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107571].
34246500: system.cpu.iew: writebackInsts checkpoint 1
34246500: system.cpu.iew: Setting virtual Destination Register 21
34246500: system.cpu.scoreboard: 1 setreg phys_reg is 21
34246500: system.cpu.scoreboard: Setting reg 21 as ready
34246500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34246500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107571]
34246500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107571].
34246500: system.cpu.iew.lsq: [tid:0] Writing back stores. 1 stores available for Writeback.
34246500: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:32 PC:(0x1377c=>0x13780).(0=>1) to Addr:0x11e78, data:0xd [sn:107556]
34246500: system.cpu.iew: Processing [tid:0]
34246500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x13788=>0x1378c).(0=>1) [sn:107559]
34246500: system.cpu.iew.lsq.thread0: Marking store as able to write back, PC (0x1378c=>0x13790).(0=>1) [sn:107560]
34246500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107562]
34246500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34246500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34246500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34246500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34246500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34246500: system.cpu.iew: IQ has 62 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 30 free entries.
34246500: system.cpu.iew: Activity this cycle.
34246500: system.cpu.commit: Getting instructions from Rename stage.
34246500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107572] [tid:0] into ROB.
34246500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34246500: system.cpu.rob: [tid:0] Now has 10 instructions.
34246500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107573] [tid:0] into ROB.
34246500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34246500: system.cpu.rob: [tid:0] Now has 11 instructions.
34246500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107574] [tid:0] into ROB.
34246500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34246500: system.cpu.rob: [tid:0] Now has 12 instructions.
34246500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107575] [tid:0] into ROB.
34246500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34246500: system.cpu.rob: [tid:0] Now has 13 instructions.
34246500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107576] [tid:0] into ROB.
34246500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34246500: system.cpu.rob: [tid:0] Now has 14 instructions.
34246500: system.cpu.commit: Trying to commit instructions in the ROB.
34246500: system.cpu.commit: [tid:0]: Marking PC (0x13edc=>0x13ee0).(0=>1), [sn:107563] ready within ROB.
34246500: system.cpu.commit: [tid:0]: Marking PC (0x13ee0=>0x13ee4).(0=>1), [sn:107564] ready within ROB.
34246500: system.cpu.commit: [tid:0]: Marking PC (0x13ee4=>0x13ee8).(0=>1), [sn:107565] ready within ROB.
34246500: system.cpu.commit: [tid:0]: Marking PC (0x13eec=>0x13ef0).(0=>1), [sn:107567] ready within ROB.
34246500: system.cpu.commit: [tid:0]: Marking PC (0x13ef4=>0x13ef8).(0=>1), [sn:107569] ready within ROB.
34246500: system.cpu.commit: [tid:0]: Instruction [sn:107563] PC (0x13edc=>0x13ee0).(0=>1) is head of ROB and ready to commit
34246500: system.cpu.commit: [tid:0]: ROB has 14 insts & 178 free entries.
34246500: system.cpu.commit: Activity This Cycle.
34246500: system.cpu.commit: Activating stage.
34246500: system.cpu: Activity: 13
34246500: system.cpu: FullO3CPU tick checkpoint 0
34246500: system.cpu: FullO3CPU tick checkpoint 0.1
34246500: system.cpu: FullO3CPU tick checkpoint 0.2
34246500: system.cpu: FullO3CPU tick checkpoint 0.3
34246500: system.cpu: FullO3CPU tick checkpoint 0.4
34246500: global: ~DefaultIEWDefaultCommit()
34246500: global: DynInst: [sn:107555] Instruction destroyed. Instcount for system.cpu = 24
34246500: global: ~BaseDynInst checkpoint 0
34246500: global: get into ~InstResult
34246500: global: DynInst: [sn:107553] Instruction destroyed. Instcount for system.cpu = 23
34246500: global: ~BaseDynInst checkpoint 0
34246500: global: get into ~InstResult
34246500: global: DefaultIEWDefaultCommit()
34246500: system.cpu: FullO3CPU tick checkpoint 0.5
34246500: system.cpu: Activity: 12
34246500: system.cpu: FullO3CPU tick checkpoint 1
34246500: system.cpu: FullO3CPU tick checkpoint 2
34246500: system.cpu: Scheduling next tick!
34247000: system.cpu.icache_port: Fetch unit received timing
34247000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34247000: system.cpu: CPU already running.
34247000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34247000: system.cpu.fetch: Activating stage.
34247000: system.cpu: Activity: 13
34247000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34247000: system.cpu.fetch: Running stage.
34247000: system.cpu.fetch: Attempting to fetch from [tid:0]
34247000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34247000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34247000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34247000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34247000: global: DynInst: [sn:107579] Instruction created. Instcount for system.cpu = 24
34247000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107579].
34247000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34247000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34247000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34247000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34247000: global: DynInst: [sn:107580] Instruction created. Instcount for system.cpu = 25
34247000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107580].
34247000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34247000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34247000: global: Requesting bytes 0x00c76733 from address 0x13f08
34247000: global: Decoding instruction 0x00c76733 at address 0x13f08
34247000: global: DynInst: [sn:107581] Instruction created. Instcount for system.cpu = 26
34247000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107581].
34247000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34247000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34247000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34247000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34247000: global: DynInst: [sn:107582] Instruction created. Instcount for system.cpu = 27
34247000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107582].
34247000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34247000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34247000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34247000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34247000: global: DynInst: [sn:107583] Instruction created. Instcount for system.cpu = 28
34247000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107583].
34247000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34247000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34247000: system.cpu.fetch: [tid:0]: [sn:107583]:  Branch predicted to be taken to (0x13ef8=>0x13efc).(0=>1).
34247000: system.cpu.fetch: [tid:0]: [sn:107583] Branch predicted to go to (0x13ef8=>0x13efc).(0=>1).
34247000: system.cpu.fetch: Branch detected with PC = (0x13f10=>0x13f14).(0=>1)
34247000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34247000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13ef8=>0x13efc).(0=>1).
34247000: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13ef8
34247000: system.cpu: CPU already running.
34247000: system.cpu.fetch: Fetch: Doing instruction read.
34247000: system.cpu.fetch: [tid:0]: Doing Icache access.
34247000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34247000: system.cpu.fetch: Deactivating stage.
34247000: system.cpu: Activity: 12
34247000: system.cpu.fetch: [tid:0][sn:107579]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34247000: system.cpu.fetch: [tid:0][sn:107580]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34247000: system.cpu.fetch: [tid:0][sn:107581]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34247000: system.cpu.fetch: [tid:0][sn:107582]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34247000: system.cpu.fetch: [tid:0][sn:107583]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34247000: system.cpu.fetch: Activity this cycle.
34247000: system.cpu: Activity: 13
34247000: system.cpu.decode: Processing [tid:0]
34247000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34247000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34247000: system.cpu.rename: Processing [tid:0]
34247000: system.cpu.rename: [tid:0]: Free IQ: 62, Free ROB: 178, Free LQ: 31, Free SQ: 30, FreeRM 31(211 224 255 31 0)
34247000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34247000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34247000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34247000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34247000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34247000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34247000: system.cpu.rename: [tid:0]: Processing instruction [sn:107577] with PC (0x13ef8=>0x13efc).(0=>1).
34247000: system.cpu.rename: start rename src regs------------------------------------------------
34247000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 21
34247000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 21
34247000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34247000: system.cpu.scoreboard: getreg phys_reg is 21
34247000: global: look up arch_reg is 13 , vir_reg is 21
34247000: global: lookup vir map for physical reg,vir_reg is 21 freelist freenum is 44
34247000: global: the phys_reg is 0x56f13e4, map size is 256
34247000: system.cpu.rename: [tid:0]: virtual Register 21 (flat: 21) is allocated.
34247000: global: [sn:107577] has 1 ready out of 1 sources. RTI 0)
34247000: global: [sn:1] canIssue <extra arg>%
34247000: global: idx is 0 , vir_renamed_src is 21, phys_renamed_src is 83
34247000: system.cpu.rename: start rename dst regs------------------------------------------------
34247000: system.cpu.rename: renameDestRegs checkpoint 0
34247000: global: get into unified rename func
34247000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34247000: global: Renamed reg IntRegClass{13} to vir reg 114 (114) old mapping was 21 (21)
34247000: system.cpu.rename: Dest Rename result[0] is 114
34247000: system.cpu.scoreboard: get into unset reg func reg id is 114
34247000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 114 phys_reg is NULL 0.
34247000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107577]. PC (0x13ef8=>0x13efc).(0=>1)
34247000: global: idx is 0, renamd_virdest is 114, renamed_dest should be NULL and is 0, previous_rename is 21
34247000: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34247000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34247000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34247000: system.cpu.rename: [tid:0]: Processing instruction [sn:107578] with PC (0x13efc=>0x13f00).(0=>1).
34247000: system.cpu.rename: start rename src regs------------------------------------------------
34247000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 114
34247000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 114
34247000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34247000: system.cpu.scoreboard: getreg phys_reg is 114
34247000: system.cpu.rename: [tid:0]:virtual Register 114 (phys: 114) is not allocated.
34247000: global: idx is 0, vir_src is 114, physical reg is not allocated yet
34247000: system.cpu.rename: start rename dst regs------------------------------------------------
34247000: system.cpu.rename: renameDestRegs checkpoint 0
34247000: global: get into unified rename func
34247000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34247000: global: Renamed reg IntRegClass{14} to vir reg 142 (142) old mapping was 120 (120)
34247000: system.cpu.rename: Dest Rename result[0] is 142
34247000: system.cpu.scoreboard: get into unset reg func reg id is 142
34247000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 142 phys_reg is NULL 0.
34247000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107578]. PC (0x13efc=>0x13f00).(0=>1)
34247000: global: idx is 0, renamd_virdest is 142, renamed_dest should be NULL and is 0, previous_rename is 120
34247000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34247000: system.cpu.rename: Activity this cycle.
34247000: system.cpu.rename: remove commited inst finish
34247000: system.cpu.iew: Issue: Processing [tid:0]
34247000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34247000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107572] [tid:0] to IQ.
34247000: system.cpu.iq: Adding instruction [sn:107572] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34247000: system.cpu.iq: iq checkpoint 0
34247000: system.cpu.iq: total_src_regs is 2
34247000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 156 that is being added to the dependency chain.
34247000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 48 that is being added to the dependency chain.
34247000: system.cpu.iq: iq checkpoint 1
34247000: system.cpu.iq: total dest regs is 1
34247000: system.cpu.iq: renamed vir reg is 92
34247000: system.cpu.iq: phys_reg is NULL
34247000: system.cpu.iq: iq checkpoint 2
34247000: system.cpu.iew: add to iq end
34247000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107573] [tid:0] to IQ.
34247000: system.cpu.iq: Adding instruction [sn:107573] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34247000: system.cpu.iq: iq checkpoint 0
34247000: system.cpu.iq: total_src_regs is 2
34247000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 92 that is being added to the dependency chain.
34247000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 48 that is being added to the dependency chain.
34247000: system.cpu.iq: iq checkpoint 1
34247000: system.cpu.iq: total dest regs is 1
34247000: system.cpu.iq: renamed vir reg is 222
34247000: system.cpu.iq: phys_reg is NULL
34247000: system.cpu.iq: iq checkpoint 2
34247000: system.cpu.iew: add to iq end
34247000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107574] [tid:0] to IQ.
34247000: system.cpu.iq: Adding instruction [sn:107574] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34247000: system.cpu.iq: iq checkpoint 0
34247000: system.cpu.iq: total_src_regs is 2
34247000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 156 that is being added to the dependency chain.
34247000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 48 that is being added to the dependency chain.
34247000: system.cpu.iq: iq checkpoint 1
34247000: system.cpu.iq: total dest regs is 1
34247000: system.cpu.iq: renamed vir reg is 120
34247000: system.cpu.iq: phys_reg is NULL
34247000: system.cpu.iq: iq checkpoint 2
34247000: system.cpu.iew: add to iq end
34247000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107575] [tid:0] to IQ.
34247000: system.cpu.iq: Adding instruction [sn:107575] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34247000: system.cpu.iq: iq checkpoint 0
34247000: system.cpu.iq: total_src_regs is 2
34247000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 222 that is being added to the dependency chain.
34247000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 120 that is being added to the dependency chain.
34247000: system.cpu.iq: iq checkpoint 1
34247000: system.cpu.iq: total dest regs is 1
34247000: system.cpu.iq: renamed vir reg is 22
34247000: system.cpu.iq: phys_reg is NULL
34247000: system.cpu.iq: iq checkpoint 2
34247000: system.cpu.iew: add to iq end
34247000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107576] [tid:0] to IQ.
34247000: system.cpu.iq: Adding instruction [sn:107576] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34247000: system.cpu.iq: iq checkpoint 0
34247000: system.cpu.iq: total_src_regs is 2
34247000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 22 that is being added to the dependency chain.
34247000: global: look up arch_reg is 11 , vir_reg is 158
34247000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 44
34247000: global: the phys_reg is 0x56f1090, map size is 256
34247000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has arch_reg 11 vir_src reg 158 phys_reg 12 that became ready before it reached the IQ.
34247000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34247000: global: [sn:107576] has 1 ready out of 2 sources. RTI 0)
34247000: global: [sn:0] canIssue <extra arg>%
34247000: system.cpu.iq: iq checkpoint 1
34247000: system.cpu.iq: total dest regs is 0
34247000: system.cpu.iq: iq checkpoint 2
34247000: system.cpu.iew: add to iq end
34247000: system.cpu.iew: Execute: Executing instructions from IQ.
34247000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107571].
34247000: system.cpu.iew: iew checkpoint 0
34247000: system.cpu.iew: Execute: Calculating address for memory reference.
34247000: system.cpu.iew: iew is load checkpoint 1
34247000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107571]
34247000: global: RegFile: Access to int register 83, has data 0x1ba98
34247000: system.cpu.iew.lsq.thread0: Read called, load idx: 3, store idx: 2, storeHead: 31 addr: 0xba90
34247000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107571] PC (0x13efc=>0x13f00).(0=>1)
34247000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34247000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34247000: system.cpu.iq: Not able to schedule any instructions.
34247000: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
34247000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:0 PC:(0x13788=>0x1378c).(0=>1) to Addr:0x11e80, data:0x20 [sn:107559]
34247000: system.cpu.iew.lsq.thread0: D-Cache: Writing back store idx:1 PC:(0x1378c=>0x13790).(0=>1) to Addr:0x11e88, data:0x44 [sn:107560]
34247000: system.cpu.iew: Processing [tid:0]
34247000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34247000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34247000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34247000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34247000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34247000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 30 free entries.
34247000: system.cpu.iew: IEW switching to idle
34247000: system.cpu.iew: Deactivating stage.
34247000: system.cpu: Activity: 12
34247000: system.cpu.iew: Activity this cycle.
34247000: system.cpu.commit: Getting instructions from Rename stage.
34247000: system.cpu.commit: Trying to commit instructions in the ROB.
34247000: system.cpu.commit: Trying to commit head instruction, [sn:107563] [tid:0]
34247000: system.cpu.commit: Committing instruction with [sn:107563] PC (0x13edc=>0x13ee0).(0=>1)
34247000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13edc=>0x13ee0).(0=>1), [sn:107563]
34247000: system.cpu: Removing committed instruction [tid:0] PC (0x13edc=>0x13ee0).(0=>1) [sn:107563]
34247000: global: RegFile: Access to int register 0, has data 0
34247000: system.cpu.commit: Trying to commit head instruction, [sn:107564] [tid:0]
34247000: system.cpu.commit: Committing instruction with [sn:107564] PC (0x13ee0=>0x13ee4).(0=>1)
34247000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ee0=>0x13ee4).(0=>1), [sn:107564]
34247000: system.cpu: Removing committed instruction [tid:0] PC (0x13ee0=>0x13ee4).(0=>1) [sn:107564]
34247000: global: RegFile: Access to int register 56, has data 0x1ba90
34247000: system.cpu.commit: Trying to commit head instruction, [sn:107565] [tid:0]
34247000: system.cpu.commit: Committing instruction with [sn:107565] PC (0x13ee4=>0x13ee8).(0=>1)
34247000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ee4=>0x13ee8).(0=>1), [sn:107565]
34247000: system.cpu: Removing committed instruction [tid:0] PC (0x13ee4=>0x13ee8).(0=>1) [sn:107565]
34247000: global: RegFile: Access to int register 56, has data 0x1ba90
34247000: system.cpu.commit: [tid:0]: Marking PC (0x13ee8=>0x13eec).(0=>1), [sn:107566] ready within ROB.
34247000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107570] ready within ROB.
34247000: system.cpu.commit: [tid:0]: Instruction [sn:107566] PC (0x13ee8=>0x13eec).(0=>1) is head of ROB and ready to commit
34247000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34247000: system.cpu.commit: Activity This Cycle.
34247000: system.cpu: FullO3CPU tick checkpoint 0
34247000: system.cpu: FullO3CPU tick checkpoint 0.1
34247000: system.cpu: FullO3CPU tick checkpoint 0.2
34247000: system.cpu: FullO3CPU tick checkpoint 0.3
34247000: system.cpu: FullO3CPU tick checkpoint 0.4
34247000: global: ~DefaultIEWDefaultCommit()
34247000: global: DefaultIEWDefaultCommit()
34247000: system.cpu: FullO3CPU tick checkpoint 0.5
34247000: system.cpu: Activity: 11
34247000: system.cpu: FullO3CPU tick checkpoint 1
34247000: system.cpu: Removing instruction, [tid:0] [sn:107563] PC (0x13edc=>0x13ee0).(0=>1)
 dest reg 0x56f1084 : 0x56f100034247000: system.cpu: Removing instruction, [tid:0] [sn:107564] PC (0x13ee0=>0x13ee4).(0=>1)
 dest reg 0x56f1678 : 0x56f12a034247000: system.cpu: Removing instruction, [tid:0] [sn:107565] PC (0x13ee4=>0x13ee8).(0=>1)
 dest reg 0x56f16b4 : 0x56f12a034247000: system.cpu: FullO3CPU tick checkpoint 2
34247000: system.cpu: Scheduling next tick!
34247500: system.cpu: CPU already running.
34247500: global: the arch_reg is 12 , the vir reg is 48
34247500: global: look up arch_reg is 12 , vir_reg is 48
34247500: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34247500: global: the phys_reg is 0, map size is 256
34247500: global: get dest phys reg is 157
34247500: global: regval is 9187201950435737471
34247500: system.cpu: phys_reg is 157, val is 9187201950435737471
34247500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34247500: global: setScalarResult
34247500: global: get into ~InstResult
34247500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34247500: system.cpu.iew: Activity this cycle.
34247500: system.cpu: Activity: 12
34247500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34247500: system.cpu.fetch: Running stage.
34247500: system.cpu.fetch: There are no more threads available to fetch from.
34247500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34247500: system.cpu.decode: Processing [tid:0]
34247500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34247500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34247500: system.cpu.decode: [tid:0]: Processing instruction [sn:107579] with PC (0x13f00=>0x13f04).(0=>1)
34247500: system.cpu.decode: [tid:0]: Processing instruction [sn:107580] with PC (0x13f04=>0x13f08).(0=>1)
34247500: system.cpu.decode: [tid:0]: Processing instruction [sn:107581] with PC (0x13f08=>0x13f0c).(0=>1)
34247500: system.cpu.decode: [tid:0]: Processing instruction [sn:107582] with PC (0x13f0c=>0x13f10).(0=>1)
34247500: system.cpu.decode: [tid:0]: Processing instruction [sn:107583] with PC (0x13f10=>0x13f14).(0=>1)
34247500: system.cpu.decode: Activity this cycle.
34247500: system.cpu.rename: Processing [tid:0]
34247500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 181, Free LQ: 31, Free SQ: 30, FreeRM 31(209 224 255 31 0)
34247500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34247500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34247500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34247500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34247500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=14), until [sn:107565].
34247500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165704, [sn:107563].
34247500: system.cpu.rename: hb_it newPhysReg is 11 prevPhysReg is 86
34247500: system.cpu.freeList: Freeing register 86 (IntRegClass).
34247500: system.cpu.scoreboard: get into unset reg func reg id is 86
34247500: global: look up arch_reg is 14 , vir_reg is 86
34247500: global: lookup vir map for physical reg,vir_reg is 86 freelist freenum is 44
34247500: global: the phys_reg is 0x56f1a50, map size is 256
34247500: system.cpu.vir_freelist: Freeing register 220 (IntRegClass).
34247500: global: simpleFreeList addPhysReg 220, cnt_ref_size is 256
34247500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165644, [sn:107564].
34247500: system.cpu.rename: hb_it newPhysReg is 138 prevPhysReg is 81
34247500: system.cpu.freeList: Freeing register 81 (IntRegClass).
34247500: system.cpu.scoreboard: get into unset reg func reg id is 81
34247500: global: look up arch_reg is 15 , vir_reg is 81
34247500: global: lookup vir map for physical reg,vir_reg is 81 freelist freenum is 45
34247500: global: the phys_reg is 0x56f1bd0, map size is 256
34247500: system.cpu.vir_freelist: Freeing register 252 (IntRegClass).
34247500: global: simpleFreeList addPhysReg 252, cnt_ref_size is 256
34247500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164708, [sn:107565].
34247500: system.cpu.rename: hb_it newPhysReg is 143 prevPhysReg is 3
34247500: system.cpu.freeList: Freeing register 3 (IntRegClass).
34247500: system.cpu.scoreboard: get into unset reg func reg id is 3
34247500: global: look up arch_reg is 13 , vir_reg is 3
34247500: global: lookup vir map for physical reg,vir_reg is 3 freelist freenum is 46
34247500: global: the phys_reg is 0x56f1000, map size is 256
34247500: system.cpu.vir_freelist: Freeing register 0 (IntRegClass).
34247500: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34247500: system.cpu.rename: remove commited inst finish
34247500: system.cpu.iew: Issue: Processing [tid:0]
34247500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34247500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34247500: system.cpu.iew: Sending instructions to commit, [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1).
34247500: system.cpu.iq: Waking dependents of completed instruction.
34247500: system.cpu.iq: Completing mem instruction PC: (0x13ef0=>0x13ef4).(0=>1) [sn:107568]
34247500: system.cpu.memDep0: Completed mem instruction PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568].
34247500: system.cpu.iq: Waking any dependents on vir_reg is 48(flat:48) and phys register 157 (IntRegClass).
34247500: system.cpu.iq: Waking up a dependent instruction, [sn:107574] PC (0x13f08=>0x13f0c).(0=>1).
34247500: global: reWritePhysRegs rewrite vir_reg 48 to phys_reg 157
34247500: global: [sn:107574] has 1 ready out of 2 sources. RTI 0)
34247500: global: [sn:0] canIssue <extra arg>%
34247500: system.cpu.iq: Waking up a dependent instruction, [sn:107573] PC (0x13f04=>0x13f08).(0=>1).
34247500: global: reWritePhysRegs rewrite vir_reg 48 to phys_reg 157
34247500: global: [sn:107573] has 1 ready out of 2 sources. RTI 0)
34247500: global: [sn:0] canIssue <extra arg>%
34247500: system.cpu.iq: Waking up a dependent instruction, [sn:107572] PC (0x13f00=>0x13f04).(0=>1).
34247500: global: reWritePhysRegs rewrite vir_reg 48 to phys_reg 157
34247500: global: [sn:107572] has 1 ready out of 2 sources. RTI 0)
34247500: global: [sn:0] canIssue <extra arg>%
34247500: system.cpu.iew: writebackInsts checkpoint 1
34247500: system.cpu.iew: Setting virtual Destination Register 48
34247500: system.cpu.scoreboard: 1 setreg phys_reg is 48
34247500: system.cpu.scoreboard: Setting reg 48 as ready
34247500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34247500: system.cpu.iq: Not able to schedule any instructions.
34247500: system.cpu.iew.lsq: [tid:0] Writing back stores. 3 stores available for Writeback.
34247500: system.cpu.iew: Processing [tid:0]
34247500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107565]
34247500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34247500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34247500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34247500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 30 free entries.
34247500: system.cpu.commit: Getting instructions from Rename stage.
34247500: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107577] [tid:0] into ROB.
34247500: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34247500: system.cpu.rob: [tid:0] Now has 12 instructions.
34247500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107578] [tid:0] into ROB.
34247500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34247500: system.cpu.rob: [tid:0] Now has 13 instructions.
34247500: system.cpu.commit: Trying to commit instructions in the ROB.
34247500: system.cpu.commit: Trying to commit head instruction, [sn:107566] [tid:0]
34247500: system.cpu.commit: Committing instruction with [sn:107566] PC (0x13ee8=>0x13eec).(0=>1)
34247500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ee8=>0x13eec).(0=>1), [sn:107566]
34247500: system.cpu: Removing committed instruction [tid:0] PC (0x13ee8=>0x13eec).(0=>1) [sn:107566]
34247500: system.cpu.commit: Trying to commit head instruction, [sn:107567] [tid:0]
34247500: system.cpu.commit: Committing instruction with [sn:107567] PC (0x13eec=>0x13ef0).(0=>1)
34247500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13eec=>0x13ef0).(0=>1), [sn:107567]
34247500: system.cpu: Removing committed instruction [tid:0] PC (0x13eec=>0x13ef0).(0=>1) [sn:107567]
34247500: global: RegFile: Access to int register 50, has data 0x1e000
34247500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1) is head of ROB and not ready
34247500: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34247500: system.cpu.commit: Activity This Cycle.
34247500: system.cpu.commit: Deactivating stage.
34247500: system.cpu: Activity: 11
34247500: system.cpu: FullO3CPU tick checkpoint 0
34247500: system.cpu: FullO3CPU tick checkpoint 0.1
34247500: system.cpu: FullO3CPU tick checkpoint 0.2
34247500: system.cpu: FullO3CPU tick checkpoint 0.3
34247500: system.cpu: FullO3CPU tick checkpoint 0.4
34247500: global: ~DefaultIEWDefaultCommit()
34247500: global: DynInst: [sn:107562] Instruction destroyed. Instcount for system.cpu = 27
34247500: global: ~BaseDynInst checkpoint 0
34247500: global: get into ~InstResult
34247500: global: DynInst: [sn:107561] Instruction destroyed. Instcount for system.cpu = 26
34247500: global: ~BaseDynInst checkpoint 0
34247500: global: get into ~InstResult
34247500: global: DynInst: [sn:107558] Instruction destroyed. Instcount for system.cpu = 25
34247500: global: ~BaseDynInst checkpoint 0
34247500: global: get into ~InstResult
34247500: global: DynInst: [sn:107557] Instruction destroyed. Instcount for system.cpu = 24
34247500: global: ~BaseDynInst checkpoint 0
34247500: global: get into ~InstResult
34247500: global: DefaultIEWDefaultCommit()
34247500: system.cpu: FullO3CPU tick checkpoint 0.5
34247500: system.cpu: Activity: 10
34247500: system.cpu: FullO3CPU tick checkpoint 1
34247500: system.cpu: Removing instruction, [tid:0] [sn:107566] PC (0x13ee8=>0x13eec).(0=>1)
 dest reg 0x56f1168 : 034247500: system.cpu: Removing instruction, [tid:0] [sn:107567] PC (0x13eec=>0x13ef0).(0=>1)
 dest reg 0x56f1120 : 0x56f125834247500: system.cpu: FullO3CPU tick checkpoint 2
34247500: system.cpu: Scheduling next tick!
34247501: system.cpu: CPU already running.
34247501: system.cpu: Activity: 11
34247501: system.cpu.iew.lsq.thread0: Completing store [sn:107556], idx:31, store head idx:4294967295
34247501: global: DynInst: [sn:107556] Instruction destroyed. Instcount for system.cpu = 23
34247501: global: ~BaseDynInst checkpoint 0
34248000: system.cpu: CPU already running.
34248000: global: the arch_reg is 14 , the vir reg is 156
34248000: global: look up arch_reg is 14 , vir_reg is 156
34248000: global: lookup vir map for physical reg,vir_reg is 156 freelist freenum is 46
34248000: global: the phys_reg is 0, map size is 256
34248000: global: get dest phys reg is 184
34248000: global: regval is 2314885530818453536
34248000: system.cpu: phys_reg is 184, val is 2314885530818453536
34248000: global: RegFile: Setting int register 184 to 0x2020202020202020
34248000: global: setScalarResult
34248000: global: get into ~InstResult
34248000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34248000: system.cpu.iew: Activity this cycle.
34248000: system.cpu.icache_port: Fetch unit received timing
34248000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34248000: system.cpu: CPU already running.
34248000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34248000: system.cpu.fetch: Activating stage.
34248000: system.cpu: Activity: 12
34248000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34248000: system.cpu.fetch: Running stage.
34248000: system.cpu.fetch: Attempting to fetch from [tid:0]
34248000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34248000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34248000: global: Requesting bytes 0x00868693 from address 0x13ef8
34248000: global: Decoding instruction 0x00868693 at address 0x13ef8
34248000: global: DynInst: [sn:107584] Instruction created. Instcount for system.cpu = 24
34248000: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107584].
34248000: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34248000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34248000: global: Requesting bytes 0xff86b703 from address 0x13efc
34248000: global: Decoding instruction 0xff86b703 at address 0x13efc
34248000: global: DynInst: [sn:107585] Instruction created. Instcount for system.cpu = 25
34248000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107585].
34248000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34248000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34248000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34248000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34248000: system.cpu: CPU already running.
34248000: system.cpu.fetch: Fetch: Doing instruction read.
34248000: system.cpu.fetch: [tid:0]: Doing Icache access.
34248000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34248000: system.cpu.fetch: Deactivating stage.
34248000: system.cpu: Activity: 11
34248000: system.cpu.fetch: [tid:0][sn:107584]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34248000: system.cpu.fetch: [tid:0][sn:107585]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34248000: system.cpu.fetch: Activity this cycle.
34248000: system.cpu.decode: Processing [tid:0]
34248000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34248000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34248000: system.cpu.rename: Processing [tid:0]
34248000: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 181, Free LQ: 31, Free SQ: 30, FreeRM 31(212 224 255 31 0)
34248000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34248000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34248000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34248000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34248000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34248000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34248000: system.cpu.rename: [tid:0]: Processing instruction [sn:107579] with PC (0x13f00=>0x13f04).(0=>1).
34248000: system.cpu.rename: start rename src regs------------------------------------------------
34248000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 142
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 142
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 142
34248000: system.cpu.rename: [tid:0]:virtual Register 142 (phys: 142) is not allocated.
34248000: global: idx is 0, vir_src is 142, physical reg is not allocated yet
34248000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 48
34248000: global: look up arch_reg is 12 , vir_reg is 48
34248000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 46
34248000: global: the phys_reg is 0x56f175c, map size is 256
34248000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34248000: global: [sn:107579] has 1 ready out of 2 sources. RTI 0)
34248000: global: [sn:0] canIssue <extra arg>%
34248000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34248000: system.cpu.rename: start rename dst regs------------------------------------------------
34248000: system.cpu.rename: renameDestRegs checkpoint 0
34248000: global: get into unified rename func
34248000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34248000: global: Renamed reg IntRegClass{15} to vir reg 25 (25) old mapping was 22 (22)
34248000: system.cpu.rename: Dest Rename result[0] is 25
34248000: system.cpu.scoreboard: get into unset reg func reg id is 25
34248000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 25 phys_reg is NULL 0.
34248000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=12), [sn:107579]. PC (0x13f00=>0x13f04).(0=>1)
34248000: global: idx is 0, renamd_virdest is 25, renamed_dest should be NULL and is 0, previous_rename is 22
34248000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34248000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34248000: system.cpu.rename: [tid:0]: Processing instruction [sn:107580] with PC (0x13f04=>0x13f08).(0=>1).
34248000: system.cpu.rename: start rename src regs------------------------------------------------
34248000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 25
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 25
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 25
34248000: system.cpu.rename: [tid:0]:virtual Register 25 (phys: 25) is not allocated.
34248000: global: idx is 0, vir_src is 25, physical reg is not allocated yet
34248000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 48
34248000: global: look up arch_reg is 12 , vir_reg is 48
34248000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 46
34248000: global: the phys_reg is 0x56f175c, map size is 256
34248000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34248000: global: [sn:107580] has 1 ready out of 2 sources. RTI 0)
34248000: global: [sn:0] canIssue <extra arg>%
34248000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34248000: system.cpu.rename: start rename dst regs------------------------------------------------
34248000: system.cpu.rename: renameDestRegs checkpoint 0
34248000: global: get into unified rename func
34248000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34248000: global: Renamed reg IntRegClass{15} to vir reg 192 (192) old mapping was 25 (25)
34248000: system.cpu.rename: Dest Rename result[0] is 192
34248000: system.cpu.scoreboard: get into unset reg func reg id is 192
34248000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 192 phys_reg is NULL 0.
34248000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107580]. PC (0x13f04=>0x13f08).(0=>1)
34248000: global: idx is 0, renamd_virdest is 192, renamed_dest should be NULL and is 0, previous_rename is 25
34248000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34248000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34248000: system.cpu.rename: [tid:0]: Processing instruction [sn:107581] with PC (0x13f08=>0x13f0c).(0=>1).
34248000: system.cpu.rename: start rename src regs------------------------------------------------
34248000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 142
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 142
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 142
34248000: system.cpu.rename: [tid:0]:virtual Register 142 (phys: 142) is not allocated.
34248000: global: idx is 0, vir_src is 142, physical reg is not allocated yet
34248000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 48
34248000: global: look up arch_reg is 12 , vir_reg is 48
34248000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 46
34248000: global: the phys_reg is 0x56f175c, map size is 256
34248000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34248000: global: [sn:107581] has 1 ready out of 2 sources. RTI 0)
34248000: global: [sn:0] canIssue <extra arg>%
34248000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34248000: system.cpu.rename: start rename dst regs------------------------------------------------
34248000: system.cpu.rename: renameDestRegs checkpoint 0
34248000: global: get into unified rename func
34248000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34248000: global: Renamed reg IntRegClass{14} to vir reg 136 (136) old mapping was 142 (142)
34248000: system.cpu.rename: Dest Rename result[0] is 136
34248000: system.cpu.scoreboard: get into unset reg func reg id is 136
34248000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 136 phys_reg is NULL 0.
34248000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107581]. PC (0x13f08=>0x13f0c).(0=>1)
34248000: global: idx is 0, renamd_virdest is 136, renamed_dest should be NULL and is 0, previous_rename is 142
34248000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34248000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34248000: system.cpu.rename: [tid:0]: Processing instruction [sn:107582] with PC (0x13f0c=>0x13f10).(0=>1).
34248000: system.cpu.rename: start rename src regs------------------------------------------------
34248000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 192
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 192
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 192
34248000: system.cpu.rename: [tid:0]:virtual Register 192 (phys: 192) is not allocated.
34248000: global: idx is 0, vir_src is 192, physical reg is not allocated yet
34248000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 136
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 136
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 136
34248000: system.cpu.rename: [tid:0]:virtual Register 136 (phys: 136) is not allocated.
34248000: global: idx is 1, vir_src is 136, physical reg is not allocated yet
34248000: system.cpu.rename: start rename dst regs------------------------------------------------
34248000: system.cpu.rename: renameDestRegs checkpoint 0
34248000: global: get into unified rename func
34248000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34248000: global: Renamed reg IntRegClass{15} to vir reg 71 (71) old mapping was 192 (192)
34248000: system.cpu.rename: Dest Rename result[0] is 71
34248000: system.cpu.scoreboard: get into unset reg func reg id is 71
34248000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 71 phys_reg is NULL 0.
34248000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107582]. PC (0x13f0c=>0x13f10).(0=>1)
34248000: global: idx is 0, renamd_virdest is 71, renamed_dest should be NULL and is 0, previous_rename is 192
34248000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34248000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34248000: system.cpu.rename: [tid:0]: Processing instruction [sn:107583] with PC (0x13f10=>0x13f14).(0=>1).
34248000: system.cpu.rename: start rename src regs------------------------------------------------
34248000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 71
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 71
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 71
34248000: system.cpu.rename: [tid:0]:virtual Register 71 (phys: 71) is not allocated.
34248000: global: idx is 0, vir_src is 71, physical reg is not allocated yet
34248000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34248000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34248000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34248000: system.cpu.scoreboard: getreg phys_reg is 158
34248000: global: look up arch_reg is 11 , vir_reg is 158
34248000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 46
34248000: global: the phys_reg is 0x56f1090, map size is 256
34248000: system.cpu.rename: [tid:0]: virtual Register 158 (flat: 158) is allocated.
34248000: global: [sn:107583] has 1 ready out of 2 sources. RTI 0)
34248000: global: [sn:0] canIssue <extra arg>%
34248000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34248000: system.cpu.rename: start rename dst regs------------------------------------------------
34248000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34248000: system.cpu.rename: Activity this cycle.
34248000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107567].
34248000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166328, [sn:107567].
34248000: system.cpu.rename: hb_it newPhysReg is 24 prevPhysReg is 138
34248000: system.cpu.freeList: Freeing register 138 (IntRegClass).
34248000: system.cpu.scoreboard: get into unset reg func reg id is 138
34248000: global: look up arch_reg is 15 , vir_reg is 138
34248000: global: lookup vir map for physical reg,vir_reg is 138 freelist freenum is 46
34248000: global: the phys_reg is 0x56f12a0, map size is 256
34248000: system.cpu.vir_freelist: Freeing register 56 (IntRegClass).
34248000: global: simpleFreeList addPhysReg 56, cnt_ref_size is 256
34248000: system.cpu.rename: remove commited inst finish
34248000: system.cpu.iew: Issue: Processing [tid:0]
34248000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34248000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107577] [tid:0] to IQ.
34248000: system.cpu.iq: Adding instruction [sn:107577] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34248000: system.cpu.iq: iq checkpoint 0
34248000: system.cpu.iq: total_src_regs is 1
34248000: system.cpu.iq: iq checkpoint 1
34248000: system.cpu.iq: total dest regs is 1
34248000: system.cpu.iq: renamed vir reg is 114
34248000: system.cpu.iq: phys_reg is NULL
34248000: system.cpu.iq: iq checkpoint 2
34248000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107577].
34248000: system.cpu.iq: addIfReady checkpoint 0
34248000: system.cpu.iew: add to iq end
34248000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107578] [tid:0] to IQ.
34248000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34248000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:4 [sn:107578]
34248000: system.cpu.iq: Adding instruction [sn:107578] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34248000: system.cpu.iq: iq checkpoint 0
34248000: system.cpu.iq: total_src_regs is 1
34248000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 114 that is being added to the dependency chain.
34248000: system.cpu.iq: iq checkpoint 1
34248000: system.cpu.iq: total dest regs is 1
34248000: system.cpu.iq: renamed vir reg is 142
34248000: system.cpu.iq: phys_reg is NULL
34248000: system.cpu.iq: iq checkpoint 2
34248000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34248000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107578].
34248000: system.cpu.iew: add to iq end
34248000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34248000: system.cpu.iew: Sending instructions to commit, [sn:107571] PC (0x13efc=>0x13f00).(0=>1).
34248000: system.cpu.iq: Waking dependents of completed instruction.
34248000: system.cpu.iq: Completing mem instruction PC: (0x13efc=>0x13f00).(0=>1) [sn:107571]
34248000: system.cpu.memDep0: Completed mem instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107571].
34248000: system.cpu.iq: Waking any dependents on vir_reg is 156(flat:156) and phys register 184 (IntRegClass).
34248000: system.cpu.iq: Waking up a dependent instruction, [sn:107574] PC (0x13f08=>0x13f0c).(0=>1).
34248000: global: reWritePhysRegs rewrite vir_reg 156 to phys_reg 184
34248000: global: [sn:107574] has 2 ready out of 2 sources. RTI 0)
34248000: global: [sn:1] canIssue <extra arg>%
34248000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f08=>0x13f0c).(0=>1) opclass:1 [sn:107574].
34248000: system.cpu.iq: addIfReady checkpoint 0
34248000: system.cpu.iq: Waking up a dependent instruction, [sn:107572] PC (0x13f00=>0x13f04).(0=>1).
34248000: global: reWritePhysRegs rewrite vir_reg 156 to phys_reg 184
34248000: global: [sn:107572] has 2 ready out of 2 sources. RTI 0)
34248000: global: [sn:1] canIssue <extra arg>%
34248000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f00=>0x13f04).(0=>1) opclass:1 [sn:107572].
34248000: system.cpu.iq: addIfReady checkpoint 0
34248000: system.cpu.iew: writebackInsts checkpoint 1
34248000: system.cpu.iew: Setting virtual Destination Register 156
34248000: system.cpu.scoreboard: 1 setreg phys_reg is 156
34248000: system.cpu.scoreboard: Setting reg 156 as ready
34248000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34248000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f00=>0x13f04).(0=>1) [sn:107572]
34248000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f08=>0x13f0c).(0=>1) [sn:107574]
34248000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107577]
34248000: system.cpu.iew.lsq: [tid:0] Writing back stores. 2 stores available for Writeback.
34248000: system.cpu.iew: Processing [tid:0]
34248000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107567]
34248000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34248000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 2
34248000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34248000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 2
34248000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34248000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 30 free entries. SQ has 31 free entries.
34248000: system.cpu.iew: Activity this cycle.
34248000: system.cpu.commit: Getting instructions from Rename stage.
34248000: system.cpu.commit: Trying to commit instructions in the ROB.
34248000: system.cpu.commit: [tid:0]: Marking PC (0x13ef0=>0x13ef4).(0=>1), [sn:107568] ready within ROB.
34248000: system.cpu.commit: [tid:0]: Instruction [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1) is head of ROB and ready to commit
34248000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34248000: system.cpu.commit: Activating stage.
34248000: system.cpu: Activity: 12
34248000: system.cpu: FullO3CPU tick checkpoint 0
34248000: system.cpu: FullO3CPU tick checkpoint 0.1
34248000: system.cpu: FullO3CPU tick checkpoint 0.2
34248000: system.cpu: FullO3CPU tick checkpoint 0.3
34248000: system.cpu: FullO3CPU tick checkpoint 0.4
34248000: global: ~DefaultIEWDefaultCommit()
34248000: global: DefaultIEWDefaultCommit()
34248000: system.cpu: FullO3CPU tick checkpoint 0.5
34248000: system.cpu: Activity: 11
34248000: system.cpu: FullO3CPU tick checkpoint 1
34248000: system.cpu: FullO3CPU tick checkpoint 2
34248000: system.cpu: Scheduling next tick!
34248001: system.cpu: CPU already running.
34248001: system.cpu: Activity: 12
34248001: system.cpu.iew.lsq.thread0: Completing store [sn:107559], idx:18446744073709551615, store head idx:0
34248001: global: DynInst: [sn:107559] Instruction destroyed. Instcount for system.cpu = 24
34248001: global: ~BaseDynInst checkpoint 0
34248002: system.cpu: CPU already running.
34248002: system.cpu.iew.lsq.thread0: Completing store [sn:107560], idx:0, store head idx:1
34248002: global: DynInst: [sn:107560] Instruction destroyed. Instcount for system.cpu = 23
34248002: global: ~BaseDynInst checkpoint 0
34248500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34248500: system.cpu.fetch: Running stage.
34248500: system.cpu.fetch: There are no more threads available to fetch from.
34248500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34248500: system.cpu.decode: Processing [tid:0]
34248500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34248500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34248500: system.cpu.decode: [tid:0]: Processing instruction [sn:107584] with PC (0x13ef8=>0x13efc).(0=>1)
34248500: system.cpu.decode: [tid:0]: Processing instruction [sn:107585] with PC (0x13efc=>0x13f00).(0=>1)
34248500: system.cpu.decode: Activity this cycle.
34248500: system.cpu.rename: Processing [tid:0]
34248500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 181, Free LQ: 30, Free SQ: 31, FreeRM 31(209 224 255 31 0)
34248500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34248500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 1, loads dispatchedToLQ: 1
34248500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34248500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34248500: system.cpu.rename: remove commited inst finish
34248500: system.cpu.iew: Issue: Processing [tid:0]
34248500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34248500: system.cpu.iew: Execute: Executing instructions from IQ.
34248500: system.cpu.iew: Execute: Processing PC (0x13f00=>0x13f04).(0=>1), [tid:0] [sn:107572].
34248500: system.cpu.iew: iew checkpoint 0
34248500: system.cpu.iew: iew checkpoint 1 before exe
34248500: global: RegFile: Access to int register 184, has data 0x2020202020202020
34248500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34248500: global: the arch_reg is 15 , the vir reg is 92
34248500: global: look up arch_reg is 15 , vir_reg is 92
34248500: global: lookup vir map for physical reg,vir_reg is 92 freelist freenum is 46
34248500: global: the phys_reg is 0, map size is 256
34248500: global: get dest phys reg is 184
34248500: global: regval is 2314885530818453536
34248500: system.cpu: phys_reg is 184, val is 2314885530818453536
34248500: global: RegFile: Setting int register 184 to 0x2020202020202020
34248500: global: setScalarResult
34248500: global: get into ~InstResult
34248500: system.cpu.iew: iew checkpoint 2 after exe
34248500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34248500: system.cpu.iew: Execute: Executing instructions from IQ.
34248500: system.cpu.iew: Execute: Processing PC (0x13f08=>0x13f0c).(0=>1), [tid:0] [sn:107574].
34248500: system.cpu.iew: iew checkpoint 0
34248500: system.cpu.iew: iew checkpoint 1 before exe
34248500: global: RegFile: Access to int register 184, has data 0x2020202020202020
34248500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34248500: global: the arch_reg is 14 , the vir reg is 120
34248500: global: look up arch_reg is 14 , vir_reg is 120
34248500: global: lookup vir map for physical reg,vir_reg is 120 freelist freenum is 46
34248500: global: the phys_reg is 0, map size is 256
34248500: global: get dest phys reg is 157
34248500: global: regval is 9187201950435737471
34248500: system.cpu: phys_reg is 157, val is 9187201950435737471
34248500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34248500: global: setScalarResult
34248500: global: get into ~InstResult
34248500: system.cpu.iew: iew checkpoint 2 after exe
34248500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34248500: system.cpu.iew: Execute: Executing instructions from IQ.
34248500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107577].
34248500: system.cpu.iew: iew checkpoint 0
34248500: system.cpu.iew: iew checkpoint 1 before exe
34248500: global: RegFile: Access to int register 83, has data 0x1ba98
34248500: global: the arch_reg is 13 , the vir reg is 114
34248500: global: look up arch_reg is 13 , vir_reg is 114
34248500: global: lookup vir map for physical reg,vir_reg is 114 freelist freenum is 46
34248500: global: the phys_reg is 0, map size is 256
34248500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34248500: global: get dest phys reg is 207
34248500: global: regval is 113312
34248500: system.cpu: phys_reg is 207, val is 113312
34248500: global: RegFile: Setting int register 207 to 0x1baa0
34248500: global: setScalarResult
34248500: global: get into ~InstResult
34248500: system.cpu.iew: iew checkpoint 2 after exe
34248500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34248500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34248500: system.cpu.iew: Sending instructions to commit, [sn:107572] PC (0x13f00=>0x13f04).(0=>1).
34248500: system.cpu.iq: Waking dependents of completed instruction.
34248500: system.cpu.iq: Waking any dependents on vir_reg is 92(flat:92) and phys register 184 (IntRegClass).
34248500: system.cpu.iq: Waking up a dependent instruction, [sn:107573] PC (0x13f04=>0x13f08).(0=>1).
34248500: global: reWritePhysRegs rewrite vir_reg 92 to phys_reg 184
34248500: global: [sn:107573] has 2 ready out of 2 sources. RTI 0)
34248500: global: [sn:1] canIssue <extra arg>%
34248500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f04=>0x13f08).(0=>1) opclass:1 [sn:107573].
34248500: system.cpu.iq: addIfReady checkpoint 0
34248500: system.cpu.iew: writebackInsts checkpoint 1
34248500: system.cpu.iew: Setting virtual Destination Register 92
34248500: system.cpu.scoreboard: 1 setreg phys_reg is 92
34248500: system.cpu.scoreboard: Setting reg 92 as ready
34248500: system.cpu.iew: Sending instructions to commit, [sn:107574] PC (0x13f08=>0x13f0c).(0=>1).
34248500: system.cpu.iq: Waking dependents of completed instruction.
34248500: system.cpu.iq: Waking any dependents on vir_reg is 120(flat:120) and phys register 157 (IntRegClass).
34248500: system.cpu.iq: Waking up a dependent instruction, [sn:107575] PC (0x13f0c=>0x13f10).(0=>1).
34248500: global: reWritePhysRegs rewrite vir_reg 120 to phys_reg 157
34248500: global: [sn:107575] has 1 ready out of 2 sources. RTI 0)
34248500: global: [sn:0] canIssue <extra arg>%
34248500: system.cpu.iew: writebackInsts checkpoint 1
34248500: system.cpu.iew: Setting virtual Destination Register 120
34248500: system.cpu.scoreboard: 1 setreg phys_reg is 120
34248500: system.cpu.scoreboard: Setting reg 120 as ready
34248500: system.cpu.iew: Sending instructions to commit, [sn:107577] PC (0x13ef8=>0x13efc).(0=>1).
34248500: system.cpu.iq: Waking dependents of completed instruction.
34248500: system.cpu.iq: Waking any dependents on vir_reg is 114(flat:114) and phys register 207 (IntRegClass).
34248500: system.cpu.iq: Waking up a dependent instruction, [sn:107578] PC (0x13efc=>0x13f00).(0=>1).
34248500: global: reWritePhysRegs rewrite vir_reg 114 to phys_reg 207
34248500: global: [sn:107578] has 1 ready out of 1 sources. RTI 0)
34248500: global: [sn:1] canIssue <extra arg>%
34248500: system.cpu.iq: Checking if memory instruction can issue.
34248500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107578].
34248500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34248500: system.cpu.memDep0: Adding instruction [sn:107578] to the ready list.
34248500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107578].
34248500: system.cpu.iew: writebackInsts checkpoint 1
34248500: system.cpu.iew: Setting virtual Destination Register 114
34248500: system.cpu.scoreboard: 1 setreg phys_reg is 114
34248500: system.cpu.scoreboard: Setting reg 114 as ready
34248500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34248500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f04=>0x13f08).(0=>1) [sn:107573]
34248500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107578]
34248500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107578].
34248500: system.cpu.iew: Processing [tid:0]
34248500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34248500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34248500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34248500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34248500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34248500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 30 free entries. SQ has 33 free entries.
34248500: system.cpu.iew: Activity this cycle.
34248500: system.cpu.commit: Getting instructions from Rename stage.
34248500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107579] [tid:0] into ROB.
34248500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34248500: system.cpu.rob: [tid:0] Now has 12 instructions.
34248500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107580] [tid:0] into ROB.
34248500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34248500: system.cpu.rob: [tid:0] Now has 13 instructions.
34248500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107581] [tid:0] into ROB.
34248500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34248500: system.cpu.rob: [tid:0] Now has 14 instructions.
34248500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107582] [tid:0] into ROB.
34248500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34248500: system.cpu.rob: [tid:0] Now has 15 instructions.
34248500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107583] [tid:0] into ROB.
34248500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34248500: system.cpu.rob: [tid:0] Now has 16 instructions.
34248500: system.cpu.commit: Trying to commit instructions in the ROB.
34248500: system.cpu.commit: Trying to commit head instruction, [sn:107568] [tid:0]
34248500: system.cpu.commit: Committing instruction with [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1)
34248500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef0=>0x13ef4).(0=>1), [sn:107568]
34248500: system.cpu: Removing committed instruction [tid:0] PC (0x13ef0=>0x13ef4).(0=>1) [sn:107568]
34248500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34248500: system.cpu.commit: Trying to commit head instruction, [sn:107569] [tid:0]
34248500: system.cpu.commit: Committing instruction with [sn:107569] PC (0x13ef4=>0x13ef8).(0=>1)
34248500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef4=>0x13ef8).(0=>1), [sn:107569]
34248500: system.cpu: Removing committed instruction [tid:0] PC (0x13ef4=>0x13ef8).(0=>1) [sn:107569]
34248500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34248500: system.cpu.commit: Trying to commit head instruction, [sn:107570] [tid:0]
34248500: system.cpu.commit: Committing instruction with [sn:107570] PC (0x13ef8=>0x13efc).(0=>1)
34248500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107570]
34248500: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107570]
34248500: global: RegFile: Access to int register 83, has data 0x1ba98
34248500: system.cpu.commit: [tid:0]: Marking PC (0x13efc=>0x13f00).(0=>1), [sn:107571] ready within ROB.
34248500: system.cpu.commit: [tid:0]: Instruction [sn:107571] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and ready to commit
34248500: system.cpu.commit: [tid:0]: ROB has 13 insts & 179 free entries.
34248500: system.cpu.commit: Activity This Cycle.
34248500: system.cpu: FullO3CPU tick checkpoint 0
34248500: system.cpu: FullO3CPU tick checkpoint 0.1
34248500: system.cpu: FullO3CPU tick checkpoint 0.2
34248500: system.cpu: FullO3CPU tick checkpoint 0.3
34248500: system.cpu: FullO3CPU tick checkpoint 0.4
34248500: global: ~DefaultIEWDefaultCommit()
34248500: global: DynInst: [sn:107567] Instruction destroyed. Instcount for system.cpu = 22
34248500: global: ~BaseDynInst checkpoint 0
34248500: global: get into ~InstResult
34248500: global: DynInst: [sn:107565] Instruction destroyed. Instcount for system.cpu = 21
34248500: global: ~BaseDynInst checkpoint 0
34248500: global: get into ~InstResult
34248500: global: DynInst: [sn:107564] Instruction destroyed. Instcount for system.cpu = 20
34248500: global: ~BaseDynInst checkpoint 0
34248500: global: get into ~InstResult
34248500: global: DynInst: [sn:107563] Instruction destroyed. Instcount for system.cpu = 19
34248500: global: ~BaseDynInst checkpoint 0
34248500: global: get into ~InstResult
34248500: global: DefaultIEWDefaultCommit()
34248500: system.cpu: FullO3CPU tick checkpoint 0.5
34248500: system.cpu: Activity: 11
34248500: system.cpu: FullO3CPU tick checkpoint 1
34248500: system.cpu: Removing instruction, [tid:0] [sn:107568] PC (0x13ef0=>0x13ef4).(0=>1)
 dest reg 0x56f1240 : 0x56f175c34248500: system.cpu: Removing instruction, [tid:0] [sn:107569] PC (0x13ef4=>0x13ef8).(0=>1)
 dest reg 0x56f1768 : 0x56f109034248500: system.cpu: Removing instruction, [tid:0] [sn:107570] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f10fc : 0x56f13e434248500: system.cpu: FullO3CPU tick checkpoint 2
34248500: system.cpu: Scheduling next tick!
34249000: system.cpu.icache_port: Fetch unit received timing
34249000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34249000: system.cpu: CPU already running.
34249000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34249000: system.cpu.fetch: Activating stage.
34249000: system.cpu: Activity: 12
34249000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34249000: system.cpu.fetch: Running stage.
34249000: system.cpu.fetch: Attempting to fetch from [tid:0]
34249000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34249000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34249000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34249000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34249000: global: DynInst: [sn:107586] Instruction created. Instcount for system.cpu = 20
34249000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107586].
34249000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34249000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34249000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34249000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34249000: global: DynInst: [sn:107587] Instruction created. Instcount for system.cpu = 21
34249000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107587].
34249000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34249000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34249000: global: Requesting bytes 0x00c76733 from address 0x13f08
34249000: global: Decoding instruction 0x00c76733 at address 0x13f08
34249000: global: DynInst: [sn:107588] Instruction created. Instcount for system.cpu = 22
34249000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107588].
34249000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34249000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34249000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34249000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34249000: global: DynInst: [sn:107589] Instruction created. Instcount for system.cpu = 23
34249000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107589].
34249000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34249000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34249000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34249000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34249000: global: DynInst: [sn:107590] Instruction created. Instcount for system.cpu = 24
34249000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107590].
34249000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34249000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34249000: system.cpu.fetch: [tid:0]: [sn:107590]:  Branch predicted to be taken to (0x13ef8=>0x13efc).(0=>1).
34249000: system.cpu.fetch: [tid:0]: [sn:107590] Branch predicted to go to (0x13ef8=>0x13efc).(0=>1).
34249000: system.cpu.fetch: Branch detected with PC = (0x13f10=>0x13f14).(0=>1)
34249000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34249000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13ef8=>0x13efc).(0=>1).
34249000: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13ef8
34249000: system.cpu: CPU already running.
34249000: system.cpu.fetch: Fetch: Doing instruction read.
34249000: system.cpu.fetch: [tid:0]: Doing Icache access.
34249000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34249000: system.cpu.fetch: Deactivating stage.
34249000: system.cpu: Activity: 11
34249000: system.cpu.fetch: [tid:0][sn:107586]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34249000: system.cpu.fetch: [tid:0][sn:107587]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34249000: system.cpu.fetch: [tid:0][sn:107588]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34249000: system.cpu.fetch: [tid:0][sn:107589]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34249000: system.cpu.fetch: [tid:0][sn:107590]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34249000: system.cpu.fetch: Activity this cycle.
34249000: system.cpu: Activity: 12
34249000: system.cpu.decode: Processing [tid:0]
34249000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34249000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34249000: system.cpu.rename: Processing [tid:0]
34249000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 179, Free LQ: 30, Free SQ: 33, FreeRM 31(209 224 255 31 0)
34249000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34249000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 0, loads dispatchedToLQ: 0
34249000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34249000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34249000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34249000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34249000: system.cpu.rename: [tid:0]: Processing instruction [sn:107584] with PC (0x13ef8=>0x13efc).(0=>1).
34249000: system.cpu.rename: start rename src regs------------------------------------------------
34249000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 114
34249000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 114
34249000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34249000: system.cpu.scoreboard: getreg phys_reg is 114
34249000: global: look up arch_reg is 13 , vir_reg is 114
34249000: global: lookup vir map for physical reg,vir_reg is 114 freelist freenum is 45
34249000: global: the phys_reg is 0x56f19b4, map size is 256
34249000: system.cpu.rename: [tid:0]: virtual Register 114 (flat: 114) is allocated.
34249000: global: [sn:107584] has 1 ready out of 1 sources. RTI 0)
34249000: global: [sn:1] canIssue <extra arg>%
34249000: global: idx is 0 , vir_renamed_src is 114, phys_renamed_src is 207
34249000: system.cpu.rename: start rename dst regs------------------------------------------------
34249000: system.cpu.rename: renameDestRegs checkpoint 0
34249000: global: get into unified rename func
34249000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34249000: global: Renamed reg IntRegClass{13} to vir reg 146 (146) old mapping was 114 (114)
34249000: system.cpu.rename: Dest Rename result[0] is 146
34249000: system.cpu.scoreboard: get into unset reg func reg id is 146
34249000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 146 phys_reg is NULL 0.
34249000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107584]. PC (0x13ef8=>0x13efc).(0=>1)
34249000: global: idx is 0, renamd_virdest is 146, renamed_dest should be NULL and is 0, previous_rename is 114
34249000: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34249000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34249000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 0, loads dispatchedToLQ: 0
34249000: system.cpu.rename: [tid:0]: Processing instruction [sn:107585] with PC (0x13efc=>0x13f00).(0=>1).
34249000: system.cpu.rename: start rename src regs------------------------------------------------
34249000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 146
34249000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 146
34249000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34249000: system.cpu.scoreboard: getreg phys_reg is 146
34249000: system.cpu.rename: [tid:0]:virtual Register 146 (phys: 146) is not allocated.
34249000: global: idx is 0, vir_src is 146, physical reg is not allocated yet
34249000: system.cpu.rename: start rename dst regs------------------------------------------------
34249000: system.cpu.rename: renameDestRegs checkpoint 0
34249000: global: get into unified rename func
34249000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34249000: global: Renamed reg IntRegClass{14} to vir reg 253 (253) old mapping was 136 (136)
34249000: system.cpu.rename: Dest Rename result[0] is 253
34249000: system.cpu.scoreboard: get into unset reg func reg id is 253
34249000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 253 phys_reg is NULL 0.
34249000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107585]. PC (0x13efc=>0x13f00).(0=>1)
34249000: global: idx is 0, renamd_virdest is 253, renamed_dest should be NULL and is 0, previous_rename is 136
34249000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34249000: system.cpu.rename: Activity this cycle.
34249000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107570].
34249000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167180, [sn:107568].
34249000: system.cpu.rename: hb_it newPhysReg is 48 prevPhysReg is 209
34249000: system.cpu.freeList: Freeing register 209 (IntRegClass).
34249000: system.cpu.scoreboard: get into unset reg func reg id is 209
34249000: global: look up arch_reg is 12 , vir_reg is 209
34249000: global: lookup vir map for physical reg,vir_reg is 209 freelist freenum is 45
34249000: global: the phys_reg is 0x56f1978, map size is 256
34249000: system.cpu.vir_freelist: Freeing register 202 (IntRegClass).
34249000: global: simpleFreeList addPhysReg 202, cnt_ref_size is 256
34249000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167624, [sn:107569].
34249000: system.cpu.rename: hb_it newPhysReg is 158 prevPhysReg is 246
34249000: system.cpu.freeList: Freeing register 246 (IntRegClass).
34249000: system.cpu.scoreboard: get into unset reg func reg id is 246
34249000: global: look up arch_reg is 11 , vir_reg is 246
34249000: global: lookup vir map for physical reg,vir_reg is 246 freelist freenum is 46
34249000: global: the phys_reg is 0x56f12a0, map size is 256
34249000: system.cpu.vir_freelist: Freeing register 56 (IntRegClass).
34249000: global: simpleFreeList addPhysReg 56, cnt_ref_size is 256
34249000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166388, [sn:107570].
34249000: system.cpu.rename: hb_it newPhysReg is 21 prevPhysReg is 143
34249000: system.cpu.freeList: Freeing register 143 (IntRegClass).
34249000: system.cpu.scoreboard: get into unset reg func reg id is 143
34249000: global: look up arch_reg is 13 , vir_reg is 143
34249000: global: lookup vir map for physical reg,vir_reg is 143 freelist freenum is 46
34249000: global: the phys_reg is 0x56f12a0, map size is 256
34249000: system.cpu.vir_freelist: Freeing register 56 (IntRegClass).
34249000: global: simpleFreeList addPhysReg 56, cnt_ref_size is 256
34249000: system.cpu.rename: remove commited inst finish
34249000: system.cpu.iew: Issue: Processing [tid:0]
34249000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34249000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107579] [tid:0] to IQ.
34249000: system.cpu.iq: Adding instruction [sn:107579] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34249000: system.cpu.iq: iq checkpoint 0
34249000: system.cpu.iq: total_src_regs is 2
34249000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 142 that is being added to the dependency chain.
34249000: system.cpu.iq: iq checkpoint 1
34249000: system.cpu.iq: total dest regs is 1
34249000: system.cpu.iq: renamed vir reg is 25
34249000: system.cpu.iq: phys_reg is NULL
34249000: system.cpu.iq: iq checkpoint 2
34249000: system.cpu.iew: add to iq end
34249000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107580] [tid:0] to IQ.
34249000: system.cpu.iq: Adding instruction [sn:107580] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34249000: system.cpu.iq: iq checkpoint 0
34249000: system.cpu.iq: total_src_regs is 2
34249000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 25 that is being added to the dependency chain.
34249000: system.cpu.iq: iq checkpoint 1
34249000: system.cpu.iq: total dest regs is 1
34249000: system.cpu.iq: renamed vir reg is 192
34249000: system.cpu.iq: phys_reg is NULL
34249000: system.cpu.iq: iq checkpoint 2
34249000: system.cpu.iew: add to iq end
34249000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107581] [tid:0] to IQ.
34249000: system.cpu.iq: Adding instruction [sn:107581] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34249000: system.cpu.iq: iq checkpoint 0
34249000: system.cpu.iq: total_src_regs is 2
34249000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 142 that is being added to the dependency chain.
34249000: system.cpu.iq: iq checkpoint 1
34249000: system.cpu.iq: total dest regs is 1
34249000: system.cpu.iq: renamed vir reg is 136
34249000: system.cpu.iq: phys_reg is NULL
34249000: system.cpu.iq: iq checkpoint 2
34249000: system.cpu.iew: add to iq end
34249000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107582] [tid:0] to IQ.
34249000: system.cpu.iq: Adding instruction [sn:107582] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34249000: system.cpu.iq: iq checkpoint 0
34249000: system.cpu.iq: total_src_regs is 2
34249000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 192 that is being added to the dependency chain.
34249000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 136 that is being added to the dependency chain.
34249000: system.cpu.iq: iq checkpoint 1
34249000: system.cpu.iq: total dest regs is 1
34249000: system.cpu.iq: renamed vir reg is 71
34249000: system.cpu.iq: phys_reg is NULL
34249000: system.cpu.iq: iq checkpoint 2
34249000: system.cpu.iew: add to iq end
34249000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107583] [tid:0] to IQ.
34249000: system.cpu.iq: Adding instruction [sn:107583] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34249000: system.cpu.iq: iq checkpoint 0
34249000: system.cpu.iq: total_src_regs is 2
34249000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 71 that is being added to the dependency chain.
34249000: system.cpu.iq: iq checkpoint 1
34249000: system.cpu.iq: total dest regs is 0
34249000: system.cpu.iq: iq checkpoint 2
34249000: system.cpu.iew: add to iq end
34249000: system.cpu.iew: Execute: Executing instructions from IQ.
34249000: system.cpu.iew: Execute: Processing PC (0x13f04=>0x13f08).(0=>1), [tid:0] [sn:107573].
34249000: system.cpu.iew: iew checkpoint 0
34249000: system.cpu.iew: iew checkpoint 1 before exe
34249000: global: RegFile: Access to int register 184, has data 0x2020202020202020
34249000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34249000: global: the arch_reg is 15 , the vir reg is 222
34249000: global: look up arch_reg is 15 , vir_reg is 222
34249000: global: lookup vir map for physical reg,vir_reg is 222 freelist freenum is 46
34249000: global: the phys_reg is 0, map size is 256
34249000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34249000: global: get dest phys reg is 212
34249000: global: regval is 11502087481254191007
34249000: system.cpu: phys_reg is 212, val is 11502087481254191007
34249000: global: RegFile: Setting int register 212 to 0x9f9f9f9f9f9f9f9f
34249000: global: setScalarResult
34249000: global: get into ~InstResult
34249000: system.cpu.iew: iew checkpoint 2 after exe
34249000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34249000: system.cpu.iew: Execute: Executing instructions from IQ.
34249000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107578].
34249000: system.cpu.iew: iew checkpoint 0
34249000: system.cpu.iew: Execute: Calculating address for memory reference.
34249000: system.cpu.iew: iew is load checkpoint 1
34249000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107578]
34249000: global: RegFile: Access to int register 207, has data 0x1baa0
34249000: system.cpu.iew.lsq.thread0: Read called, load idx: 4, store idx: 2, storeHead: 1 addr: 0xba98
34249000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107578] PC (0x13efc=>0x13f00).(0=>1)
34249000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34249000: system.cpu.iew: Sending instructions to commit, [sn:107573] PC (0x13f04=>0x13f08).(0=>1).
34249000: system.cpu.iq: Waking dependents of completed instruction.
34249000: system.cpu.iq: Waking any dependents on vir_reg is 222(flat:222) and phys register 212 (IntRegClass).
34249000: system.cpu.iq: Waking up a dependent instruction, [sn:107575] PC (0x13f0c=>0x13f10).(0=>1).
34249000: global: reWritePhysRegs rewrite vir_reg 222 to phys_reg 212
34249000: global: [sn:107575] has 2 ready out of 2 sources. RTI 0)
34249000: global: [sn:1] canIssue <extra arg>%
34249000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f0c=>0x13f10).(0=>1) opclass:1 [sn:107575].
34249000: system.cpu.iq: addIfReady checkpoint 0
34249000: system.cpu.iew: writebackInsts checkpoint 1
34249000: system.cpu.iew: Setting virtual Destination Register 222
34249000: system.cpu.scoreboard: 1 setreg phys_reg is 222
34249000: system.cpu.scoreboard: Setting reg 222 as ready
34249000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34249000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f0c=>0x13f10).(0=>1) [sn:107575]
34249000: system.cpu.iew: Processing [tid:0]
34249000: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13ef0=>0x13ef4).(0=>1)
34249000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107570]
34249000: global: DynInst: [sn:107569] Instruction destroyed. Instcount for system.cpu = 23
34249000: global: ~BaseDynInst checkpoint 0
34249000: global: get into ~InstResult
34249000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34249000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34249000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34249000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34249000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34249000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34249000: system.cpu.iew: Activity this cycle.
34249000: system.cpu.commit: Getting instructions from Rename stage.
34249000: system.cpu.commit: Trying to commit instructions in the ROB.
34249000: system.cpu.commit: Trying to commit head instruction, [sn:107571] [tid:0]
34249000: system.cpu.commit: Committing instruction with [sn:107571] PC (0x13efc=>0x13f00).(0=>1)
34249000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13efc=>0x13f00).(0=>1), [sn:107571]
34249000: system.cpu: Removing committed instruction [tid:0] PC (0x13efc=>0x13f00).(0=>1) [sn:107571]
34249000: global: RegFile: Access to int register 184, has data 0x2020202020202020
34249000: system.cpu.commit: [tid:0]: Marking PC (0x13f00=>0x13f04).(0=>1), [sn:107572] ready within ROB.
34249000: system.cpu.commit: [tid:0]: Marking PC (0x13f08=>0x13f0c).(0=>1), [sn:107574] ready within ROB.
34249000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107577] ready within ROB.
34249000: system.cpu.commit: [tid:0]: Instruction [sn:107572] PC (0x13f00=>0x13f04).(0=>1) is head of ROB and ready to commit
34249000: system.cpu.commit: [tid:0]: ROB has 12 insts & 180 free entries.
34249000: system.cpu.commit: Activity This Cycle.
34249000: system.cpu: FullO3CPU tick checkpoint 0
34249000: system.cpu: FullO3CPU tick checkpoint 0.1
34249000: system.cpu: FullO3CPU tick checkpoint 0.2
34249000: system.cpu: FullO3CPU tick checkpoint 0.3
34249000: system.cpu: FullO3CPU tick checkpoint 0.4
34249000: global: ~DefaultIEWDefaultCommit()
34249000: global: DynInst: [sn:107570] Instruction destroyed. Instcount for system.cpu = 22
34249000: global: ~BaseDynInst checkpoint 0
34249000: global: get into ~InstResult
34249000: global: DynInst: [sn:107566] Instruction destroyed. Instcount for system.cpu = 21
34249000: global: ~BaseDynInst checkpoint 0
34249000: global: DefaultIEWDefaultCommit()
34249000: system.cpu: FullO3CPU tick checkpoint 0.5
34249000: system.cpu: Activity: 11
34249000: system.cpu: FullO3CPU tick checkpoint 1
34249000: system.cpu: Removing instruction, [tid:0] [sn:107571] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f1750 : 0x56f18a034249000: system.cpu: FullO3CPU tick checkpoint 2
34249000: system.cpu: Scheduling next tick!
34249500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34249500: system.cpu.fetch: Running stage.
34249500: system.cpu.fetch: There are no more threads available to fetch from.
34249500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34249500: system.cpu.decode: Processing [tid:0]
34249500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34249500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34249500: system.cpu.decode: [tid:0]: Processing instruction [sn:107586] with PC (0x13f00=>0x13f04).(0=>1)
34249500: system.cpu.decode: [tid:0]: Processing instruction [sn:107587] with PC (0x13f04=>0x13f08).(0=>1)
34249500: system.cpu.decode: [tid:0]: Processing instruction [sn:107588] with PC (0x13f08=>0x13f0c).(0=>1)
34249500: system.cpu.decode: [tid:0]: Processing instruction [sn:107589] with PC (0x13f0c=>0x13f10).(0=>1)
34249500: system.cpu.decode: [tid:0]: Processing instruction [sn:107590] with PC (0x13f10=>0x13f14).(0=>1)
34249500: system.cpu.decode: Activity this cycle.
34249500: system.cpu: Activity: 12
34249500: system.cpu.rename: Processing [tid:0]
34249500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 180, Free LQ: 31, Free SQ: 33, FreeRM 31(210 224 255 31 0)
34249500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34249500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34249500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34249500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34249500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=13), until [sn:107571].
34249500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164804, [sn:107571].
34249500: system.cpu.rename: hb_it newPhysReg is 156 prevPhysReg is 11
34249500: system.cpu.freeList: Freeing register 11 (IntRegClass).
34249500: system.cpu.scoreboard: get into unset reg func reg id is 11
34249500: global: look up arch_reg is 14 , vir_reg is 11
34249500: global: lookup vir map for physical reg,vir_reg is 11 freelist freenum is 45
34249500: global: the phys_reg is 0x56f1000, map size is 256
34249500: system.cpu.vir_freelist: Freeing register 0 (IntRegClass).
34249500: global: simpleFreeList addPhysReg 0, cnt_ref_size is 256
34249500: system.cpu.rename: remove commited inst finish
34249500: system.cpu.iew: Issue: Processing [tid:0]
34249500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34249500: system.cpu.iew: Execute: Executing instructions from IQ.
34249500: system.cpu.iew: Execute: Processing PC (0x13f0c=>0x13f10).(0=>1), [tid:0] [sn:107575].
34249500: system.cpu.iew: iew checkpoint 0
34249500: system.cpu.iew: iew checkpoint 1 before exe
34249500: global: RegFile: Access to int register 212, has data 0x9f9f9f9f9f9f9f9f
34249500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34249500: global: the arch_reg is 15 , the vir reg is 22
34249500: global: look up arch_reg is 15 , vir_reg is 22
34249500: global: lookup vir map for physical reg,vir_reg is 22 freelist freenum is 45
34249500: global: the phys_reg is 0, map size is 256
34249500: global: get dest phys reg is 12
34249500: global: regval is 18446744073709551615
34249500: system.cpu: phys_reg is 12, val is 18446744073709551615
34249500: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34249500: global: setScalarResult
34249500: global: get into ~InstResult
34249500: system.cpu.iew: iew checkpoint 2 after exe
34249500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34249500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34249500: system.cpu.iew: Sending instructions to commit, [sn:107575] PC (0x13f0c=>0x13f10).(0=>1).
34249500: system.cpu.iq: Waking dependents of completed instruction.
34249500: system.cpu.iq: Waking any dependents on vir_reg is 22(flat:22) and phys register 12 (IntRegClass).
34249500: system.cpu.iq: Waking up a dependent instruction, [sn:107576] PC (0x13f10=>0x13f14).(0=>1).
34249500: global: reWritePhysRegs rewrite vir_reg 22 to phys_reg 12
34249500: global: [sn:107576] has 2 ready out of 2 sources. RTI 0)
34249500: global: [sn:1] canIssue <extra arg>%
34249500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f10=>0x13f14).(0=>1) opclass:1 [sn:107576].
34249500: system.cpu.iq: addIfReady checkpoint 0
34249500: system.cpu.iew: writebackInsts checkpoint 1
34249500: system.cpu.iew: Setting virtual Destination Register 22
34249500: system.cpu.scoreboard: 1 setreg phys_reg is 22
34249500: system.cpu.scoreboard: Setting reg 22 as ready
34249500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34249500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f10=>0x13f14).(0=>1) [sn:107576]
34249500: system.cpu.iew: Processing [tid:0]
34249500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13efc=>0x13f00).(0=>1)
34249500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107571]
34249500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34249500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34249500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34249500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34249500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34249500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34249500: system.cpu.iew: Activity this cycle.
34249500: system.cpu.commit: Getting instructions from Rename stage.
34249500: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107584] [tid:0] into ROB.
34249500: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34249500: system.cpu.rob: [tid:0] Now has 13 instructions.
34249500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107585] [tid:0] into ROB.
34249500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34249500: system.cpu.rob: [tid:0] Now has 14 instructions.
34249500: system.cpu.commit: Trying to commit instructions in the ROB.
34249500: system.cpu.commit: Trying to commit head instruction, [sn:107572] [tid:0]
34249500: system.cpu.commit: Committing instruction with [sn:107572] PC (0x13f00=>0x13f04).(0=>1)
34249500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f00=>0x13f04).(0=>1), [sn:107572]
34249500: system.cpu: Removing committed instruction [tid:0] PC (0x13f00=>0x13f04).(0=>1) [sn:107572]
34249500: global: RegFile: Access to int register 184, has data 0x2020202020202020
34249500: system.cpu.commit: [tid:0]: Marking PC (0x13f04=>0x13f08).(0=>1), [sn:107573] ready within ROB.
34249500: system.cpu.commit: [tid:0]: Instruction [sn:107573] PC (0x13f04=>0x13f08).(0=>1) is head of ROB and ready to commit
34249500: system.cpu.commit: [tid:0]: ROB has 13 insts & 179 free entries.
34249500: system.cpu.commit: Activity This Cycle.
34249500: system.cpu: FullO3CPU tick checkpoint 0
34249500: system.cpu: FullO3CPU tick checkpoint 0.1
34249500: system.cpu: FullO3CPU tick checkpoint 0.2
34249500: system.cpu: FullO3CPU tick checkpoint 0.3
34249500: system.cpu: FullO3CPU tick checkpoint 0.4
34249500: global: ~DefaultIEWDefaultCommit()
34249500: global: DefaultIEWDefaultCommit()
34249500: system.cpu: FullO3CPU tick checkpoint 0.5
34249500: system.cpu: Activity: 11
34249500: system.cpu: FullO3CPU tick checkpoint 1
34249500: system.cpu: Removing instruction, [tid:0] [sn:107572] PC (0x13f00=>0x13f04).(0=>1)
 dest reg 0x56f1450 : 0x56f18a034249500: system.cpu: FullO3CPU tick checkpoint 2
34249500: system.cpu: Scheduling next tick!
34250000: system.cpu: CPU already running.
34250000: global: the arch_reg is 14 , the vir reg is 142
34250000: global: look up arch_reg is 14 , vir_reg is 142
34250000: global: lookup vir map for physical reg,vir_reg is 142 freelist freenum is 45
34250000: global: the phys_reg is 0, map size is 256
34250000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34250000: global: get dest phys reg is 11
34250000: global: regval is 7070761831961159795
34250000: system.cpu: phys_reg is 11, val is 7070761831961159795
34250000: global: RegFile: Setting int register 11 to 0x6220646c756f6873
34250000: global: setScalarResult
34250000: global: get into ~InstResult
34250000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34250000: system.cpu.iew: Activity this cycle.
34250000: system.cpu: Activity: 12
34250000: system.cpu.icache_port: Fetch unit received timing
34250000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34250000: system.cpu: CPU already running.
34250000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34250000: system.cpu.fetch: Activating stage.
34250000: system.cpu: Activity: 13
34250000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34250000: system.cpu.fetch: Running stage.
34250000: system.cpu.fetch: Attempting to fetch from [tid:0]
34250000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34250000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34250000: global: Requesting bytes 0x00868693 from address 0x13ef8
34250000: global: Decoding instruction 0x00868693 at address 0x13ef8
34250000: global: DynInst: [sn:107591] Instruction created. Instcount for system.cpu = 22
34250000: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107591].
34250000: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34250000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34250000: global: Requesting bytes 0xff86b703 from address 0x13efc
34250000: global: Decoding instruction 0xff86b703 at address 0x13efc
34250000: global: DynInst: [sn:107592] Instruction created. Instcount for system.cpu = 23
34250000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107592].
34250000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34250000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34250000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34250000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34250000: system.cpu: CPU already running.
34250000: system.cpu.fetch: Fetch: Doing instruction read.
34250000: system.cpu.fetch: [tid:0]: Doing Icache access.
34250000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34250000: system.cpu.fetch: Deactivating stage.
34250000: system.cpu: Activity: 12
34250000: system.cpu.fetch: [tid:0][sn:107591]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34250000: system.cpu.fetch: [tid:0][sn:107592]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34250000: system.cpu.fetch: Activity this cycle.
34250000: system.cpu.decode: Processing [tid:0]
34250000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34250000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34250000: system.cpu.rename: Processing [tid:0]
34250000: system.cpu.rename: [tid:0]: Free IQ: 58, Free ROB: 179, Free LQ: 32, Free SQ: 33, FreeRM 31(211 224 255 31 0)
34250000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34250000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34250000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34250000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34250000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34250000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34250000: system.cpu.rename: [tid:0]: Processing instruction [sn:107586] with PC (0x13f00=>0x13f04).(0=>1).
34250000: system.cpu.rename: start rename src regs------------------------------------------------
34250000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 253
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 253
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 253
34250000: system.cpu.rename: [tid:0]:virtual Register 253 (phys: 253) is not allocated.
34250000: global: idx is 0, vir_src is 253, physical reg is not allocated yet
34250000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 48
34250000: global: look up arch_reg is 12 , vir_reg is 48
34250000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34250000: global: the phys_reg is 0x56f175c, map size is 256
34250000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34250000: global: [sn:107586] has 1 ready out of 2 sources. RTI 0)
34250000: global: [sn:0] canIssue <extra arg>%
34250000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34250000: system.cpu.rename: start rename dst regs------------------------------------------------
34250000: system.cpu.rename: renameDestRegs checkpoint 0
34250000: global: get into unified rename func
34250000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34250000: global: Renamed reg IntRegClass{15} to vir reg 190 (190) old mapping was 71 (71)
34250000: system.cpu.rename: Dest Rename result[0] is 190
34250000: system.cpu.scoreboard: get into unset reg func reg id is 190
34250000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 190 phys_reg is NULL 0.
34250000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107586]. PC (0x13f00=>0x13f04).(0=>1)
34250000: global: idx is 0, renamd_virdest is 190, renamed_dest should be NULL and is 0, previous_rename is 71
34250000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34250000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34250000: system.cpu.rename: [tid:0]: Processing instruction [sn:107587] with PC (0x13f04=>0x13f08).(0=>1).
34250000: system.cpu.rename: start rename src regs------------------------------------------------
34250000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 190
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 190
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 190
34250000: system.cpu.rename: [tid:0]:virtual Register 190 (phys: 190) is not allocated.
34250000: global: idx is 0, vir_src is 190, physical reg is not allocated yet
34250000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 48
34250000: global: look up arch_reg is 12 , vir_reg is 48
34250000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34250000: global: the phys_reg is 0x56f175c, map size is 256
34250000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34250000: global: [sn:107587] has 1 ready out of 2 sources. RTI 0)
34250000: global: [sn:0] canIssue <extra arg>%
34250000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34250000: system.cpu.rename: start rename dst regs------------------------------------------------
34250000: system.cpu.rename: renameDestRegs checkpoint 0
34250000: global: get into unified rename func
34250000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34250000: global: Renamed reg IntRegClass{15} to vir reg 77 (77) old mapping was 190 (190)
34250000: system.cpu.rename: Dest Rename result[0] is 77
34250000: system.cpu.scoreboard: get into unset reg func reg id is 77
34250000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 77 phys_reg is NULL 0.
34250000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107587]. PC (0x13f04=>0x13f08).(0=>1)
34250000: global: idx is 0, renamd_virdest is 77, renamed_dest should be NULL and is 0, previous_rename is 190
34250000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34250000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34250000: system.cpu.rename: [tid:0]: Processing instruction [sn:107588] with PC (0x13f08=>0x13f0c).(0=>1).
34250000: system.cpu.rename: start rename src regs------------------------------------------------
34250000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 253
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 253
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 253
34250000: system.cpu.rename: [tid:0]:virtual Register 253 (phys: 253) is not allocated.
34250000: global: idx is 0, vir_src is 253, physical reg is not allocated yet
34250000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 48
34250000: global: look up arch_reg is 12 , vir_reg is 48
34250000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34250000: global: the phys_reg is 0x56f175c, map size is 256
34250000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34250000: global: [sn:107588] has 1 ready out of 2 sources. RTI 0)
34250000: global: [sn:0] canIssue <extra arg>%
34250000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34250000: system.cpu.rename: start rename dst regs------------------------------------------------
34250000: system.cpu.rename: renameDestRegs checkpoint 0
34250000: global: get into unified rename func
34250000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34250000: global: Renamed reg IntRegClass{14} to vir reg 206 (206) old mapping was 253 (253)
34250000: system.cpu.rename: Dest Rename result[0] is 206
34250000: system.cpu.scoreboard: get into unset reg func reg id is 206
34250000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 206 phys_reg is NULL 0.
34250000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107588]. PC (0x13f08=>0x13f0c).(0=>1)
34250000: global: idx is 0, renamd_virdest is 206, renamed_dest should be NULL and is 0, previous_rename is 253
34250000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34250000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34250000: system.cpu.rename: [tid:0]: Processing instruction [sn:107589] with PC (0x13f0c=>0x13f10).(0=>1).
34250000: system.cpu.rename: start rename src regs------------------------------------------------
34250000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 77
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 77
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 77
34250000: system.cpu.rename: [tid:0]:virtual Register 77 (phys: 77) is not allocated.
34250000: global: idx is 0, vir_src is 77, physical reg is not allocated yet
34250000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 206
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 206
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 206
34250000: system.cpu.rename: [tid:0]:virtual Register 206 (phys: 206) is not allocated.
34250000: global: idx is 1, vir_src is 206, physical reg is not allocated yet
34250000: system.cpu.rename: start rename dst regs------------------------------------------------
34250000: system.cpu.rename: renameDestRegs checkpoint 0
34250000: global: get into unified rename func
34250000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34250000: global: Renamed reg IntRegClass{15} to vir reg 241 (241) old mapping was 77 (77)
34250000: system.cpu.rename: Dest Rename result[0] is 241
34250000: system.cpu.scoreboard: get into unset reg func reg id is 241
34250000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 241 phys_reg is NULL 0.
34250000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107589]. PC (0x13f0c=>0x13f10).(0=>1)
34250000: global: idx is 0, renamd_virdest is 241, renamed_dest should be NULL and is 0, previous_rename is 77
34250000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34250000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34250000: system.cpu.rename: [tid:0]: Processing instruction [sn:107590] with PC (0x13f10=>0x13f14).(0=>1).
34250000: system.cpu.rename: start rename src regs------------------------------------------------
34250000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 241
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 241
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 241
34250000: system.cpu.rename: [tid:0]:virtual Register 241 (phys: 241) is not allocated.
34250000: global: idx is 0, vir_src is 241, physical reg is not allocated yet
34250000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34250000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34250000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34250000: system.cpu.scoreboard: getreg phys_reg is 158
34250000: global: look up arch_reg is 11 , vir_reg is 158
34250000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 44
34250000: global: the phys_reg is 0x56f1090, map size is 256
34250000: system.cpu.rename: [tid:0]: virtual Register 158 (flat: 158) is allocated.
34250000: global: [sn:107590] has 1 ready out of 2 sources. RTI 0)
34250000: global: [sn:0] canIssue <extra arg>%
34250000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34250000: system.cpu.rename: start rename dst regs------------------------------------------------
34250000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34250000: system.cpu.rename: Activity this cycle.
34250000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107572].
34250000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164960, [sn:107572].
34250000: system.cpu.rename: hb_it newPhysReg is 92 prevPhysReg is 24
34250000: system.cpu.freeList: Freeing register 24 (IntRegClass).
34250000: system.cpu.scoreboard: get into unset reg func reg id is 24
34250000: global: look up arch_reg is 15 , vir_reg is 24
34250000: global: lookup vir map for physical reg,vir_reg is 24 freelist freenum is 44
34250000: global: the phys_reg is 0x56f1258, map size is 256
34250000: system.cpu.vir_freelist: Freeing register 50 (IntRegClass).
34250000: global: simpleFreeList addPhysReg 50, cnt_ref_size is 256
34250000: system.cpu.rename: remove commited inst finish
34250000: system.cpu.iew: Issue: Processing [tid:0]
34250000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34250000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107584] [tid:0] to IQ.
34250000: system.cpu.iq: Adding instruction [sn:107584] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34250000: system.cpu.iq: iq checkpoint 0
34250000: system.cpu.iq: total_src_regs is 1
34250000: system.cpu.iq: iq checkpoint 1
34250000: system.cpu.iq: total dest regs is 1
34250000: system.cpu.iq: renamed vir reg is 146
34250000: system.cpu.iq: phys_reg is NULL
34250000: system.cpu.iq: iq checkpoint 2
34250000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107584].
34250000: system.cpu.iq: addIfReady checkpoint 0
34250000: system.cpu.iew: add to iq end
34250000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107585] [tid:0] to IQ.
34250000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34250000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:5 [sn:107585]
34250000: system.cpu.iq: Adding instruction [sn:107585] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34250000: system.cpu.iq: iq checkpoint 0
34250000: system.cpu.iq: total_src_regs is 1
34250000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 146 that is being added to the dependency chain.
34250000: system.cpu.iq: iq checkpoint 1
34250000: system.cpu.iq: total dest regs is 1
34250000: system.cpu.iq: renamed vir reg is 253
34250000: system.cpu.iq: phys_reg is NULL
34250000: system.cpu.iq: iq checkpoint 2
34250000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34250000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107585].
34250000: system.cpu.iew: add to iq end
34250000: system.cpu.iew: Execute: Executing instructions from IQ.
34250000: system.cpu.iew: Execute: Processing PC (0x13f10=>0x13f14).(0=>1), [tid:0] [sn:107576].
34250000: system.cpu.iew: iew checkpoint 0
34250000: system.cpu.iew: iew checkpoint 1 before exe
34250000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34250000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34250000: system.cpu.iew: iew checkpoint 2 after exe
34250000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34250000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34250000: system.cpu.iew: Sending instructions to commit, [sn:107578] PC (0x13efc=>0x13f00).(0=>1).
34250000: system.cpu.iq: Waking dependents of completed instruction.
34250000: system.cpu.iq: Completing mem instruction PC: (0x13efc=>0x13f00).(0=>1) [sn:107578]
34250000: system.cpu.memDep0: Completed mem instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107578].
34250000: system.cpu.iq: Waking any dependents on vir_reg is 142(flat:142) and phys register 11 (IntRegClass).
34250000: system.cpu.iq: Waking up a dependent instruction, [sn:107581] PC (0x13f08=>0x13f0c).(0=>1).
34250000: global: reWritePhysRegs rewrite vir_reg 142 to phys_reg 11
34250000: global: [sn:107581] has 2 ready out of 2 sources. RTI 0)
34250000: global: [sn:1] canIssue <extra arg>%
34250000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f08=>0x13f0c).(0=>1) opclass:1 [sn:107581].
34250000: system.cpu.iq: addIfReady checkpoint 0
34250000: system.cpu.iq: Waking up a dependent instruction, [sn:107579] PC (0x13f00=>0x13f04).(0=>1).
34250000: global: reWritePhysRegs rewrite vir_reg 142 to phys_reg 11
34250000: global: [sn:107579] has 2 ready out of 2 sources. RTI 0)
34250000: global: [sn:1] canIssue <extra arg>%
34250000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f00=>0x13f04).(0=>1) opclass:1 [sn:107579].
34250000: system.cpu.iq: addIfReady checkpoint 0
34250000: system.cpu.iew: writebackInsts checkpoint 1
34250000: system.cpu.iew: Setting virtual Destination Register 142
34250000: system.cpu.scoreboard: 1 setreg phys_reg is 142
34250000: system.cpu.scoreboard: Setting reg 142 as ready
34250000: system.cpu.iew: Sending instructions to commit, [sn:107576] PC (0x13f10=>0x13ef8).(0=>1).
34250000: system.cpu.iq: Waking dependents of completed instruction.
34250000: system.cpu.iew: writebackInsts checkpoint 1
34250000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34250000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f00=>0x13f04).(0=>1) [sn:107579]
34250000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f08=>0x13f0c).(0=>1) [sn:107581]
34250000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107584]
34250000: system.cpu.iew: Processing [tid:0]
34250000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107572]
34250000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34250000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34250000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34250000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34250000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34250000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34250000: system.cpu.iew: Activity this cycle.
34250000: system.cpu.commit: Getting instructions from Rename stage.
34250000: system.cpu.commit: Trying to commit instructions in the ROB.
34250000: system.cpu.commit: Trying to commit head instruction, [sn:107573] [tid:0]
34250000: system.cpu.commit: Committing instruction with [sn:107573] PC (0x13f04=>0x13f08).(0=>1)
34250000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f04=>0x13f08).(0=>1), [sn:107573]
34250000: system.cpu: Removing committed instruction [tid:0] PC (0x13f04=>0x13f08).(0=>1) [sn:107573]
34250000: global: RegFile: Access to int register 212, has data 0x9f9f9f9f9f9f9f9f
34250000: system.cpu.commit: Trying to commit head instruction, [sn:107574] [tid:0]
34250000: system.cpu.commit: Committing instruction with [sn:107574] PC (0x13f08=>0x13f0c).(0=>1)
34250000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f08=>0x13f0c).(0=>1), [sn:107574]
34250000: system.cpu: Removing committed instruction [tid:0] PC (0x13f08=>0x13f0c).(0=>1) [sn:107574]
34250000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34250000: system.cpu.commit: [tid:0]: Marking PC (0x13f0c=>0x13f10).(0=>1), [sn:107575] ready within ROB.
34250000: system.cpu.commit: [tid:0]: Instruction [sn:107575] PC (0x13f0c=>0x13f10).(0=>1) is head of ROB and ready to commit
34250000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34250000: system.cpu.commit: Activity This Cycle.
34250000: system.cpu: FullO3CPU tick checkpoint 0
34250000: system.cpu: FullO3CPU tick checkpoint 0.1
34250000: system.cpu: FullO3CPU tick checkpoint 0.2
34250000: system.cpu: FullO3CPU tick checkpoint 0.3
34250000: system.cpu: FullO3CPU tick checkpoint 0.4
34250000: global: ~DefaultIEWDefaultCommit()
34250000: global: DynInst: [sn:107568] Instruction destroyed. Instcount for system.cpu = 22
34250000: global: ~BaseDynInst checkpoint 0
34250000: global: get into ~InstResult
34250000: global: DefaultIEWDefaultCommit()
34250000: system.cpu: FullO3CPU tick checkpoint 0.5
34250000: system.cpu: Activity: 11
34250000: system.cpu: FullO3CPU tick checkpoint 1
34250000: system.cpu: Removing instruction, [tid:0] [sn:107573] PC (0x13f04=>0x13f08).(0=>1)
 dest reg 0x56f1a68 : 0x56f19f034250000: system.cpu: Removing instruction, [tid:0] [sn:107574] PC (0x13f08=>0x13f0c).(0=>1)
 dest reg 0x56f15a0 : 0x56f175c34250000: system.cpu: FullO3CPU tick checkpoint 2
34250000: system.cpu: Scheduling next tick!
34250500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34250500: system.cpu.fetch: Running stage.
34250500: system.cpu.fetch: There are no more threads available to fetch from.
34250500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34250500: system.cpu.decode: Processing [tid:0]
34250500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34250500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34250500: system.cpu.decode: [tid:0]: Processing instruction [sn:107591] with PC (0x13ef8=>0x13efc).(0=>1)
34250500: system.cpu.decode: [tid:0]: Processing instruction [sn:107592] with PC (0x13efc=>0x13f00).(0=>1)
34250500: system.cpu.decode: Activity this cycle.
34250500: system.cpu: Activity: 12
34250500: system.cpu.rename: Processing [tid:0]
34250500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 181, Free LQ: 31, Free SQ: 33, FreeRM 31(208 224 255 31 0)
34250500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34250500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 1
34250500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34250500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34250500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107574].
34250500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165776, [sn:107573].
34250500: system.cpu.rename: hb_it newPhysReg is 222 prevPhysReg is 92
34250500: system.cpu.freeList: Freeing register 92 (IntRegClass).
34250500: system.cpu.scoreboard: get into unset reg func reg id is 92
34250500: global: look up arch_reg is 15 , vir_reg is 92
34250500: global: lookup vir map for physical reg,vir_reg is 92 freelist freenum is 44
34250500: global: the phys_reg is 0x56f18a0, map size is 256
34250500: system.cpu.vir_freelist: Freeing register 184 (IntRegClass).
34250500: global: simpleFreeList addPhysReg 184, cnt_ref_size is 256
34250500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166544, [sn:107574].
34250500: system.cpu.rename: hb_it newPhysReg is 120 prevPhysReg is 156
34250500: system.cpu.freeList: Freeing register 156 (IntRegClass).
34250500: system.cpu.scoreboard: get into unset reg func reg id is 156
34250500: global: look up arch_reg is 14 , vir_reg is 156
34250500: global: lookup vir map for physical reg,vir_reg is 156 freelist freenum is 44
34250500: global: the phys_reg is 0x56f18a0, map size is 256
34250500: system.cpu.vir_freelist: Freeing register 184 (IntRegClass).
34250500: global: simpleFreeList addPhysReg 184, cnt_ref_size is 256
34250500: system.cpu.rename: remove commited inst finish
34250500: system.cpu.iew: Issue: Processing [tid:0]
34250500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34250500: system.cpu.iew: Execute: Executing instructions from IQ.
34250500: system.cpu.iew: Execute: Processing PC (0x13f00=>0x13f04).(0=>1), [tid:0] [sn:107579].
34250500: system.cpu.iew: iew checkpoint 0
34250500: system.cpu.iew: iew checkpoint 1 before exe
34250500: global: RegFile: Access to int register 11, has data 0x6220646c756f6873
34250500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34250500: global: the arch_reg is 15 , the vir reg is 25
34250500: global: look up arch_reg is 15 , vir_reg is 25
34250500: global: lookup vir map for physical reg,vir_reg is 25 freelist freenum is 44
34250500: global: the phys_reg is 0, map size is 256
34250500: global: get dest phys reg is 11
34250500: global: regval is 7070761831961159795
34250500: system.cpu: phys_reg is 11, val is 7070761831961159795
34250500: global: RegFile: Setting int register 11 to 0x6220646c756f6873
34250500: global: setScalarResult
34250500: global: get into ~InstResult
34250500: system.cpu.iew: iew checkpoint 2 after exe
34250500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34250500: system.cpu.iew: Execute: Executing instructions from IQ.
34250500: system.cpu.iew: Execute: Processing PC (0x13f08=>0x13f0c).(0=>1), [tid:0] [sn:107581].
34250500: system.cpu.iew: iew checkpoint 0
34250500: system.cpu.iew: iew checkpoint 1 before exe
34250500: global: RegFile: Access to int register 11, has data 0x6220646c756f6873
34250500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34250500: global: the arch_reg is 14 , the vir reg is 136
34250500: global: look up arch_reg is 14 , vir_reg is 136
34250500: global: lookup vir map for physical reg,vir_reg is 136 freelist freenum is 44
34250500: global: the phys_reg is 0, map size is 256
34250500: global: get dest phys reg is 157
34250500: global: regval is 9187201950435737471
34250500: system.cpu: phys_reg is 157, val is 9187201950435737471
34250500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34250500: global: setScalarResult
34250500: global: get into ~InstResult
34250500: system.cpu.iew: iew checkpoint 2 after exe
34250500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34250500: system.cpu.iew: Execute: Executing instructions from IQ.
34250500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107584].
34250500: system.cpu.iew: iew checkpoint 0
34250500: system.cpu.iew: iew checkpoint 1 before exe
34250500: global: RegFile: Access to int register 207, has data 0x1baa0
34250500: global: the arch_reg is 13 , the vir reg is 146
34250500: global: look up arch_reg is 13 , vir_reg is 146
34250500: global: lookup vir map for physical reg,vir_reg is 146 freelist freenum is 44
34250500: global: the phys_reg is 0, map size is 256
34250500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34250500: global: get dest phys reg is 42
34250500: global: regval is 113320
34250500: system.cpu: phys_reg is 42, val is 113320
34250500: global: RegFile: Setting int register 42 to 0x1baa8
34250500: global: setScalarResult
34250500: global: get into ~InstResult
34250500: system.cpu.iew: iew checkpoint 2 after exe
34250500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34250500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34250500: system.cpu.iew: Sending instructions to commit, [sn:107579] PC (0x13f00=>0x13f04).(0=>1).
34250500: system.cpu.iq: Waking dependents of completed instruction.
34250500: system.cpu.iq: Waking any dependents on vir_reg is 25(flat:25) and phys register 11 (IntRegClass).
34250500: system.cpu.iq: Waking up a dependent instruction, [sn:107580] PC (0x13f04=>0x13f08).(0=>1).
34250500: global: reWritePhysRegs rewrite vir_reg 25 to phys_reg 11
34250500: global: [sn:107580] has 2 ready out of 2 sources. RTI 0)
34250500: global: [sn:1] canIssue <extra arg>%
34250500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f04=>0x13f08).(0=>1) opclass:1 [sn:107580].
34250500: system.cpu.iq: addIfReady checkpoint 0
34250500: system.cpu.iew: writebackInsts checkpoint 1
34250500: system.cpu.iew: Setting virtual Destination Register 25
34250500: system.cpu.scoreboard: 1 setreg phys_reg is 25
34250500: system.cpu.scoreboard: Setting reg 25 as ready
34250500: system.cpu.iew: Sending instructions to commit, [sn:107581] PC (0x13f08=>0x13f0c).(0=>1).
34250500: system.cpu.iq: Waking dependents of completed instruction.
34250500: system.cpu.iq: Waking any dependents on vir_reg is 136(flat:136) and phys register 157 (IntRegClass).
34250500: system.cpu.iq: Waking up a dependent instruction, [sn:107582] PC (0x13f0c=>0x13f10).(0=>1).
34250500: global: reWritePhysRegs rewrite vir_reg 136 to phys_reg 157
34250500: global: [sn:107582] has 1 ready out of 2 sources. RTI 0)
34250500: global: [sn:0] canIssue <extra arg>%
34250500: system.cpu.iew: writebackInsts checkpoint 1
34250500: system.cpu.iew: Setting virtual Destination Register 136
34250500: system.cpu.scoreboard: 1 setreg phys_reg is 136
34250500: system.cpu.scoreboard: Setting reg 136 as ready
34250500: system.cpu.iew: Sending instructions to commit, [sn:107584] PC (0x13ef8=>0x13efc).(0=>1).
34250500: system.cpu.iq: Waking dependents of completed instruction.
34250500: system.cpu.iq: Waking any dependents on vir_reg is 146(flat:146) and phys register 42 (IntRegClass).
34250500: system.cpu.iq: Waking up a dependent instruction, [sn:107585] PC (0x13efc=>0x13f00).(0=>1).
34250500: global: reWritePhysRegs rewrite vir_reg 146 to phys_reg 42
34250500: global: [sn:107585] has 1 ready out of 1 sources. RTI 0)
34250500: global: [sn:1] canIssue <extra arg>%
34250500: system.cpu.iq: Checking if memory instruction can issue.
34250500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107585].
34250500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34250500: system.cpu.memDep0: Adding instruction [sn:107585] to the ready list.
34250500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107585].
34250500: system.cpu.iew: writebackInsts checkpoint 1
34250500: system.cpu.iew: Setting virtual Destination Register 146
34250500: system.cpu.scoreboard: 1 setreg phys_reg is 146
34250500: system.cpu.scoreboard: Setting reg 146 as ready
34250500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34250500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f04=>0x13f08).(0=>1) [sn:107580]
34250500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107585]
34250500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107585].
34250500: system.cpu.iew: Processing [tid:0]
34250500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107574]
34250500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34250500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34250500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34250500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34250500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34250500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34250500: system.cpu.iew: Activity this cycle.
34250500: system.cpu.commit: Getting instructions from Rename stage.
34250500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107586] [tid:0] into ROB.
34250500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34250500: system.cpu.rob: [tid:0] Now has 12 instructions.
34250500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107587] [tid:0] into ROB.
34250500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34250500: system.cpu.rob: [tid:0] Now has 13 instructions.
34250500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107588] [tid:0] into ROB.
34250500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34250500: system.cpu.rob: [tid:0] Now has 14 instructions.
34250500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107589] [tid:0] into ROB.
34250500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34250500: system.cpu.rob: [tid:0] Now has 15 instructions.
34250500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107590] [tid:0] into ROB.
34250500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34250500: system.cpu.rob: [tid:0] Now has 16 instructions.
34250500: system.cpu.commit: Trying to commit instructions in the ROB.
34250500: system.cpu.commit: Trying to commit head instruction, [sn:107575] [tid:0]
34250500: system.cpu.commit: Committing instruction with [sn:107575] PC (0x13f0c=>0x13f10).(0=>1)
34250500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f0c=>0x13f10).(0=>1), [sn:107575]
34250500: system.cpu: Removing committed instruction [tid:0] PC (0x13f0c=>0x13f10).(0=>1) [sn:107575]
34250500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34250500: system.cpu.commit: [tid:0]: Marking PC (0x13efc=>0x13f00).(0=>1), [sn:107578] ready within ROB.
34250500: system.cpu.commit: [tid:0]: Marking PC (0x13f10=>0x13ef8).(0=>1), [sn:107576] ready within ROB.
34250500: system.cpu.commit: [tid:0]: Instruction [sn:107576] PC (0x13f10=>0x13ef8).(0=>1) is head of ROB and ready to commit
34250500: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34250500: system.cpu.commit: Activity This Cycle.
34250500: system.cpu: FullO3CPU tick checkpoint 0
34250500: system.cpu: FullO3CPU tick checkpoint 0.1
34250500: system.cpu: FullO3CPU tick checkpoint 0.2
34250500: system.cpu: FullO3CPU tick checkpoint 0.3
34250500: system.cpu: FullO3CPU tick checkpoint 0.4
34250500: global: ~DefaultIEWDefaultCommit()
34250500: global: DynInst: [sn:107571] Instruction destroyed. Instcount for system.cpu = 21
34250500: global: ~BaseDynInst checkpoint 0
34250500: global: get into ~InstResult
34250500: global: DefaultIEWDefaultCommit()
34250500: system.cpu: FullO3CPU tick checkpoint 0.5
34250500: system.cpu: Activity: 11
34250500: system.cpu: FullO3CPU tick checkpoint 1
34250500: system.cpu: Removing instruction, [tid:0] [sn:107575] PC (0x13f0c=>0x13f10).(0=>1)
 dest reg 0x56f1108 : 0x56f109034250500: system.cpu: FullO3CPU tick checkpoint 2
34250500: system.cpu: Scheduling next tick!
34251000: system.cpu.icache_port: Fetch unit received timing
34251000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34251000: system.cpu: CPU already running.
34251000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34251000: system.cpu.fetch: Activating stage.
34251000: system.cpu: Activity: 12
34251000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34251000: system.cpu.fetch: Running stage.
34251000: system.cpu.fetch: Attempting to fetch from [tid:0]
34251000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34251000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34251000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34251000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34251000: global: DynInst: [sn:107593] Instruction created. Instcount for system.cpu = 22
34251000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107593].
34251000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34251000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34251000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34251000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34251000: global: DynInst: [sn:107594] Instruction created. Instcount for system.cpu = 23
34251000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107594].
34251000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34251000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34251000: global: Requesting bytes 0x00c76733 from address 0x13f08
34251000: global: Decoding instruction 0x00c76733 at address 0x13f08
34251000: global: DynInst: [sn:107595] Instruction created. Instcount for system.cpu = 24
34251000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107595].
34251000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34251000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34251000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34251000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34251000: global: DynInst: [sn:107596] Instruction created. Instcount for system.cpu = 25
34251000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107596].
34251000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34251000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34251000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34251000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34251000: global: DynInst: [sn:107597] Instruction created. Instcount for system.cpu = 26
34251000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107597].
34251000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34251000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34251000: system.cpu.fetch: [tid:0]: [sn:107597]:  Branch predicted to be taken to (0x13ef8=>0x13efc).(0=>1).
34251000: system.cpu.fetch: [tid:0]: [sn:107597] Branch predicted to go to (0x13ef8=>0x13efc).(0=>1).
34251000: system.cpu.fetch: Branch detected with PC = (0x13f10=>0x13f14).(0=>1)
34251000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34251000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13ef8=>0x13efc).(0=>1).
34251000: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13ef8
34251000: system.cpu: CPU already running.
34251000: system.cpu.fetch: Fetch: Doing instruction read.
34251000: system.cpu.fetch: [tid:0]: Doing Icache access.
34251000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34251000: system.cpu.fetch: Deactivating stage.
34251000: system.cpu: Activity: 11
34251000: system.cpu.fetch: [tid:0][sn:107593]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34251000: system.cpu.fetch: [tid:0][sn:107594]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34251000: system.cpu.fetch: [tid:0][sn:107595]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34251000: system.cpu.fetch: [tid:0][sn:107596]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34251000: system.cpu.fetch: [tid:0][sn:107597]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34251000: system.cpu.fetch: Activity this cycle.
34251000: system.cpu: Activity: 12
34251000: system.cpu.decode: Processing [tid:0]
34251000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34251000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34251000: system.cpu.rename: Processing [tid:0]
34251000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 177, Free LQ: 31, Free SQ: 33, FreeRM 31(210 224 255 31 0)
34251000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34251000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34251000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34251000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34251000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34251000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34251000: system.cpu.rename: [tid:0]: Processing instruction [sn:107591] with PC (0x13ef8=>0x13efc).(0=>1).
34251000: system.cpu.rename: start rename src regs------------------------------------------------
34251000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 146
34251000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 146
34251000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34251000: system.cpu.scoreboard: getreg phys_reg is 146
34251000: global: look up arch_reg is 13 , vir_reg is 146
34251000: global: lookup vir map for physical reg,vir_reg is 146 freelist freenum is 43
34251000: global: the phys_reg is 0x56f11f8, map size is 256
34251000: system.cpu.rename: [tid:0]: virtual Register 146 (flat: 146) is allocated.
34251000: global: [sn:107591] has 1 ready out of 1 sources. RTI 0)
34251000: global: [sn:1] canIssue <extra arg>%
34251000: global: idx is 0 , vir_renamed_src is 146, phys_renamed_src is 42
34251000: system.cpu.rename: start rename dst regs------------------------------------------------
34251000: system.cpu.rename: renameDestRegs checkpoint 0
34251000: global: get into unified rename func
34251000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34251000: global: Renamed reg IntRegClass{13} to vir reg 128 (128) old mapping was 146 (146)
34251000: system.cpu.rename: Dest Rename result[0] is 128
34251000: system.cpu.scoreboard: get into unset reg func reg id is 128
34251000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 128 phys_reg is NULL 0.
34251000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107591]. PC (0x13ef8=>0x13efc).(0=>1)
34251000: global: idx is 0, renamd_virdest is 128, renamed_dest should be NULL and is 0, previous_rename is 146
34251000: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34251000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34251000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34251000: system.cpu.rename: [tid:0]: Processing instruction [sn:107592] with PC (0x13efc=>0x13f00).(0=>1).
34251000: system.cpu.rename: start rename src regs------------------------------------------------
34251000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 128
34251000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 128
34251000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34251000: system.cpu.scoreboard: getreg phys_reg is 128
34251000: system.cpu.rename: [tid:0]:virtual Register 128 (phys: 128) is not allocated.
34251000: global: idx is 0, vir_src is 128, physical reg is not allocated yet
34251000: system.cpu.rename: start rename dst regs------------------------------------------------
34251000: system.cpu.rename: renameDestRegs checkpoint 0
34251000: global: get into unified rename func
34251000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34251000: global: Renamed reg IntRegClass{14} to vir reg 155 (155) old mapping was 206 (206)
34251000: system.cpu.rename: Dest Rename result[0] is 155
34251000: system.cpu.scoreboard: get into unset reg func reg id is 155
34251000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 155 phys_reg is NULL 0.
34251000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107592]. PC (0x13efc=>0x13f00).(0=>1)
34251000: global: idx is 0, renamd_virdest is 155, renamed_dest should be NULL and is 0, previous_rename is 206
34251000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34251000: system.cpu.rename: Activity this cycle.
34251000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107575].
34251000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167336, [sn:107575].
34251000: system.cpu.rename: hb_it newPhysReg is 22 prevPhysReg is 222
34251000: system.cpu.freeList: Freeing register 222 (IntRegClass).
34251000: system.cpu.scoreboard: get into unset reg func reg id is 222
34251000: global: look up arch_reg is 15 , vir_reg is 222
34251000: global: lookup vir map for physical reg,vir_reg is 222 freelist freenum is 43
34251000: global: the phys_reg is 0x56f19f0, map size is 256
34251000: system.cpu.vir_freelist: Freeing register 212 (IntRegClass).
34251000: global: simpleFreeList addPhysReg 212, cnt_ref_size is 256
34251000: system.cpu.rename: remove commited inst finish
34251000: system.cpu.iew: Issue: Processing [tid:0]
34251000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34251000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107586] [tid:0] to IQ.
34251000: system.cpu.iq: Adding instruction [sn:107586] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34251000: system.cpu.iq: iq checkpoint 0
34251000: system.cpu.iq: total_src_regs is 2
34251000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 253 that is being added to the dependency chain.
34251000: system.cpu.iq: iq checkpoint 1
34251000: system.cpu.iq: total dest regs is 1
34251000: system.cpu.iq: renamed vir reg is 190
34251000: system.cpu.iq: phys_reg is NULL
34251000: system.cpu.iq: iq checkpoint 2
34251000: system.cpu.iew: add to iq end
34251000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107587] [tid:0] to IQ.
34251000: system.cpu.iq: Adding instruction [sn:107587] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34251000: system.cpu.iq: iq checkpoint 0
34251000: system.cpu.iq: total_src_regs is 2
34251000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 190 that is being added to the dependency chain.
34251000: system.cpu.iq: iq checkpoint 1
34251000: system.cpu.iq: total dest regs is 1
34251000: system.cpu.iq: renamed vir reg is 77
34251000: system.cpu.iq: phys_reg is NULL
34251000: system.cpu.iq: iq checkpoint 2
34251000: system.cpu.iew: add to iq end
34251000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107588] [tid:0] to IQ.
34251000: system.cpu.iq: Adding instruction [sn:107588] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34251000: system.cpu.iq: iq checkpoint 0
34251000: system.cpu.iq: total_src_regs is 2
34251000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 253 that is being added to the dependency chain.
34251000: system.cpu.iq: iq checkpoint 1
34251000: system.cpu.iq: total dest regs is 1
34251000: system.cpu.iq: renamed vir reg is 206
34251000: system.cpu.iq: phys_reg is NULL
34251000: system.cpu.iq: iq checkpoint 2
34251000: system.cpu.iew: add to iq end
34251000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107589] [tid:0] to IQ.
34251000: system.cpu.iq: Adding instruction [sn:107589] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34251000: system.cpu.iq: iq checkpoint 0
34251000: system.cpu.iq: total_src_regs is 2
34251000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 77 that is being added to the dependency chain.
34251000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 206 that is being added to the dependency chain.
34251000: system.cpu.iq: iq checkpoint 1
34251000: system.cpu.iq: total dest regs is 1
34251000: system.cpu.iq: renamed vir reg is 241
34251000: system.cpu.iq: phys_reg is NULL
34251000: system.cpu.iq: iq checkpoint 2
34251000: system.cpu.iew: add to iq end
34251000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107590] [tid:0] to IQ.
34251000: system.cpu.iq: Adding instruction [sn:107590] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34251000: system.cpu.iq: iq checkpoint 0
34251000: system.cpu.iq: total_src_regs is 2
34251000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 241 that is being added to the dependency chain.
34251000: system.cpu.iq: iq checkpoint 1
34251000: system.cpu.iq: total dest regs is 0
34251000: system.cpu.iq: iq checkpoint 2
34251000: system.cpu.iew: add to iq end
34251000: system.cpu.iew: Execute: Executing instructions from IQ.
34251000: system.cpu.iew: Execute: Processing PC (0x13f04=>0x13f08).(0=>1), [tid:0] [sn:107580].
34251000: system.cpu.iew: iew checkpoint 0
34251000: system.cpu.iew: iew checkpoint 1 before exe
34251000: global: RegFile: Access to int register 11, has data 0x6220646c756f6873
34251000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34251000: global: the arch_reg is 15 , the vir reg is 192
34251000: global: look up arch_reg is 15 , vir_reg is 192
34251000: global: lookup vir map for physical reg,vir_reg is 192 freelist freenum is 44
34251000: global: the phys_reg is 0, map size is 256
34251000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34251000: global: get dest phys reg is 64
34251000: global: regval is 16257963782396897266
34251000: system.cpu: phys_reg is 64, val is 16257963782396897266
34251000: global: RegFile: Setting int register 64 to 0xe19fe3ebf4eee7f2
34251000: global: setScalarResult
34251000: global: get into ~InstResult
34251000: system.cpu.iew: iew checkpoint 2 after exe
34251000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34251000: system.cpu.iew: Execute: Executing instructions from IQ.
34251000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107585].
34251000: system.cpu.iew: iew checkpoint 0
34251000: system.cpu.iew: Execute: Calculating address for memory reference.
34251000: system.cpu.iew: iew is load checkpoint 1
34251000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107585]
34251000: global: RegFile: Access to int register 42, has data 0x1baa8
34251000: system.cpu.iew.lsq.thread0: Read called, load idx: 5, store idx: 2, storeHead: 1 addr: 0xbaa0
34251000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107585] PC (0x13efc=>0x13f00).(0=>1)
34251000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34251000: system.cpu.iew: Sending instructions to commit, [sn:107580] PC (0x13f04=>0x13f08).(0=>1).
34251000: system.cpu.iq: Waking dependents of completed instruction.
34251000: system.cpu.iq: Waking any dependents on vir_reg is 192(flat:192) and phys register 64 (IntRegClass).
34251000: system.cpu.iq: Waking up a dependent instruction, [sn:107582] PC (0x13f0c=>0x13f10).(0=>1).
34251000: global: reWritePhysRegs rewrite vir_reg 192 to phys_reg 64
34251000: global: [sn:107582] has 2 ready out of 2 sources. RTI 0)
34251000: global: [sn:1] canIssue <extra arg>%
34251000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f0c=>0x13f10).(0=>1) opclass:1 [sn:107582].
34251000: system.cpu.iq: addIfReady checkpoint 0
34251000: system.cpu.iew: writebackInsts checkpoint 1
34251000: system.cpu.iew: Setting virtual Destination Register 192
34251000: system.cpu.scoreboard: 1 setreg phys_reg is 192
34251000: system.cpu.scoreboard: Setting reg 192 as ready
34251000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34251000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f0c=>0x13f10).(0=>1) [sn:107582]
34251000: system.cpu.iew: Processing [tid:0]
34251000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107575]
34251000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34251000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34251000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34251000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34251000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34251000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34251000: system.cpu.iew: Activity this cycle.
34251000: system.cpu.commit: Getting instructions from Rename stage.
34251000: system.cpu.commit: Trying to commit instructions in the ROB.
34251000: system.cpu.commit: Trying to commit head instruction, [sn:107576] [tid:0]
34251000: system.cpu.commit: Committing instruction with [sn:107576] PC (0x13f10=>0x13ef8).(0=>1)
34251000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f10=>0x13ef8).(0=>1), [sn:107576]
34251000: system.cpu: Removing committed instruction [tid:0] PC (0x13f10=>0x13ef8).(0=>1) [sn:107576]
34251000: system.cpu.commit: Trying to commit head instruction, [sn:107577] [tid:0]
34251000: system.cpu.commit: Committing instruction with [sn:107577] PC (0x13ef8=>0x13efc).(0=>1)
34251000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107577]
34251000: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107577]
34251000: global: RegFile: Access to int register 207, has data 0x1baa0
34251000: system.cpu.commit: Trying to commit head instruction, [sn:107578] [tid:0]
34251000: system.cpu.commit: Committing instruction with [sn:107578] PC (0x13efc=>0x13f00).(0=>1)
34251000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13efc=>0x13f00).(0=>1), [sn:107578]
34251000: system.cpu: Removing committed instruction [tid:0] PC (0x13efc=>0x13f00).(0=>1) [sn:107578]
34251000: global: RegFile: Access to int register 11, has data 0x6220646c756f6873
34251000: system.cpu.commit: [tid:0]: Marking PC (0x13f00=>0x13f04).(0=>1), [sn:107579] ready within ROB.
34251000: system.cpu.commit: [tid:0]: Marking PC (0x13f08=>0x13f0c).(0=>1), [sn:107581] ready within ROB.
34251000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107584] ready within ROB.
34251000: system.cpu.commit: [tid:0]: Instruction [sn:107579] PC (0x13f00=>0x13f04).(0=>1) is head of ROB and ready to commit
34251000: system.cpu.commit: [tid:0]: ROB has 12 insts & 180 free entries.
34251000: system.cpu.commit: Activity This Cycle.
34251000: system.cpu: FullO3CPU tick checkpoint 0
34251000: system.cpu: FullO3CPU tick checkpoint 0.1
34251000: system.cpu: FullO3CPU tick checkpoint 0.2
34251000: system.cpu: FullO3CPU tick checkpoint 0.3
34251000: system.cpu: FullO3CPU tick checkpoint 0.4
34251000: global: ~DefaultIEWDefaultCommit()
34251000: global: DynInst: [sn:107574] Instruction destroyed. Instcount for system.cpu = 25
34251000: global: ~BaseDynInst checkpoint 0
34251000: global: get into ~InstResult
34251000: global: DynInst: [sn:107572] Instruction destroyed. Instcount for system.cpu = 24
34251000: global: ~BaseDynInst checkpoint 0
34251000: global: get into ~InstResult
34251000: global: DefaultIEWDefaultCommit()
34251000: system.cpu: FullO3CPU tick checkpoint 0.5
34251000: system.cpu: Activity: 11
34251000: system.cpu: FullO3CPU tick checkpoint 1
34251000: system.cpu: Removing instruction, [tid:0] [sn:107576] PC (0x13f10=>0x13ef8).(0=>1)
 dest reg 0x56f1a5c : 034251000: system.cpu: Removing instruction, [tid:0] [sn:107577] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f1558 : 0x56f19b434251000: system.cpu: Removing instruction, [tid:0] [sn:107578] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f16a8 : 0x56f108434251000: system.cpu: FullO3CPU tick checkpoint 2
34251000: system.cpu: Scheduling next tick!
34251500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34251500: system.cpu.fetch: Running stage.
34251500: system.cpu.fetch: There are no more threads available to fetch from.
34251500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34251500: system.cpu.decode: Processing [tid:0]
34251500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34251500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34251500: system.cpu.decode: [tid:0]: Processing instruction [sn:107593] with PC (0x13f00=>0x13f04).(0=>1)
34251500: system.cpu.decode: [tid:0]: Processing instruction [sn:107594] with PC (0x13f04=>0x13f08).(0=>1)
34251500: system.cpu.decode: [tid:0]: Processing instruction [sn:107595] with PC (0x13f08=>0x13f0c).(0=>1)
34251500: system.cpu.decode: [tid:0]: Processing instruction [sn:107596] with PC (0x13f0c=>0x13f10).(0=>1)
34251500: system.cpu.decode: [tid:0]: Processing instruction [sn:107597] with PC (0x13f10=>0x13f14).(0=>1)
34251500: system.cpu.decode: Activity this cycle.
34251500: system.cpu: Activity: 12
34251500: system.cpu.rename: Processing [tid:0]
34251500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 180, Free LQ: 31, Free SQ: 33, FreeRM 31(209 224 255 31 0)
34251500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34251500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34251500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34251500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34251500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=14), until [sn:107578].
34251500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164924, [sn:107577].
34251500: system.cpu.rename: hb_it newPhysReg is 114 prevPhysReg is 21
34251500: system.cpu.freeList: Freeing register 21 (IntRegClass).
34251500: system.cpu.scoreboard: get into unset reg func reg id is 21
34251500: global: look up arch_reg is 13 , vir_reg is 21
34251500: global: lookup vir map for physical reg,vir_reg is 21 freelist freenum is 43
34251500: global: the phys_reg is 0x56f13e4, map size is 256
34251500: system.cpu.vir_freelist: Freeing register 83 (IntRegClass).
34251500: global: simpleFreeList addPhysReg 83, cnt_ref_size is 256
34251500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166112, [sn:107578].
34251500: system.cpu.rename: hb_it newPhysReg is 142 prevPhysReg is 120
34251500: system.cpu.freeList: Freeing register 120 (IntRegClass).
34251500: system.cpu.scoreboard: get into unset reg func reg id is 120
34251500: global: look up arch_reg is 14 , vir_reg is 120
34251500: global: lookup vir map for physical reg,vir_reg is 120 freelist freenum is 44
34251500: global: the phys_reg is 0x56f175c, map size is 256
34251500: system.cpu.vir_freelist: Freeing register 157 (IntRegClass).
34251500: global: simpleFreeList addPhysReg 157, cnt_ref_size is 256
34251500: system.cpu.rename: remove commited inst finish
34251500: system.cpu.iew: Issue: Processing [tid:0]
34251500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34251500: system.cpu.iew: Execute: Executing instructions from IQ.
34251500: system.cpu.iew: Execute: Processing PC (0x13f0c=>0x13f10).(0=>1), [tid:0] [sn:107582].
34251500: system.cpu.iew: iew checkpoint 0
34251500: system.cpu.iew: iew checkpoint 1 before exe
34251500: global: RegFile: Access to int register 64, has data 0xe19fe3ebf4eee7f2
34251500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34251500: global: the arch_reg is 15 , the vir reg is 71
34251500: global: look up arch_reg is 15 , vir_reg is 71
34251500: global: lookup vir map for physical reg,vir_reg is 71 freelist freenum is 44
34251500: global: the phys_reg is 0, map size is 256
34251500: global: get dest phys reg is 12
34251500: global: regval is 18446744073709551615
34251500: system.cpu: phys_reg is 12, val is 18446744073709551615
34251500: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34251500: global: setScalarResult
34251500: global: get into ~InstResult
34251500: system.cpu.iew: iew checkpoint 2 after exe
34251500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34251500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34251500: system.cpu.iew: Sending instructions to commit, [sn:107582] PC (0x13f0c=>0x13f10).(0=>1).
34251500: system.cpu.iq: Waking dependents of completed instruction.
34251500: system.cpu.iq: Waking any dependents on vir_reg is 71(flat:71) and phys register 12 (IntRegClass).
34251500: system.cpu.iq: Waking up a dependent instruction, [sn:107583] PC (0x13f10=>0x13f14).(0=>1).
34251500: global: reWritePhysRegs rewrite vir_reg 71 to phys_reg 12
34251500: global: [sn:107583] has 2 ready out of 2 sources. RTI 0)
34251500: global: [sn:1] canIssue <extra arg>%
34251500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f10=>0x13f14).(0=>1) opclass:1 [sn:107583].
34251500: system.cpu.iq: addIfReady checkpoint 0
34251500: system.cpu.iew: writebackInsts checkpoint 1
34251500: system.cpu.iew: Setting virtual Destination Register 71
34251500: system.cpu.scoreboard: 1 setreg phys_reg is 71
34251500: system.cpu.scoreboard: Setting reg 71 as ready
34251500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34251500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f10=>0x13f14).(0=>1) [sn:107583]
34251500: system.cpu.iew: Processing [tid:0]
34251500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13efc=>0x13f00).(0=>1)
34251500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107578]
34251500: global: DynInst: [sn:107577] Instruction destroyed. Instcount for system.cpu = 23
34251500: global: ~BaseDynInst checkpoint 0
34251500: global: get into ~InstResult
34251500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34251500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34251500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34251500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34251500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34251500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34251500: system.cpu.iew: Activity this cycle.
34251500: system.cpu.commit: Getting instructions from Rename stage.
34251500: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107591] [tid:0] into ROB.
34251500: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34251500: system.cpu.rob: [tid:0] Now has 13 instructions.
34251500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107592] [tid:0] into ROB.
34251500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34251500: system.cpu.rob: [tid:0] Now has 14 instructions.
34251500: system.cpu.commit: Trying to commit instructions in the ROB.
34251500: system.cpu.commit: Trying to commit head instruction, [sn:107579] [tid:0]
34251500: system.cpu.commit: Committing instruction with [sn:107579] PC (0x13f00=>0x13f04).(0=>1)
34251500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f00=>0x13f04).(0=>1), [sn:107579]
34251500: system.cpu: Removing committed instruction [tid:0] PC (0x13f00=>0x13f04).(0=>1) [sn:107579]
34251500: global: RegFile: Access to int register 11, has data 0x6220646c756f6873
34251500: system.cpu.commit: [tid:0]: Marking PC (0x13f04=>0x13f08).(0=>1), [sn:107580] ready within ROB.
34251500: system.cpu.commit: [tid:0]: Instruction [sn:107580] PC (0x13f04=>0x13f08).(0=>1) is head of ROB and ready to commit
34251500: system.cpu.commit: [tid:0]: ROB has 13 insts & 179 free entries.
34251500: system.cpu.commit: Activity This Cycle.
34251500: system.cpu: FullO3CPU tick checkpoint 0
34251500: system.cpu: FullO3CPU tick checkpoint 0.1
34251500: system.cpu: FullO3CPU tick checkpoint 0.2
34251500: system.cpu: FullO3CPU tick checkpoint 0.3
34251500: system.cpu: FullO3CPU tick checkpoint 0.4
34251500: global: ~DefaultIEWDefaultCommit()
34251500: global: DynInst: [sn:107573] Instruction destroyed. Instcount for system.cpu = 22
34251500: global: ~BaseDynInst checkpoint 0
34251500: global: get into ~InstResult
34251500: global: DefaultIEWDefaultCommit()
34251500: system.cpu: FullO3CPU tick checkpoint 0.5
34251500: system.cpu: Activity: 11
34251500: system.cpu: FullO3CPU tick checkpoint 1
34251500: system.cpu: Removing instruction, [tid:0] [sn:107579] PC (0x13f00=>0x13f04).(0=>1)
 dest reg 0x56f112c : 0x56f108434251500: system.cpu: FullO3CPU tick checkpoint 2
34251500: system.cpu: Scheduling next tick!
34252000: system.cpu: CPU already running.
34252000: global: the arch_reg is 14 , the vir reg is 253
34252000: global: look up arch_reg is 14 , vir_reg is 253
34252000: global: lookup vir map for physical reg,vir_reg is 253 freelist freenum is 44
34252000: global: the phys_reg is 0, map size is 256
34252000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34252000: global: get dest phys reg is 104
34252000: global: regval is 5929063814201883237
34252000: system.cpu: phys_reg is 104, val is 5929063814201883237
34252000: global: RegFile: Setting int register 104 to 0x5248442020203a65
34252000: global: setScalarResult
34252000: global: get into ~InstResult
34252000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34252000: system.cpu.iew: Activity this cycle.
34252000: system.cpu: Activity: 12
34252000: system.cpu.icache_port: Fetch unit received timing
34252000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34252000: system.cpu: CPU already running.
34252000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34252000: system.cpu.fetch: Activating stage.
34252000: system.cpu: Activity: 13
34252000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34252000: system.cpu.fetch: Running stage.
34252000: system.cpu.fetch: Attempting to fetch from [tid:0]
34252000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34252000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34252000: global: Requesting bytes 0x00868693 from address 0x13ef8
34252000: global: Decoding instruction 0x00868693 at address 0x13ef8
34252000: global: DynInst: [sn:107598] Instruction created. Instcount for system.cpu = 23
34252000: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107598].
34252000: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34252000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34252000: global: Requesting bytes 0xff86b703 from address 0x13efc
34252000: global: Decoding instruction 0xff86b703 at address 0x13efc
34252000: global: DynInst: [sn:107599] Instruction created. Instcount for system.cpu = 24
34252000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107599].
34252000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34252000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34252000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34252000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34252000: system.cpu: CPU already running.
34252000: system.cpu.fetch: Fetch: Doing instruction read.
34252000: system.cpu.fetch: [tid:0]: Doing Icache access.
34252000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34252000: system.cpu.fetch: Deactivating stage.
34252000: system.cpu: Activity: 12
34252000: system.cpu.fetch: [tid:0][sn:107598]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34252000: system.cpu.fetch: [tid:0][sn:107599]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34252000: system.cpu.fetch: Activity this cycle.
34252000: system.cpu.decode: Processing [tid:0]
34252000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34252000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34252000: system.cpu.rename: Processing [tid:0]
34252000: system.cpu.rename: [tid:0]: Free IQ: 58, Free ROB: 179, Free LQ: 32, Free SQ: 33, FreeRM 31(211 224 255 31 0)
34252000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34252000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34252000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34252000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34252000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34252000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34252000: system.cpu.rename: [tid:0]: Processing instruction [sn:107593] with PC (0x13f00=>0x13f04).(0=>1).
34252000: system.cpu.rename: start rename src regs------------------------------------------------
34252000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 155
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 155
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 155
34252000: system.cpu.rename: [tid:0]:virtual Register 155 (phys: 155) is not allocated.
34252000: global: idx is 0, vir_src is 155, physical reg is not allocated yet
34252000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 48
34252000: global: look up arch_reg is 12 , vir_reg is 48
34252000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 43
34252000: global: the phys_reg is 0x56f175c, map size is 256
34252000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34252000: global: [sn:107593] has 1 ready out of 2 sources. RTI 0)
34252000: global: [sn:0] canIssue <extra arg>%
34252000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34252000: system.cpu.rename: start rename dst regs------------------------------------------------
34252000: system.cpu.rename: renameDestRegs checkpoint 0
34252000: global: get into unified rename func
34252000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34252000: global: Renamed reg IntRegClass{15} to vir reg 189 (189) old mapping was 241 (241)
34252000: system.cpu.rename: Dest Rename result[0] is 189
34252000: system.cpu.scoreboard: get into unset reg func reg id is 189
34252000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 189 phys_reg is NULL 0.
34252000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107593]. PC (0x13f00=>0x13f04).(0=>1)
34252000: global: idx is 0, renamd_virdest is 189, renamed_dest should be NULL and is 0, previous_rename is 241
34252000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34252000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34252000: system.cpu.rename: [tid:0]: Processing instruction [sn:107594] with PC (0x13f04=>0x13f08).(0=>1).
34252000: system.cpu.rename: start rename src regs------------------------------------------------
34252000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 189
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 189
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 189
34252000: system.cpu.rename: [tid:0]:virtual Register 189 (phys: 189) is not allocated.
34252000: global: idx is 0, vir_src is 189, physical reg is not allocated yet
34252000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 48
34252000: global: look up arch_reg is 12 , vir_reg is 48
34252000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 43
34252000: global: the phys_reg is 0x56f175c, map size is 256
34252000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34252000: global: [sn:107594] has 1 ready out of 2 sources. RTI 0)
34252000: global: [sn:0] canIssue <extra arg>%
34252000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34252000: system.cpu.rename: start rename dst regs------------------------------------------------
34252000: system.cpu.rename: renameDestRegs checkpoint 0
34252000: global: get into unified rename func
34252000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34252000: global: Renamed reg IntRegClass{15} to vir reg 97 (97) old mapping was 189 (189)
34252000: system.cpu.rename: Dest Rename result[0] is 97
34252000: system.cpu.scoreboard: get into unset reg func reg id is 97
34252000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 97 phys_reg is NULL 0.
34252000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107594]. PC (0x13f04=>0x13f08).(0=>1)
34252000: global: idx is 0, renamd_virdest is 97, renamed_dest should be NULL and is 0, previous_rename is 189
34252000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34252000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34252000: system.cpu.rename: [tid:0]: Processing instruction [sn:107595] with PC (0x13f08=>0x13f0c).(0=>1).
34252000: system.cpu.rename: start rename src regs------------------------------------------------
34252000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 155
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 155
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 155
34252000: system.cpu.rename: [tid:0]:virtual Register 155 (phys: 155) is not allocated.
34252000: global: idx is 0, vir_src is 155, physical reg is not allocated yet
34252000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 48
34252000: global: look up arch_reg is 12 , vir_reg is 48
34252000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 43
34252000: global: the phys_reg is 0x56f175c, map size is 256
34252000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34252000: global: [sn:107595] has 1 ready out of 2 sources. RTI 0)
34252000: global: [sn:0] canIssue <extra arg>%
34252000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34252000: system.cpu.rename: start rename dst regs------------------------------------------------
34252000: system.cpu.rename: renameDestRegs checkpoint 0
34252000: global: get into unified rename func
34252000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34252000: global: Renamed reg IntRegClass{14} to vir reg 202 (202) old mapping was 155 (155)
34252000: system.cpu.rename: Dest Rename result[0] is 202
34252000: system.cpu.scoreboard: get into unset reg func reg id is 202
34252000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 202 phys_reg is NULL 0.
34252000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107595]. PC (0x13f08=>0x13f0c).(0=>1)
34252000: global: idx is 0, renamd_virdest is 202, renamed_dest should be NULL and is 0, previous_rename is 155
34252000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34252000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34252000: system.cpu.rename: [tid:0]: Processing instruction [sn:107596] with PC (0x13f0c=>0x13f10).(0=>1).
34252000: system.cpu.rename: start rename src regs------------------------------------------------
34252000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 97
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 97
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 97
34252000: system.cpu.rename: [tid:0]:virtual Register 97 (phys: 97) is not allocated.
34252000: global: idx is 0, vir_src is 97, physical reg is not allocated yet
34252000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 202
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 202
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 202
34252000: system.cpu.rename: [tid:0]:virtual Register 202 (phys: 202) is not allocated.
34252000: global: idx is 1, vir_src is 202, physical reg is not allocated yet
34252000: system.cpu.rename: start rename dst regs------------------------------------------------
34252000: system.cpu.rename: renameDestRegs checkpoint 0
34252000: global: get into unified rename func
34252000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34252000: global: Renamed reg IntRegClass{15} to vir reg 149 (149) old mapping was 97 (97)
34252000: system.cpu.rename: Dest Rename result[0] is 149
34252000: system.cpu.scoreboard: get into unset reg func reg id is 149
34252000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 149 phys_reg is NULL 0.
34252000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107596]. PC (0x13f0c=>0x13f10).(0=>1)
34252000: global: idx is 0, renamd_virdest is 149, renamed_dest should be NULL and is 0, previous_rename is 97
34252000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34252000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34252000: system.cpu.rename: [tid:0]: Processing instruction [sn:107597] with PC (0x13f10=>0x13f14).(0=>1).
34252000: system.cpu.rename: start rename src regs------------------------------------------------
34252000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 149
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 149
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 149
34252000: system.cpu.rename: [tid:0]:virtual Register 149 (phys: 149) is not allocated.
34252000: global: idx is 0, vir_src is 149, physical reg is not allocated yet
34252000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34252000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34252000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34252000: system.cpu.scoreboard: getreg phys_reg is 158
34252000: global: look up arch_reg is 11 , vir_reg is 158
34252000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 43
34252000: global: the phys_reg is 0x56f1090, map size is 256
34252000: system.cpu.rename: [tid:0]: virtual Register 158 (flat: 158) is allocated.
34252000: global: [sn:107597] has 1 ready out of 2 sources. RTI 0)
34252000: global: [sn:0] canIssue <extra arg>%
34252000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34252000: system.cpu.rename: start rename dst regs------------------------------------------------
34252000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34252000: system.cpu.rename: Activity this cycle.
34252000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107579].
34252000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164936, [sn:107579].
34252000: system.cpu.rename: hb_it newPhysReg is 25 prevPhysReg is 22
34252000: system.cpu.freeList: Freeing register 22 (IntRegClass).
34252000: system.cpu.scoreboard: get into unset reg func reg id is 22
34252000: global: look up arch_reg is 15 , vir_reg is 22
34252000: global: lookup vir map for physical reg,vir_reg is 22 freelist freenum is 43
34252000: global: the phys_reg is 0x56f1090, map size is 256
34252000: system.cpu.vir_freelist: Freeing register 12 (IntRegClass).
34252000: global: simpleFreeList addPhysReg 12, cnt_ref_size is 256
34252000: system.cpu.rename: remove commited inst finish
34252000: system.cpu.iew: Issue: Processing [tid:0]
34252000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34252000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107591] [tid:0] to IQ.
34252000: system.cpu.iq: Adding instruction [sn:107591] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34252000: system.cpu.iq: iq checkpoint 0
34252000: system.cpu.iq: total_src_regs is 1
34252000: system.cpu.iq: iq checkpoint 1
34252000: system.cpu.iq: total dest regs is 1
34252000: system.cpu.iq: renamed vir reg is 128
34252000: system.cpu.iq: phys_reg is NULL
34252000: system.cpu.iq: iq checkpoint 2
34252000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107591].
34252000: system.cpu.iq: addIfReady checkpoint 0
34252000: system.cpu.iew: add to iq end
34252000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107592] [tid:0] to IQ.
34252000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34252000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:6 [sn:107592]
34252000: system.cpu.iq: Adding instruction [sn:107592] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34252000: system.cpu.iq: iq checkpoint 0
34252000: system.cpu.iq: total_src_regs is 1
34252000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 128 that is being added to the dependency chain.
34252000: system.cpu.iq: iq checkpoint 1
34252000: system.cpu.iq: total dest regs is 1
34252000: system.cpu.iq: renamed vir reg is 155
34252000: system.cpu.iq: phys_reg is NULL
34252000: system.cpu.iq: iq checkpoint 2
34252000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34252000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107592].
34252000: system.cpu.iew: add to iq end
34252000: system.cpu.iew: Execute: Executing instructions from IQ.
34252000: system.cpu.iew: Execute: Processing PC (0x13f10=>0x13f14).(0=>1), [tid:0] [sn:107583].
34252000: system.cpu.iew: iew checkpoint 0
34252000: system.cpu.iew: iew checkpoint 1 before exe
34252000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34252000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34252000: system.cpu.iew: iew checkpoint 2 after exe
34252000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34252000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34252000: system.cpu.iew: Sending instructions to commit, [sn:107585] PC (0x13efc=>0x13f00).(0=>1).
34252000: system.cpu.iq: Waking dependents of completed instruction.
34252000: system.cpu.iq: Completing mem instruction PC: (0x13efc=>0x13f00).(0=>1) [sn:107585]
34252000: system.cpu.memDep0: Completed mem instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107585].
34252000: system.cpu.iq: Waking any dependents on vir_reg is 253(flat:253) and phys register 104 (IntRegClass).
34252000: system.cpu.iq: Waking up a dependent instruction, [sn:107588] PC (0x13f08=>0x13f0c).(0=>1).
34252000: global: reWritePhysRegs rewrite vir_reg 253 to phys_reg 104
34252000: global: [sn:107588] has 2 ready out of 2 sources. RTI 0)
34252000: global: [sn:1] canIssue <extra arg>%
34252000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f08=>0x13f0c).(0=>1) opclass:1 [sn:107588].
34252000: system.cpu.iq: addIfReady checkpoint 0
34252000: system.cpu.iq: Waking up a dependent instruction, [sn:107586] PC (0x13f00=>0x13f04).(0=>1).
34252000: global: reWritePhysRegs rewrite vir_reg 253 to phys_reg 104
34252000: global: [sn:107586] has 2 ready out of 2 sources. RTI 0)
34252000: global: [sn:1] canIssue <extra arg>%
34252000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f00=>0x13f04).(0=>1) opclass:1 [sn:107586].
34252000: system.cpu.iq: addIfReady checkpoint 0
34252000: system.cpu.iew: writebackInsts checkpoint 1
34252000: system.cpu.iew: Setting virtual Destination Register 253
34252000: system.cpu.scoreboard: 1 setreg phys_reg is 253
34252000: system.cpu.scoreboard: Setting reg 253 as ready
34252000: system.cpu.iew: Sending instructions to commit, [sn:107583] PC (0x13f10=>0x13ef8).(0=>1).
34252000: system.cpu.iq: Waking dependents of completed instruction.
34252000: system.cpu.iew: writebackInsts checkpoint 1
34252000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34252000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f00=>0x13f04).(0=>1) [sn:107586]
34252000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f08=>0x13f0c).(0=>1) [sn:107588]
34252000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107591]
34252000: system.cpu.iew: Processing [tid:0]
34252000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107579]
34252000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34252000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34252000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34252000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34252000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34252000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34252000: system.cpu.iew: Activity this cycle.
34252000: system.cpu.commit: Getting instructions from Rename stage.
34252000: system.cpu.commit: Trying to commit instructions in the ROB.
34252000: system.cpu.commit: Trying to commit head instruction, [sn:107580] [tid:0]
34252000: system.cpu.commit: Committing instruction with [sn:107580] PC (0x13f04=>0x13f08).(0=>1)
34252000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f04=>0x13f08).(0=>1), [sn:107580]
34252000: system.cpu: Removing committed instruction [tid:0] PC (0x13f04=>0x13f08).(0=>1) [sn:107580]
34252000: global: RegFile: Access to int register 64, has data 0xe19fe3ebf4eee7f2
34252000: system.cpu.commit: Trying to commit head instruction, [sn:107581] [tid:0]
34252000: system.cpu.commit: Committing instruction with [sn:107581] PC (0x13f08=>0x13f0c).(0=>1)
34252000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f08=>0x13f0c).(0=>1), [sn:107581]
34252000: system.cpu: Removing committed instruction [tid:0] PC (0x13f08=>0x13f0c).(0=>1) [sn:107581]
34252000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34252000: system.cpu.commit: [tid:0]: Marking PC (0x13f0c=>0x13f10).(0=>1), [sn:107582] ready within ROB.
34252000: system.cpu.commit: [tid:0]: Instruction [sn:107582] PC (0x13f0c=>0x13f10).(0=>1) is head of ROB and ready to commit
34252000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34252000: system.cpu.commit: Activity This Cycle.
34252000: system.cpu: FullO3CPU tick checkpoint 0
34252000: system.cpu: FullO3CPU tick checkpoint 0.1
34252000: system.cpu: FullO3CPU tick checkpoint 0.2
34252000: system.cpu: FullO3CPU tick checkpoint 0.3
34252000: system.cpu: FullO3CPU tick checkpoint 0.4
34252000: global: ~DefaultIEWDefaultCommit()
34252000: global: DynInst: [sn:107575] Instruction destroyed. Instcount for system.cpu = 23
34252000: global: ~BaseDynInst checkpoint 0
34252000: global: get into ~InstResult
34252000: global: DefaultIEWDefaultCommit()
34252000: system.cpu: FullO3CPU tick checkpoint 0.5
34252000: system.cpu: Activity: 11
34252000: system.cpu: FullO3CPU tick checkpoint 1
34252000: system.cpu: Removing instruction, [tid:0] [sn:107580] PC (0x13f04=>0x13f08).(0=>1)
 dest reg 0x56f1900 : 0x56f130034252000: system.cpu: Removing instruction, [tid:0] [sn:107581] PC (0x13f08=>0x13f0c).(0=>1)
 dest reg 0x56f1660 : 0x56f175c34252000: system.cpu: FullO3CPU tick checkpoint 2
34252000: system.cpu: Scheduling next tick!
34252500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34252500: system.cpu.fetch: Running stage.
34252500: system.cpu.fetch: There are no more threads available to fetch from.
34252500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34252500: system.cpu.decode: Processing [tid:0]
34252500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34252500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34252500: system.cpu.decode: [tid:0]: Processing instruction [sn:107598] with PC (0x13ef8=>0x13efc).(0=>1)
34252500: system.cpu.decode: [tid:0]: Processing instruction [sn:107599] with PC (0x13efc=>0x13f00).(0=>1)
34252500: system.cpu.decode: Activity this cycle.
34252500: system.cpu: Activity: 12
34252500: system.cpu.rename: Processing [tid:0]
34252500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 181, Free LQ: 31, Free SQ: 33, FreeRM 31(208 224 255 31 0)
34252500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34252500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 1
34252500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34252500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34252500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107581].
34252500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164972, [sn:107580].
34252500: system.cpu.rename: hb_it newPhysReg is 192 prevPhysReg is 25
34252500: system.cpu.freeList: Freeing register 25 (IntRegClass).
34252500: system.cpu.scoreboard: get into unset reg func reg id is 25
34252500: global: look up arch_reg is 15 , vir_reg is 25
34252500: global: lookup vir map for physical reg,vir_reg is 25 freelist freenum is 43
34252500: global: the phys_reg is 0x56f1084, map size is 256
34252500: system.cpu.vir_freelist: Freeing register 11 (IntRegClass).
34252500: global: simpleFreeList addPhysReg 11, cnt_ref_size is 256
34252500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166376, [sn:107581].
34252500: system.cpu.rename: hb_it newPhysReg is 136 prevPhysReg is 142
34252500: system.cpu.freeList: Freeing register 142 (IntRegClass).
34252500: system.cpu.scoreboard: get into unset reg func reg id is 142
34252500: global: look up arch_reg is 14 , vir_reg is 142
34252500: global: lookup vir map for physical reg,vir_reg is 142 freelist freenum is 43
34252500: global: the phys_reg is 0x56f1084, map size is 256
34252500: system.cpu.vir_freelist: Freeing register 11 (IntRegClass).
34252500: global: simpleFreeList addPhysReg 11, cnt_ref_size is 256
34252500: system.cpu.rename: remove commited inst finish
34252500: system.cpu.iew: Issue: Processing [tid:0]
34252500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34252500: system.cpu.iew: Execute: Executing instructions from IQ.
34252500: system.cpu.iew: Execute: Processing PC (0x13f00=>0x13f04).(0=>1), [tid:0] [sn:107586].
34252500: system.cpu.iew: iew checkpoint 0
34252500: system.cpu.iew: iew checkpoint 1 before exe
34252500: global: RegFile: Access to int register 104, has data 0x5248442020203a65
34252500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34252500: global: the arch_reg is 15 , the vir reg is 190
34252500: global: look up arch_reg is 15 , vir_reg is 190
34252500: global: lookup vir map for physical reg,vir_reg is 190 freelist freenum is 44
34252500: global: the phys_reg is 0, map size is 256
34252500: global: get dest phys reg is 104
34252500: global: regval is 5929063814201883237
34252500: system.cpu: phys_reg is 104, val is 5929063814201883237
34252500: global: RegFile: Setting int register 104 to 0x5248442020203a65
34252500: global: setScalarResult
34252500: global: get into ~InstResult
34252500: system.cpu.iew: iew checkpoint 2 after exe
34252500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34252500: system.cpu.iew: Execute: Executing instructions from IQ.
34252500: system.cpu.iew: Execute: Processing PC (0x13f08=>0x13f0c).(0=>1), [tid:0] [sn:107588].
34252500: system.cpu.iew: iew checkpoint 0
34252500: system.cpu.iew: iew checkpoint 1 before exe
34252500: global: RegFile: Access to int register 104, has data 0x5248442020203a65
34252500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34252500: global: the arch_reg is 14 , the vir reg is 206
34252500: global: look up arch_reg is 14 , vir_reg is 206
34252500: global: lookup vir map for physical reg,vir_reg is 206 freelist freenum is 44
34252500: global: the phys_reg is 0, map size is 256
34252500: global: get dest phys reg is 157
34252500: global: regval is 9187201950435737471
34252500: system.cpu: phys_reg is 157, val is 9187201950435737471
34252500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34252500: global: setScalarResult
34252500: global: get into ~InstResult
34252500: system.cpu.iew: iew checkpoint 2 after exe
34252500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34252500: system.cpu.iew: Execute: Executing instructions from IQ.
34252500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107591].
34252500: system.cpu.iew: iew checkpoint 0
34252500: system.cpu.iew: iew checkpoint 1 before exe
34252500: global: RegFile: Access to int register 42, has data 0x1baa8
34252500: global: the arch_reg is 13 , the vir reg is 128
34252500: global: look up arch_reg is 13 , vir_reg is 128
34252500: global: lookup vir map for physical reg,vir_reg is 128 freelist freenum is 44
34252500: global: the phys_reg is 0, map size is 256
34252500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34252500: global: get dest phys reg is 45
34252500: global: regval is 113328
34252500: system.cpu: phys_reg is 45, val is 113328
34252500: global: RegFile: Setting int register 45 to 0x1bab0
34252500: global: setScalarResult
34252500: global: get into ~InstResult
34252500: system.cpu.iew: iew checkpoint 2 after exe
34252500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34252500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34252500: system.cpu.iew: Sending instructions to commit, [sn:107586] PC (0x13f00=>0x13f04).(0=>1).
34252500: system.cpu.iq: Waking dependents of completed instruction.
34252500: system.cpu.iq: Waking any dependents on vir_reg is 190(flat:190) and phys register 104 (IntRegClass).
34252500: system.cpu.iq: Waking up a dependent instruction, [sn:107587] PC (0x13f04=>0x13f08).(0=>1).
34252500: global: reWritePhysRegs rewrite vir_reg 190 to phys_reg 104
34252500: global: [sn:107587] has 2 ready out of 2 sources. RTI 0)
34252500: global: [sn:1] canIssue <extra arg>%
34252500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f04=>0x13f08).(0=>1) opclass:1 [sn:107587].
34252500: system.cpu.iq: addIfReady checkpoint 0
34252500: system.cpu.iew: writebackInsts checkpoint 1
34252500: system.cpu.iew: Setting virtual Destination Register 190
34252500: system.cpu.scoreboard: 1 setreg phys_reg is 190
34252500: system.cpu.scoreboard: Setting reg 190 as ready
34252500: system.cpu.iew: Sending instructions to commit, [sn:107588] PC (0x13f08=>0x13f0c).(0=>1).
34252500: system.cpu.iq: Waking dependents of completed instruction.
34252500: system.cpu.iq: Waking any dependents on vir_reg is 206(flat:206) and phys register 157 (IntRegClass).
34252500: system.cpu.iq: Waking up a dependent instruction, [sn:107589] PC (0x13f0c=>0x13f10).(0=>1).
34252500: global: reWritePhysRegs rewrite vir_reg 206 to phys_reg 157
34252500: global: [sn:107589] has 1 ready out of 2 sources. RTI 0)
34252500: global: [sn:0] canIssue <extra arg>%
34252500: system.cpu.iew: writebackInsts checkpoint 1
34252500: system.cpu.iew: Setting virtual Destination Register 206
34252500: system.cpu.scoreboard: 1 setreg phys_reg is 206
34252500: system.cpu.scoreboard: Setting reg 206 as ready
34252500: system.cpu.iew: Sending instructions to commit, [sn:107591] PC (0x13ef8=>0x13efc).(0=>1).
34252500: system.cpu.iq: Waking dependents of completed instruction.
34252500: system.cpu.iq: Waking any dependents on vir_reg is 128(flat:128) and phys register 45 (IntRegClass).
34252500: system.cpu.iq: Waking up a dependent instruction, [sn:107592] PC (0x13efc=>0x13f00).(0=>1).
34252500: global: reWritePhysRegs rewrite vir_reg 128 to phys_reg 45
34252500: global: [sn:107592] has 1 ready out of 1 sources. RTI 0)
34252500: global: [sn:1] canIssue <extra arg>%
34252500: system.cpu.iq: Checking if memory instruction can issue.
34252500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107592].
34252500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34252500: system.cpu.memDep0: Adding instruction [sn:107592] to the ready list.
34252500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107592].
34252500: system.cpu.iew: writebackInsts checkpoint 1
34252500: system.cpu.iew: Setting virtual Destination Register 128
34252500: system.cpu.scoreboard: 1 setreg phys_reg is 128
34252500: system.cpu.scoreboard: Setting reg 128 as ready
34252500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34252500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f04=>0x13f08).(0=>1) [sn:107587]
34252500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107592]
34252500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107592].
34252500: system.cpu.iew: Processing [tid:0]
34252500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107581]
34252500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34252500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34252500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34252500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34252500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34252500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34252500: system.cpu.iew: Activity this cycle.
34252500: system.cpu.commit: Getting instructions from Rename stage.
34252500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107593] [tid:0] into ROB.
34252500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34252500: system.cpu.rob: [tid:0] Now has 12 instructions.
34252500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107594] [tid:0] into ROB.
34252500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34252500: system.cpu.rob: [tid:0] Now has 13 instructions.
34252500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107595] [tid:0] into ROB.
34252500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34252500: system.cpu.rob: [tid:0] Now has 14 instructions.
34252500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107596] [tid:0] into ROB.
34252500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34252500: system.cpu.rob: [tid:0] Now has 15 instructions.
34252500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107597] [tid:0] into ROB.
34252500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34252500: system.cpu.rob: [tid:0] Now has 16 instructions.
34252500: system.cpu.commit: Trying to commit instructions in the ROB.
34252500: system.cpu.commit: Trying to commit head instruction, [sn:107582] [tid:0]
34252500: system.cpu.commit: Committing instruction with [sn:107582] PC (0x13f0c=>0x13f10).(0=>1)
34252500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f0c=>0x13f10).(0=>1), [sn:107582]
34252500: system.cpu: Removing committed instruction [tid:0] PC (0x13f0c=>0x13f10).(0=>1) [sn:107582]
34252500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34252500: system.cpu.commit: [tid:0]: Marking PC (0x13efc=>0x13f00).(0=>1), [sn:107585] ready within ROB.
34252500: system.cpu.commit: [tid:0]: Marking PC (0x13f10=>0x13ef8).(0=>1), [sn:107583] ready within ROB.
34252500: system.cpu.commit: [tid:0]: Instruction [sn:107583] PC (0x13f10=>0x13ef8).(0=>1) is head of ROB and ready to commit
34252500: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34252500: system.cpu.commit: Activity This Cycle.
34252500: system.cpu: FullO3CPU tick checkpoint 0
34252500: system.cpu: FullO3CPU tick checkpoint 0.1
34252500: system.cpu: FullO3CPU tick checkpoint 0.2
34252500: system.cpu: FullO3CPU tick checkpoint 0.3
34252500: system.cpu: FullO3CPU tick checkpoint 0.4
34252500: global: ~DefaultIEWDefaultCommit()
34252500: global: DynInst: [sn:107576] Instruction destroyed. Instcount for system.cpu = 22
34252500: global: ~BaseDynInst checkpoint 0
34252500: global: DynInst: [sn:107578] Instruction destroyed. Instcount for system.cpu = 21
34252500: global: ~BaseDynInst checkpoint 0
34252500: global: get into ~InstResult
34252500: global: DefaultIEWDefaultCommit()
34252500: system.cpu: FullO3CPU tick checkpoint 0.5
34252500: system.cpu: Activity: 11
34252500: system.cpu: FullO3CPU tick checkpoint 1
34252500: system.cpu: Removing instruction, [tid:0] [sn:107582] PC (0x13f0c=>0x13f10).(0=>1)
 dest reg 0x56f1354 : 0x56f109034252500: system.cpu: FullO3CPU tick checkpoint 2
34252500: system.cpu: Scheduling next tick!
34253000: system.cpu.icache_port: Fetch unit received timing
34253000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34253000: system.cpu: CPU already running.
34253000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34253000: system.cpu.fetch: Activating stage.
34253000: system.cpu: Activity: 12
34253000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34253000: system.cpu.fetch: Running stage.
34253000: system.cpu.fetch: Attempting to fetch from [tid:0]
34253000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34253000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34253000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34253000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34253000: global: DynInst: [sn:107600] Instruction created. Instcount for system.cpu = 22
34253000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107600].
34253000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34253000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34253000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34253000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34253000: global: DynInst: [sn:107601] Instruction created. Instcount for system.cpu = 23
34253000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107601].
34253000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34253000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34253000: global: Requesting bytes 0x00c76733 from address 0x13f08
34253000: global: Decoding instruction 0x00c76733 at address 0x13f08
34253000: global: DynInst: [sn:107602] Instruction created. Instcount for system.cpu = 24
34253000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107602].
34253000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34253000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34253000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34253000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34253000: global: DynInst: [sn:107603] Instruction created. Instcount for system.cpu = 25
34253000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107603].
34253000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34253000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34253000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34253000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34253000: global: DynInst: [sn:107604] Instruction created. Instcount for system.cpu = 26
34253000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107604].
34253000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34253000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34253000: system.cpu.fetch: [tid:0]: [sn:107604]:  Branch predicted to be taken to (0x13ef8=>0x13efc).(0=>1).
34253000: system.cpu.fetch: [tid:0]: [sn:107604] Branch predicted to go to (0x13ef8=>0x13efc).(0=>1).
34253000: system.cpu.fetch: Branch detected with PC = (0x13f10=>0x13f14).(0=>1)
34253000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34253000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13ef8=>0x13efc).(0=>1).
34253000: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13ef8
34253000: system.cpu: CPU already running.
34253000: system.cpu.fetch: Fetch: Doing instruction read.
34253000: system.cpu.fetch: [tid:0]: Doing Icache access.
34253000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34253000: system.cpu.fetch: Deactivating stage.
34253000: system.cpu: Activity: 11
34253000: system.cpu.fetch: [tid:0][sn:107600]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34253000: system.cpu.fetch: [tid:0][sn:107601]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34253000: system.cpu.fetch: [tid:0][sn:107602]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34253000: system.cpu.fetch: [tid:0][sn:107603]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34253000: system.cpu.fetch: [tid:0][sn:107604]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34253000: system.cpu.fetch: Activity this cycle.
34253000: system.cpu: Activity: 12
34253000: system.cpu.decode: Processing [tid:0]
34253000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34253000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34253000: system.cpu.rename: Processing [tid:0]
34253000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 177, Free LQ: 31, Free SQ: 33, FreeRM 31(210 224 255 31 0)
34253000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34253000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34253000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34253000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34253000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34253000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34253000: system.cpu.rename: [tid:0]: Processing instruction [sn:107598] with PC (0x13ef8=>0x13efc).(0=>1).
34253000: system.cpu.rename: start rename src regs------------------------------------------------
34253000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 128
34253000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 128
34253000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34253000: system.cpu.scoreboard: getreg phys_reg is 128
34253000: global: look up arch_reg is 13 , vir_reg is 128
34253000: global: lookup vir map for physical reg,vir_reg is 128 freelist freenum is 43
34253000: global: the phys_reg is 0x56f121c, map size is 256
34253000: system.cpu.rename: [tid:0]: virtual Register 128 (flat: 128) is allocated.
34253000: global: [sn:107598] has 1 ready out of 1 sources. RTI 0)
34253000: global: [sn:1] canIssue <extra arg>%
34253000: global: idx is 0 , vir_renamed_src is 128, phys_renamed_src is 45
34253000: system.cpu.rename: start rename dst regs------------------------------------------------
34253000: system.cpu.rename: renameDestRegs checkpoint 0
34253000: global: get into unified rename func
34253000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34253000: global: Renamed reg IntRegClass{13} to vir reg 172 (172) old mapping was 128 (128)
34253000: system.cpu.rename: Dest Rename result[0] is 172
34253000: system.cpu.scoreboard: get into unset reg func reg id is 172
34253000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 172 phys_reg is NULL 0.
34253000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107598]. PC (0x13ef8=>0x13efc).(0=>1)
34253000: global: idx is 0, renamd_virdest is 172, renamed_dest should be NULL and is 0, previous_rename is 128
34253000: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34253000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34253000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34253000: system.cpu.rename: [tid:0]: Processing instruction [sn:107599] with PC (0x13efc=>0x13f00).(0=>1).
34253000: system.cpu.rename: start rename src regs------------------------------------------------
34253000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 172
34253000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 172
34253000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34253000: system.cpu.scoreboard: getreg phys_reg is 172
34253000: system.cpu.rename: [tid:0]:virtual Register 172 (phys: 172) is not allocated.
34253000: global: idx is 0, vir_src is 172, physical reg is not allocated yet
34253000: system.cpu.rename: start rename dst regs------------------------------------------------
34253000: system.cpu.rename: renameDestRegs checkpoint 0
34253000: global: get into unified rename func
34253000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34253000: global: Renamed reg IntRegClass{14} to vir reg 17 (17) old mapping was 202 (202)
34253000: system.cpu.rename: Dest Rename result[0] is 17
34253000: system.cpu.scoreboard: get into unset reg func reg id is 17
34253000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 17 phys_reg is NULL 0.
34253000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107599]. PC (0x13efc=>0x13f00).(0=>1)
34253000: global: idx is 0, renamd_virdest is 17, renamed_dest should be NULL and is 0, previous_rename is 202
34253000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34253000: system.cpu.rename: Activity this cycle.
34253000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107582].
34253000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166976, [sn:107582].
34253000: system.cpu.rename: hb_it newPhysReg is 71 prevPhysReg is 192
34253000: system.cpu.freeList: Freeing register 192 (IntRegClass).
34253000: system.cpu.scoreboard: get into unset reg func reg id is 192
34253000: global: look up arch_reg is 15 , vir_reg is 192
34253000: global: lookup vir map for physical reg,vir_reg is 192 freelist freenum is 43
34253000: global: the phys_reg is 0x56f1300, map size is 256
34253000: system.cpu.vir_freelist: Freeing register 64 (IntRegClass).
34253000: global: simpleFreeList addPhysReg 64, cnt_ref_size is 256
34253000: system.cpu.rename: remove commited inst finish
34253000: system.cpu.iew: Issue: Processing [tid:0]
34253000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34253000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107593] [tid:0] to IQ.
34253000: system.cpu.iq: Adding instruction [sn:107593] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34253000: system.cpu.iq: iq checkpoint 0
34253000: system.cpu.iq: total_src_regs is 2
34253000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 155 that is being added to the dependency chain.
34253000: system.cpu.iq: iq checkpoint 1
34253000: system.cpu.iq: total dest regs is 1
34253000: system.cpu.iq: renamed vir reg is 189
34253000: system.cpu.iq: phys_reg is NULL
34253000: system.cpu.iq: iq checkpoint 2
34253000: system.cpu.iew: add to iq end
34253000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107594] [tid:0] to IQ.
34253000: system.cpu.iq: Adding instruction [sn:107594] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34253000: system.cpu.iq: iq checkpoint 0
34253000: system.cpu.iq: total_src_regs is 2
34253000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 189 that is being added to the dependency chain.
34253000: system.cpu.iq: iq checkpoint 1
34253000: system.cpu.iq: total dest regs is 1
34253000: system.cpu.iq: renamed vir reg is 97
34253000: system.cpu.iq: phys_reg is NULL
34253000: system.cpu.iq: iq checkpoint 2
34253000: system.cpu.iew: add to iq end
34253000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107595] [tid:0] to IQ.
34253000: system.cpu.iq: Adding instruction [sn:107595] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34253000: system.cpu.iq: iq checkpoint 0
34253000: system.cpu.iq: total_src_regs is 2
34253000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 155 that is being added to the dependency chain.
34253000: system.cpu.iq: iq checkpoint 1
34253000: system.cpu.iq: total dest regs is 1
34253000: system.cpu.iq: renamed vir reg is 202
34253000: system.cpu.iq: phys_reg is NULL
34253000: system.cpu.iq: iq checkpoint 2
34253000: system.cpu.iew: add to iq end
34253000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107596] [tid:0] to IQ.
34253000: system.cpu.iq: Adding instruction [sn:107596] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34253000: system.cpu.iq: iq checkpoint 0
34253000: system.cpu.iq: total_src_regs is 2
34253000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 97 that is being added to the dependency chain.
34253000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 202 that is being added to the dependency chain.
34253000: system.cpu.iq: iq checkpoint 1
34253000: system.cpu.iq: total dest regs is 1
34253000: system.cpu.iq: renamed vir reg is 149
34253000: system.cpu.iq: phys_reg is NULL
34253000: system.cpu.iq: iq checkpoint 2
34253000: system.cpu.iew: add to iq end
34253000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107597] [tid:0] to IQ.
34253000: system.cpu.iq: Adding instruction [sn:107597] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34253000: system.cpu.iq: iq checkpoint 0
34253000: system.cpu.iq: total_src_regs is 2
34253000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 149 that is being added to the dependency chain.
34253000: system.cpu.iq: iq checkpoint 1
34253000: system.cpu.iq: total dest regs is 0
34253000: system.cpu.iq: iq checkpoint 2
34253000: system.cpu.iew: add to iq end
34253000: system.cpu.iew: Execute: Executing instructions from IQ.
34253000: system.cpu.iew: Execute: Processing PC (0x13f04=>0x13f08).(0=>1), [tid:0] [sn:107587].
34253000: system.cpu.iew: iew checkpoint 0
34253000: system.cpu.iew: iew checkpoint 1 before exe
34253000: global: RegFile: Access to int register 104, has data 0x5248442020203a65
34253000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34253000: global: the arch_reg is 15 , the vir reg is 77
34253000: global: look up arch_reg is 15 , vir_reg is 77
34253000: global: lookup vir map for physical reg,vir_reg is 77 freelist freenum is 44
34253000: global: the phys_reg is 0, map size is 256
34253000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34253000: global: get dest phys reg is 101
34253000: global: regval is 15116265764637620708
34253000: system.cpu: phys_reg is 101, val is 15116265764637620708
34253000: global: RegFile: Setting int register 101 to 0xd1c7c39f9f9fb9e4
34253000: global: setScalarResult
34253000: global: get into ~InstResult
34253000: system.cpu.iew: iew checkpoint 2 after exe
34253000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34253000: system.cpu.iew: Execute: Executing instructions from IQ.
34253000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107592].
34253000: system.cpu.iew: iew checkpoint 0
34253000: system.cpu.iew: Execute: Calculating address for memory reference.
34253000: system.cpu.iew: iew is load checkpoint 1
34253000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107592]
34253000: global: RegFile: Access to int register 45, has data 0x1bab0
34253000: system.cpu.iew.lsq.thread0: Read called, load idx: 6, store idx: 2, storeHead: 1 addr: 0xbaa8
34253000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107592] PC (0x13efc=>0x13f00).(0=>1)
34253000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34253000: system.cpu.iew: Sending instructions to commit, [sn:107587] PC (0x13f04=>0x13f08).(0=>1).
34253000: system.cpu.iq: Waking dependents of completed instruction.
34253000: system.cpu.iq: Waking any dependents on vir_reg is 77(flat:77) and phys register 101 (IntRegClass).
34253000: system.cpu.iq: Waking up a dependent instruction, [sn:107589] PC (0x13f0c=>0x13f10).(0=>1).
34253000: global: reWritePhysRegs rewrite vir_reg 77 to phys_reg 101
34253000: global: [sn:107589] has 2 ready out of 2 sources. RTI 0)
34253000: global: [sn:1] canIssue <extra arg>%
34253000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f0c=>0x13f10).(0=>1) opclass:1 [sn:107589].
34253000: system.cpu.iq: addIfReady checkpoint 0
34253000: system.cpu.iew: writebackInsts checkpoint 1
34253000: system.cpu.iew: Setting virtual Destination Register 77
34253000: system.cpu.scoreboard: 1 setreg phys_reg is 77
34253000: system.cpu.scoreboard: Setting reg 77 as ready
34253000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34253000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f0c=>0x13f10).(0=>1) [sn:107589]
34253000: system.cpu.iew: Processing [tid:0]
34253000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107582]
34253000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34253000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34253000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34253000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34253000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34253000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34253000: system.cpu.iew: Activity this cycle.
34253000: system.cpu.commit: Getting instructions from Rename stage.
34253000: system.cpu.commit: Trying to commit instructions in the ROB.
34253000: system.cpu.commit: Trying to commit head instruction, [sn:107583] [tid:0]
34253000: system.cpu.commit: Committing instruction with [sn:107583] PC (0x13f10=>0x13ef8).(0=>1)
34253000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f10=>0x13ef8).(0=>1), [sn:107583]
34253000: system.cpu: Removing committed instruction [tid:0] PC (0x13f10=>0x13ef8).(0=>1) [sn:107583]
34253000: system.cpu.commit: Trying to commit head instruction, [sn:107584] [tid:0]
34253000: system.cpu.commit: Committing instruction with [sn:107584] PC (0x13ef8=>0x13efc).(0=>1)
34253000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107584]
34253000: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107584]
34253000: global: RegFile: Access to int register 42, has data 0x1baa8
34253000: system.cpu.commit: Trying to commit head instruction, [sn:107585] [tid:0]
34253000: system.cpu.commit: Committing instruction with [sn:107585] PC (0x13efc=>0x13f00).(0=>1)
34253000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13efc=>0x13f00).(0=>1), [sn:107585]
34253000: system.cpu: Removing committed instruction [tid:0] PC (0x13efc=>0x13f00).(0=>1) [sn:107585]
34253000: global: RegFile: Access to int register 104, has data 0x5248442020203a65
34253000: system.cpu.commit: [tid:0]: Marking PC (0x13f00=>0x13f04).(0=>1), [sn:107586] ready within ROB.
34253000: system.cpu.commit: [tid:0]: Marking PC (0x13f08=>0x13f0c).(0=>1), [sn:107588] ready within ROB.
34253000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107591] ready within ROB.
34253000: system.cpu.commit: [tid:0]: Instruction [sn:107586] PC (0x13f00=>0x13f04).(0=>1) is head of ROB and ready to commit
34253000: system.cpu.commit: [tid:0]: ROB has 12 insts & 180 free entries.
34253000: system.cpu.commit: Activity This Cycle.
34253000: system.cpu: FullO3CPU tick checkpoint 0
34253000: system.cpu: FullO3CPU tick checkpoint 0.1
34253000: system.cpu: FullO3CPU tick checkpoint 0.2
34253000: system.cpu: FullO3CPU tick checkpoint 0.3
34253000: system.cpu: FullO3CPU tick checkpoint 0.4
34253000: global: ~DefaultIEWDefaultCommit()
34253000: global: DynInst: [sn:107581] Instruction destroyed. Instcount for system.cpu = 25
34253000: global: ~BaseDynInst checkpoint 0
34253000: global: get into ~InstResult
34253000: global: DynInst: [sn:107579] Instruction destroyed. Instcount for system.cpu = 24
34253000: global: ~BaseDynInst checkpoint 0
34253000: global: get into ~InstResult
34253000: global: DefaultIEWDefaultCommit()
34253000: system.cpu: FullO3CPU tick checkpoint 0.5
34253000: system.cpu: Activity: 11
34253000: system.cpu: FullO3CPU tick checkpoint 1
34253000: system.cpu: Removing instruction, [tid:0] [sn:107583] PC (0x13f10=>0x13ef8).(0=>1)
 dest reg 0x56f1528 : 034253000: system.cpu: Removing instruction, [tid:0] [sn:107584] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f16d8 : 0x56f11f834253000: system.cpu: Removing instruction, [tid:0] [sn:107585] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f1bdc : 0x56f14e034253000: system.cpu: FullO3CPU tick checkpoint 2
34253000: system.cpu: Scheduling next tick!
34253500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34253500: system.cpu.fetch: Running stage.
34253500: system.cpu.fetch: There are no more threads available to fetch from.
34253500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34253500: system.cpu.decode: Processing [tid:0]
34253500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34253500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34253500: system.cpu.decode: [tid:0]: Processing instruction [sn:107600] with PC (0x13f00=>0x13f04).(0=>1)
34253500: system.cpu.decode: [tid:0]: Processing instruction [sn:107601] with PC (0x13f04=>0x13f08).(0=>1)
34253500: system.cpu.decode: [tid:0]: Processing instruction [sn:107602] with PC (0x13f08=>0x13f0c).(0=>1)
34253500: system.cpu.decode: [tid:0]: Processing instruction [sn:107603] with PC (0x13f0c=>0x13f10).(0=>1)
34253500: system.cpu.decode: [tid:0]: Processing instruction [sn:107604] with PC (0x13f10=>0x13f14).(0=>1)
34253500: system.cpu.decode: Activity this cycle.
34253500: system.cpu: Activity: 12
34253500: system.cpu.rename: Processing [tid:0]
34253500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 180, Free LQ: 31, Free SQ: 33, FreeRM 31(209 224 255 31 0)
34253500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34253500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34253500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34253500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34253500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=14), until [sn:107585].
34253500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166040, [sn:107584].
34253500: system.cpu.rename: hb_it newPhysReg is 146 prevPhysReg is 114
34253500: system.cpu.freeList: Freeing register 114 (IntRegClass).
34253500: system.cpu.scoreboard: get into unset reg func reg id is 114
34253500: global: look up arch_reg is 13 , vir_reg is 114
34253500: global: lookup vir map for physical reg,vir_reg is 114 freelist freenum is 43
34253500: global: the phys_reg is 0x56f19b4, map size is 256
34253500: system.cpu.vir_freelist: Freeing register 207 (IntRegClass).
34253500: global: simpleFreeList addPhysReg 207, cnt_ref_size is 256
34253500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166304, [sn:107585].
34253500: system.cpu.rename: hb_it newPhysReg is 253 prevPhysReg is 136
34253500: system.cpu.freeList: Freeing register 136 (IntRegClass).
34253500: system.cpu.scoreboard: get into unset reg func reg id is 136
34253500: global: look up arch_reg is 14 , vir_reg is 136
34253500: global: lookup vir map for physical reg,vir_reg is 136 freelist freenum is 44
34253500: global: the phys_reg is 0x56f175c, map size is 256
34253500: system.cpu.vir_freelist: Freeing register 157 (IntRegClass).
34253500: global: simpleFreeList addPhysReg 157, cnt_ref_size is 256
34253500: system.cpu.rename: remove commited inst finish
34253500: system.cpu.iew: Issue: Processing [tid:0]
34253500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34253500: system.cpu.iew: Execute: Executing instructions from IQ.
34253500: system.cpu.iew: Execute: Processing PC (0x13f0c=>0x13f10).(0=>1), [tid:0] [sn:107589].
34253500: system.cpu.iew: iew checkpoint 0
34253500: system.cpu.iew: iew checkpoint 1 before exe
34253500: global: RegFile: Access to int register 101, has data 0xd1c7c39f9f9fb9e4
34253500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34253500: global: the arch_reg is 15 , the vir reg is 241
34253500: global: look up arch_reg is 15 , vir_reg is 241
34253500: global: lookup vir map for physical reg,vir_reg is 241 freelist freenum is 44
34253500: global: the phys_reg is 0, map size is 256
34253500: global: get dest phys reg is 12
34253500: global: regval is 18446744073709551615
34253500: system.cpu: phys_reg is 12, val is 18446744073709551615
34253500: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34253500: global: setScalarResult
34253500: global: get into ~InstResult
34253500: system.cpu.iew: iew checkpoint 2 after exe
34253500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34253500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34253500: system.cpu.iew: Sending instructions to commit, [sn:107589] PC (0x13f0c=>0x13f10).(0=>1).
34253500: system.cpu.iq: Waking dependents of completed instruction.
34253500: system.cpu.iq: Waking any dependents on vir_reg is 241(flat:241) and phys register 12 (IntRegClass).
34253500: system.cpu.iq: Waking up a dependent instruction, [sn:107590] PC (0x13f10=>0x13f14).(0=>1).
34253500: global: reWritePhysRegs rewrite vir_reg 241 to phys_reg 12
34253500: global: [sn:107590] has 2 ready out of 2 sources. RTI 0)
34253500: global: [sn:1] canIssue <extra arg>%
34253500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f10=>0x13f14).(0=>1) opclass:1 [sn:107590].
34253500: system.cpu.iq: addIfReady checkpoint 0
34253500: system.cpu.iew: writebackInsts checkpoint 1
34253500: system.cpu.iew: Setting virtual Destination Register 241
34253500: system.cpu.scoreboard: 1 setreg phys_reg is 241
34253500: system.cpu.scoreboard: Setting reg 241 as ready
34253500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34253500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f10=>0x13f14).(0=>1) [sn:107590]
34253500: system.cpu.iew: Processing [tid:0]
34253500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13efc=>0x13f00).(0=>1)
34253500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107585]
34253500: global: DynInst: [sn:107584] Instruction destroyed. Instcount for system.cpu = 23
34253500: global: ~BaseDynInst checkpoint 0
34253500: global: get into ~InstResult
34253500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34253500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34253500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34253500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34253500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34253500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34253500: system.cpu.iew: Activity this cycle.
34253500: system.cpu.commit: Getting instructions from Rename stage.
34253500: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107598] [tid:0] into ROB.
34253500: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34253500: system.cpu.rob: [tid:0] Now has 13 instructions.
34253500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107599] [tid:0] into ROB.
34253500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34253500: system.cpu.rob: [tid:0] Now has 14 instructions.
34253500: system.cpu.commit: Trying to commit instructions in the ROB.
34253500: system.cpu.commit: Trying to commit head instruction, [sn:107586] [tid:0]
34253500: system.cpu.commit: Committing instruction with [sn:107586] PC (0x13f00=>0x13f04).(0=>1)
34253500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f00=>0x13f04).(0=>1), [sn:107586]
34253500: system.cpu: Removing committed instruction [tid:0] PC (0x13f00=>0x13f04).(0=>1) [sn:107586]
34253500: global: RegFile: Access to int register 104, has data 0x5248442020203a65
34253500: system.cpu.commit: [tid:0]: Marking PC (0x13f04=>0x13f08).(0=>1), [sn:107587] ready within ROB.
34253500: system.cpu.commit: [tid:0]: Instruction [sn:107587] PC (0x13f04=>0x13f08).(0=>1) is head of ROB and ready to commit
34253500: system.cpu.commit: [tid:0]: ROB has 13 insts & 179 free entries.
34253500: system.cpu.commit: Activity This Cycle.
34253500: system.cpu: FullO3CPU tick checkpoint 0
34253500: system.cpu: FullO3CPU tick checkpoint 0.1
34253500: system.cpu: FullO3CPU tick checkpoint 0.2
34253500: system.cpu: FullO3CPU tick checkpoint 0.3
34253500: system.cpu: FullO3CPU tick checkpoint 0.4
34253500: global: ~DefaultIEWDefaultCommit()
34253500: global: DynInst: [sn:107580] Instruction destroyed. Instcount for system.cpu = 22
34253500: global: ~BaseDynInst checkpoint 0
34253500: global: get into ~InstResult
34253500: global: DefaultIEWDefaultCommit()
34253500: system.cpu: FullO3CPU tick checkpoint 0.5
34253500: system.cpu: Activity: 11
34253500: system.cpu: FullO3CPU tick checkpoint 1
34253500: system.cpu: Removing instruction, [tid:0] [sn:107586] PC (0x13f00=>0x13f04).(0=>1)
 dest reg 0x56f18e8 : 0x56f14e034253500: system.cpu: FullO3CPU tick checkpoint 2
34253500: system.cpu: Scheduling next tick!
34254000: system.cpu: CPU already running.
34254000: global: the arch_reg is 14 , the vir reg is 155
34254000: global: look up arch_reg is 14 , vir_reg is 155
34254000: global: lookup vir map for physical reg,vir_reg is 155 freelist freenum is 44
34254000: global: the phys_reg is 0, map size is 256
34254000: global: get dest phys reg is 116
34254000: global: regval is 5773690924929667929
34254000: system.cpu: phys_reg is 116, val is 5773690924929667929
34254000: global: RegFile: Setting int register 116 to 0x5020454e4f545359
34254000: global: setScalarResult
34254000: global: get into ~InstResult
34254000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34254000: system.cpu.iew: Activity this cycle.
34254000: system.cpu: Activity: 12
34254000: system.cpu.icache_port: Fetch unit received timing
34254000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34254000: system.cpu: CPU already running.
34254000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34254000: system.cpu.fetch: Activating stage.
34254000: system.cpu: Activity: 13
34254000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34254000: system.cpu.fetch: Running stage.
34254000: system.cpu.fetch: Attempting to fetch from [tid:0]
34254000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34254000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34254000: global: Requesting bytes 0x00868693 from address 0x13ef8
34254000: global: Decoding instruction 0x00868693 at address 0x13ef8
34254000: global: DynInst: [sn:107605] Instruction created. Instcount for system.cpu = 23
34254000: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107605].
34254000: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34254000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34254000: global: Requesting bytes 0xff86b703 from address 0x13efc
34254000: global: Decoding instruction 0xff86b703 at address 0x13efc
34254000: global: DynInst: [sn:107606] Instruction created. Instcount for system.cpu = 24
34254000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107606].
34254000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34254000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34254000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34254000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34254000: system.cpu: CPU already running.
34254000: system.cpu.fetch: Fetch: Doing instruction read.
34254000: system.cpu.fetch: [tid:0]: Doing Icache access.
34254000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34254000: system.cpu.fetch: Deactivating stage.
34254000: system.cpu: Activity: 12
34254000: system.cpu.fetch: [tid:0][sn:107605]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34254000: system.cpu.fetch: [tid:0][sn:107606]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34254000: system.cpu.fetch: Activity this cycle.
34254000: system.cpu.decode: Processing [tid:0]
34254000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34254000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34254000: system.cpu.rename: Processing [tid:0]
34254000: system.cpu.rename: [tid:0]: Free IQ: 58, Free ROB: 179, Free LQ: 32, Free SQ: 33, FreeRM 31(211 224 255 31 0)
34254000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34254000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34254000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34254000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34254000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34254000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34254000: system.cpu.rename: [tid:0]: Processing instruction [sn:107600] with PC (0x13f00=>0x13f04).(0=>1).
34254000: system.cpu.rename: start rename src regs------------------------------------------------
34254000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 17
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 17
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 17
34254000: system.cpu.rename: [tid:0]:virtual Register 17 (phys: 17) is not allocated.
34254000: global: idx is 0, vir_src is 17, physical reg is not allocated yet
34254000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 48
34254000: global: look up arch_reg is 12 , vir_reg is 48
34254000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34254000: global: the phys_reg is 0x56f175c, map size is 256
34254000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34254000: global: [sn:107600] has 1 ready out of 2 sources. RTI 0)
34254000: global: [sn:0] canIssue <extra arg>%
34254000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34254000: system.cpu.rename: start rename dst regs------------------------------------------------
34254000: system.cpu.rename: renameDestRegs checkpoint 0
34254000: global: get into unified rename func
34254000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34254000: global: Renamed reg IntRegClass{15} to vir reg 70 (70) old mapping was 149 (149)
34254000: system.cpu.rename: Dest Rename result[0] is 70
34254000: system.cpu.scoreboard: get into unset reg func reg id is 70
34254000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 70 phys_reg is NULL 0.
34254000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107600]. PC (0x13f00=>0x13f04).(0=>1)
34254000: global: idx is 0, renamd_virdest is 70, renamed_dest should be NULL and is 0, previous_rename is 149
34254000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34254000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34254000: system.cpu.rename: [tid:0]: Processing instruction [sn:107601] with PC (0x13f04=>0x13f08).(0=>1).
34254000: system.cpu.rename: start rename src regs------------------------------------------------
34254000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 70
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 70
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 70
34254000: system.cpu.rename: [tid:0]:virtual Register 70 (phys: 70) is not allocated.
34254000: global: idx is 0, vir_src is 70, physical reg is not allocated yet
34254000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 48
34254000: global: look up arch_reg is 12 , vir_reg is 48
34254000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34254000: global: the phys_reg is 0x56f175c, map size is 256
34254000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34254000: global: [sn:107601] has 1 ready out of 2 sources. RTI 0)
34254000: global: [sn:0] canIssue <extra arg>%
34254000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34254000: system.cpu.rename: start rename dst regs------------------------------------------------
34254000: system.cpu.rename: renameDestRegs checkpoint 0
34254000: global: get into unified rename func
34254000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34254000: global: Renamed reg IntRegClass{15} to vir reg 212 (212) old mapping was 70 (70)
34254000: system.cpu.rename: Dest Rename result[0] is 212
34254000: system.cpu.scoreboard: get into unset reg func reg id is 212
34254000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 212 phys_reg is NULL 0.
34254000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107601]. PC (0x13f04=>0x13f08).(0=>1)
34254000: global: idx is 0, renamd_virdest is 212, renamed_dest should be NULL and is 0, previous_rename is 70
34254000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34254000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34254000: system.cpu.rename: [tid:0]: Processing instruction [sn:107602] with PC (0x13f08=>0x13f0c).(0=>1).
34254000: system.cpu.rename: start rename src regs------------------------------------------------
34254000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 17
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 17
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 17
34254000: system.cpu.rename: [tid:0]:virtual Register 17 (phys: 17) is not allocated.
34254000: global: idx is 0, vir_src is 17, physical reg is not allocated yet
34254000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 48
34254000: global: look up arch_reg is 12 , vir_reg is 48
34254000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34254000: global: the phys_reg is 0x56f175c, map size is 256
34254000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34254000: global: [sn:107602] has 1 ready out of 2 sources. RTI 0)
34254000: global: [sn:0] canIssue <extra arg>%
34254000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34254000: system.cpu.rename: start rename dst regs------------------------------------------------
34254000: system.cpu.rename: renameDestRegs checkpoint 0
34254000: global: get into unified rename func
34254000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34254000: global: Renamed reg IntRegClass{14} to vir reg 75 (75) old mapping was 17 (17)
34254000: system.cpu.rename: Dest Rename result[0] is 75
34254000: system.cpu.scoreboard: get into unset reg func reg id is 75
34254000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 75 phys_reg is NULL 0.
34254000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107602]. PC (0x13f08=>0x13f0c).(0=>1)
34254000: global: idx is 0, renamd_virdest is 75, renamed_dest should be NULL and is 0, previous_rename is 17
34254000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34254000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34254000: system.cpu.rename: [tid:0]: Processing instruction [sn:107603] with PC (0x13f0c=>0x13f10).(0=>1).
34254000: system.cpu.rename: start rename src regs------------------------------------------------
34254000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 212
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 212
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 212
34254000: system.cpu.rename: [tid:0]:virtual Register 212 (phys: 212) is not allocated.
34254000: global: idx is 0, vir_src is 212, physical reg is not allocated yet
34254000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 75
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 75
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 75
34254000: system.cpu.rename: [tid:0]:virtual Register 75 (phys: 75) is not allocated.
34254000: global: idx is 1, vir_src is 75, physical reg is not allocated yet
34254000: system.cpu.rename: start rename dst regs------------------------------------------------
34254000: system.cpu.rename: renameDestRegs checkpoint 0
34254000: global: get into unified rename func
34254000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34254000: global: Renamed reg IntRegClass{15} to vir reg 53 (53) old mapping was 212 (212)
34254000: system.cpu.rename: Dest Rename result[0] is 53
34254000: system.cpu.scoreboard: get into unset reg func reg id is 53
34254000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 53 phys_reg is NULL 0.
34254000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107603]. PC (0x13f0c=>0x13f10).(0=>1)
34254000: global: idx is 0, renamd_virdest is 53, renamed_dest should be NULL and is 0, previous_rename is 212
34254000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34254000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34254000: system.cpu.rename: [tid:0]: Processing instruction [sn:107604] with PC (0x13f10=>0x13f14).(0=>1).
34254000: system.cpu.rename: start rename src regs------------------------------------------------
34254000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 53
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 53
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 53
34254000: system.cpu.rename: [tid:0]:virtual Register 53 (phys: 53) is not allocated.
34254000: global: idx is 0, vir_src is 53, physical reg is not allocated yet
34254000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34254000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34254000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34254000: system.cpu.scoreboard: getreg phys_reg is 158
34254000: global: look up arch_reg is 11 , vir_reg is 158
34254000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 44
34254000: global: the phys_reg is 0x56f1090, map size is 256
34254000: system.cpu.rename: [tid:0]: virtual Register 158 (flat: 158) is allocated.
34254000: global: [sn:107604] has 1 ready out of 2 sources. RTI 0)
34254000: global: [sn:0] canIssue <extra arg>%
34254000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34254000: system.cpu.rename: start rename dst regs------------------------------------------------
34254000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34254000: system.cpu.rename: Activity this cycle.
34254000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107586].
34254000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165524, [sn:107586].
34254000: system.cpu.rename: hb_it newPhysReg is 190 prevPhysReg is 71
34254000: system.cpu.freeList: Freeing register 71 (IntRegClass).
34254000: system.cpu.scoreboard: get into unset reg func reg id is 71
34254000: global: look up arch_reg is 15 , vir_reg is 71
34254000: global: lookup vir map for physical reg,vir_reg is 71 freelist freenum is 44
34254000: global: the phys_reg is 0x56f1090, map size is 256
34254000: system.cpu.vir_freelist: Freeing register 12 (IntRegClass).
34254000: global: simpleFreeList addPhysReg 12, cnt_ref_size is 256
34254000: system.cpu.rename: remove commited inst finish
34254000: system.cpu.iew: Issue: Processing [tid:0]
34254000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34254000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107598] [tid:0] to IQ.
34254000: system.cpu.iq: Adding instruction [sn:107598] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34254000: system.cpu.iq: iq checkpoint 0
34254000: system.cpu.iq: total_src_regs is 1
34254000: system.cpu.iq: iq checkpoint 1
34254000: system.cpu.iq: total dest regs is 1
34254000: system.cpu.iq: renamed vir reg is 172
34254000: system.cpu.iq: phys_reg is NULL
34254000: system.cpu.iq: iq checkpoint 2
34254000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107598].
34254000: system.cpu.iq: addIfReady checkpoint 0
34254000: system.cpu.iew: add to iq end
34254000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107599] [tid:0] to IQ.
34254000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34254000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:7 [sn:107599]
34254000: system.cpu.iq: Adding instruction [sn:107599] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34254000: system.cpu.iq: iq checkpoint 0
34254000: system.cpu.iq: total_src_regs is 1
34254000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 172 that is being added to the dependency chain.
34254000: system.cpu.iq: iq checkpoint 1
34254000: system.cpu.iq: total dest regs is 1
34254000: system.cpu.iq: renamed vir reg is 17
34254000: system.cpu.iq: phys_reg is NULL
34254000: system.cpu.iq: iq checkpoint 2
34254000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34254000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107599].
34254000: system.cpu.iew: add to iq end
34254000: system.cpu.iew: Execute: Executing instructions from IQ.
34254000: system.cpu.iew: Execute: Processing PC (0x13f10=>0x13f14).(0=>1), [tid:0] [sn:107590].
34254000: system.cpu.iew: iew checkpoint 0
34254000: system.cpu.iew: iew checkpoint 1 before exe
34254000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34254000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34254000: system.cpu.iew: iew checkpoint 2 after exe
34254000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34254000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34254000: system.cpu.iew: Sending instructions to commit, [sn:107592] PC (0x13efc=>0x13f00).(0=>1).
34254000: system.cpu.iq: Waking dependents of completed instruction.
34254000: system.cpu.iq: Completing mem instruction PC: (0x13efc=>0x13f00).(0=>1) [sn:107592]
34254000: system.cpu.memDep0: Completed mem instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107592].
34254000: system.cpu.iq: Waking any dependents on vir_reg is 155(flat:155) and phys register 116 (IntRegClass).
34254000: system.cpu.iq: Waking up a dependent instruction, [sn:107595] PC (0x13f08=>0x13f0c).(0=>1).
34254000: global: reWritePhysRegs rewrite vir_reg 155 to phys_reg 116
34254000: global: [sn:107595] has 2 ready out of 2 sources. RTI 0)
34254000: global: [sn:1] canIssue <extra arg>%
34254000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f08=>0x13f0c).(0=>1) opclass:1 [sn:107595].
34254000: system.cpu.iq: addIfReady checkpoint 0
34254000: system.cpu.iq: Waking up a dependent instruction, [sn:107593] PC (0x13f00=>0x13f04).(0=>1).
34254000: global: reWritePhysRegs rewrite vir_reg 155 to phys_reg 116
34254000: global: [sn:107593] has 2 ready out of 2 sources. RTI 0)
34254000: global: [sn:1] canIssue <extra arg>%
34254000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f00=>0x13f04).(0=>1) opclass:1 [sn:107593].
34254000: system.cpu.iq: addIfReady checkpoint 0
34254000: system.cpu.iew: writebackInsts checkpoint 1
34254000: system.cpu.iew: Setting virtual Destination Register 155
34254000: system.cpu.scoreboard: 1 setreg phys_reg is 155
34254000: system.cpu.scoreboard: Setting reg 155 as ready
34254000: system.cpu.iew: Sending instructions to commit, [sn:107590] PC (0x13f10=>0x13ef8).(0=>1).
34254000: system.cpu.iq: Waking dependents of completed instruction.
34254000: system.cpu.iew: writebackInsts checkpoint 1
34254000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34254000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f00=>0x13f04).(0=>1) [sn:107593]
34254000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f08=>0x13f0c).(0=>1) [sn:107595]
34254000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107598]
34254000: system.cpu.iew: Processing [tid:0]
34254000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107586]
34254000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34254000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34254000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34254000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34254000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34254000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34254000: system.cpu.iew: Activity this cycle.
34254000: system.cpu.commit: Getting instructions from Rename stage.
34254000: system.cpu.commit: Trying to commit instructions in the ROB.
34254000: system.cpu.commit: Trying to commit head instruction, [sn:107587] [tid:0]
34254000: system.cpu.commit: Committing instruction with [sn:107587] PC (0x13f04=>0x13f08).(0=>1)
34254000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f04=>0x13f08).(0=>1), [sn:107587]
34254000: system.cpu: Removing committed instruction [tid:0] PC (0x13f04=>0x13f08).(0=>1) [sn:107587]
34254000: global: RegFile: Access to int register 101, has data 0xd1c7c39f9f9fb9e4
34254000: system.cpu.commit: Trying to commit head instruction, [sn:107588] [tid:0]
34254000: system.cpu.commit: Committing instruction with [sn:107588] PC (0x13f08=>0x13f0c).(0=>1)
34254000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f08=>0x13f0c).(0=>1), [sn:107588]
34254000: system.cpu: Removing committed instruction [tid:0] PC (0x13f08=>0x13f0c).(0=>1) [sn:107588]
34254000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34254000: system.cpu.commit: [tid:0]: Marking PC (0x13f0c=>0x13f10).(0=>1), [sn:107589] ready within ROB.
34254000: system.cpu.commit: [tid:0]: Instruction [sn:107589] PC (0x13f0c=>0x13f10).(0=>1) is head of ROB and ready to commit
34254000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34254000: system.cpu.commit: Activity This Cycle.
34254000: system.cpu: FullO3CPU tick checkpoint 0
34254000: system.cpu: FullO3CPU tick checkpoint 0.1
34254000: system.cpu: FullO3CPU tick checkpoint 0.2
34254000: system.cpu: FullO3CPU tick checkpoint 0.3
34254000: system.cpu: FullO3CPU tick checkpoint 0.4
34254000: global: ~DefaultIEWDefaultCommit()
34254000: global: DynInst: [sn:107582] Instruction destroyed. Instcount for system.cpu = 23
34254000: global: ~BaseDynInst checkpoint 0
34254000: global: get into ~InstResult
34254000: global: DefaultIEWDefaultCommit()
34254000: system.cpu: FullO3CPU tick checkpoint 0.5
34254000: system.cpu: Activity: 11
34254000: system.cpu: FullO3CPU tick checkpoint 1
34254000: system.cpu: Removing instruction, [tid:0] [sn:107587] PC (0x13f04=>0x13f08).(0=>1)
 dest reg 0x56f139c : 0x56f14bc34254000: system.cpu: Removing instruction, [tid:0] [sn:107588] PC (0x13f08=>0x13f0c).(0=>1)
 dest reg 0x56f19a8 : 0x56f175c34254000: system.cpu: FullO3CPU tick checkpoint 2
34254000: system.cpu: Scheduling next tick!
34254500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34254500: system.cpu.fetch: Running stage.
34254500: system.cpu.fetch: There are no more threads available to fetch from.
34254500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34254500: system.cpu.decode: Processing [tid:0]
34254500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34254500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34254500: system.cpu.decode: [tid:0]: Processing instruction [sn:107605] with PC (0x13ef8=>0x13efc).(0=>1)
34254500: system.cpu.decode: [tid:0]: Processing instruction [sn:107606] with PC (0x13efc=>0x13f00).(0=>1)
34254500: system.cpu.decode: Activity this cycle.
34254500: system.cpu: Activity: 12
34254500: system.cpu.rename: Processing [tid:0]
34254500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 181, Free LQ: 31, Free SQ: 33, FreeRM 31(208 224 255 31 0)
34254500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34254500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 1
34254500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34254500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34254500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107588].
34254500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166952, [sn:107587].
34254500: system.cpu.rename: hb_it newPhysReg is 77 prevPhysReg is 190
34254500: system.cpu.freeList: Freeing register 190 (IntRegClass).
34254500: system.cpu.scoreboard: get into unset reg func reg id is 190
34254500: global: look up arch_reg is 15 , vir_reg is 190
34254500: global: lookup vir map for physical reg,vir_reg is 190 freelist freenum is 44
34254500: global: the phys_reg is 0x56f14e0, map size is 256
34254500: system.cpu.vir_freelist: Freeing register 104 (IntRegClass).
34254500: global: simpleFreeList addPhysReg 104, cnt_ref_size is 256
34254500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167708, [sn:107588].
34254500: system.cpu.rename: hb_it newPhysReg is 206 prevPhysReg is 253
34254500: system.cpu.freeList: Freeing register 253 (IntRegClass).
34254500: system.cpu.scoreboard: get into unset reg func reg id is 253
34254500: global: look up arch_reg is 14 , vir_reg is 253
34254500: global: lookup vir map for physical reg,vir_reg is 253 freelist freenum is 44
34254500: global: the phys_reg is 0x56f14e0, map size is 256
34254500: system.cpu.vir_freelist: Freeing register 104 (IntRegClass).
34254500: global: simpleFreeList addPhysReg 104, cnt_ref_size is 256
34254500: system.cpu.rename: remove commited inst finish
34254500: system.cpu.iew: Issue: Processing [tid:0]
34254500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34254500: system.cpu.iew: Execute: Executing instructions from IQ.
34254500: system.cpu.iew: Execute: Processing PC (0x13f00=>0x13f04).(0=>1), [tid:0] [sn:107593].
34254500: system.cpu.iew: iew checkpoint 0
34254500: system.cpu.iew: iew checkpoint 1 before exe
34254500: global: RegFile: Access to int register 116, has data 0x5020454e4f545359
34254500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34254500: global: the arch_reg is 15 , the vir reg is 189
34254500: global: look up arch_reg is 15 , vir_reg is 189
34254500: global: lookup vir map for physical reg,vir_reg is 189 freelist freenum is 45
34254500: global: the phys_reg is 0, map size is 256
34254500: global: get dest phys reg is 116
34254500: global: regval is 5773690924929667929
34254500: system.cpu: phys_reg is 116, val is 5773690924929667929
34254500: global: RegFile: Setting int register 116 to 0x5020454e4f545359
34254500: global: setScalarResult
34254500: global: get into ~InstResult
34254500: system.cpu.iew: iew checkpoint 2 after exe
34254500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34254500: system.cpu.iew: Execute: Executing instructions from IQ.
34254500: system.cpu.iew: Execute: Processing PC (0x13f08=>0x13f0c).(0=>1), [tid:0] [sn:107595].
34254500: system.cpu.iew: iew checkpoint 0
34254500: system.cpu.iew: iew checkpoint 1 before exe
34254500: global: RegFile: Access to int register 116, has data 0x5020454e4f545359
34254500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34254500: global: the arch_reg is 14 , the vir reg is 202
34254500: global: look up arch_reg is 14 , vir_reg is 202
34254500: global: lookup vir map for physical reg,vir_reg is 202 freelist freenum is 45
34254500: global: the phys_reg is 0, map size is 256
34254500: global: get dest phys reg is 157
34254500: global: regval is 9187201950435737471
34254500: system.cpu: phys_reg is 157, val is 9187201950435737471
34254500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34254500: global: setScalarResult
34254500: global: get into ~InstResult
34254500: system.cpu.iew: iew checkpoint 2 after exe
34254500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34254500: system.cpu.iew: Execute: Executing instructions from IQ.
34254500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107598].
34254500: system.cpu.iew: iew checkpoint 0
34254500: system.cpu.iew: iew checkpoint 1 before exe
34254500: global: RegFile: Access to int register 45, has data 0x1bab0
34254500: global: the arch_reg is 13 , the vir reg is 172
34254500: global: look up arch_reg is 13 , vir_reg is 172
34254500: global: lookup vir map for physical reg,vir_reg is 172 freelist freenum is 45
34254500: global: the phys_reg is 0, map size is 256
34254500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34254500: global: get dest phys reg is 66
34254500: global: regval is 113336
34254500: system.cpu: phys_reg is 66, val is 113336
34254500: global: RegFile: Setting int register 66 to 0x1bab8
34254500: global: setScalarResult
34254500: global: get into ~InstResult
34254500: system.cpu.iew: iew checkpoint 2 after exe
34254500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34254500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34254500: system.cpu.iew: Sending instructions to commit, [sn:107593] PC (0x13f00=>0x13f04).(0=>1).
34254500: system.cpu.iq: Waking dependents of completed instruction.
34254500: system.cpu.iq: Waking any dependents on vir_reg is 189(flat:189) and phys register 116 (IntRegClass).
34254500: system.cpu.iq: Waking up a dependent instruction, [sn:107594] PC (0x13f04=>0x13f08).(0=>1).
34254500: global: reWritePhysRegs rewrite vir_reg 189 to phys_reg 116
34254500: global: [sn:107594] has 2 ready out of 2 sources. RTI 0)
34254500: global: [sn:1] canIssue <extra arg>%
34254500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f04=>0x13f08).(0=>1) opclass:1 [sn:107594].
34254500: system.cpu.iq: addIfReady checkpoint 0
34254500: system.cpu.iew: writebackInsts checkpoint 1
34254500: system.cpu.iew: Setting virtual Destination Register 189
34254500: system.cpu.scoreboard: 1 setreg phys_reg is 189
34254500: system.cpu.scoreboard: Setting reg 189 as ready
34254500: system.cpu.iew: Sending instructions to commit, [sn:107595] PC (0x13f08=>0x13f0c).(0=>1).
34254500: system.cpu.iq: Waking dependents of completed instruction.
34254500: system.cpu.iq: Waking any dependents on vir_reg is 202(flat:202) and phys register 157 (IntRegClass).
34254500: system.cpu.iq: Waking up a dependent instruction, [sn:107596] PC (0x13f0c=>0x13f10).(0=>1).
34254500: global: reWritePhysRegs rewrite vir_reg 202 to phys_reg 157
34254500: global: [sn:107596] has 1 ready out of 2 sources. RTI 0)
34254500: global: [sn:0] canIssue <extra arg>%
34254500: system.cpu.iew: writebackInsts checkpoint 1
34254500: system.cpu.iew: Setting virtual Destination Register 202
34254500: system.cpu.scoreboard: 1 setreg phys_reg is 202
34254500: system.cpu.scoreboard: Setting reg 202 as ready
34254500: system.cpu.iew: Sending instructions to commit, [sn:107598] PC (0x13ef8=>0x13efc).(0=>1).
34254500: system.cpu.iq: Waking dependents of completed instruction.
34254500: system.cpu.iq: Waking any dependents on vir_reg is 172(flat:172) and phys register 66 (IntRegClass).
34254500: system.cpu.iq: Waking up a dependent instruction, [sn:107599] PC (0x13efc=>0x13f00).(0=>1).
34254500: global: reWritePhysRegs rewrite vir_reg 172 to phys_reg 66
34254500: global: [sn:107599] has 1 ready out of 1 sources. RTI 0)
34254500: global: [sn:1] canIssue <extra arg>%
34254500: system.cpu.iq: Checking if memory instruction can issue.
34254500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107599].
34254500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34254500: system.cpu.memDep0: Adding instruction [sn:107599] to the ready list.
34254500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107599].
34254500: system.cpu.iew: writebackInsts checkpoint 1
34254500: system.cpu.iew: Setting virtual Destination Register 172
34254500: system.cpu.scoreboard: 1 setreg phys_reg is 172
34254500: system.cpu.scoreboard: Setting reg 172 as ready
34254500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34254500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f04=>0x13f08).(0=>1) [sn:107594]
34254500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107599]
34254500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107599].
34254500: system.cpu.iew: Processing [tid:0]
34254500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107588]
34254500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34254500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34254500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34254500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34254500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34254500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34254500: system.cpu.iew: Activity this cycle.
34254500: system.cpu.commit: Getting instructions from Rename stage.
34254500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107600] [tid:0] into ROB.
34254500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34254500: system.cpu.rob: [tid:0] Now has 12 instructions.
34254500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107601] [tid:0] into ROB.
34254500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34254500: system.cpu.rob: [tid:0] Now has 13 instructions.
34254500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107602] [tid:0] into ROB.
34254500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34254500: system.cpu.rob: [tid:0] Now has 14 instructions.
34254500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107603] [tid:0] into ROB.
34254500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34254500: system.cpu.rob: [tid:0] Now has 15 instructions.
34254500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107604] [tid:0] into ROB.
34254500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34254500: system.cpu.rob: [tid:0] Now has 16 instructions.
34254500: system.cpu.commit: Trying to commit instructions in the ROB.
34254500: system.cpu.commit: Trying to commit head instruction, [sn:107589] [tid:0]
34254500: system.cpu.commit: Committing instruction with [sn:107589] PC (0x13f0c=>0x13f10).(0=>1)
34254500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f0c=>0x13f10).(0=>1), [sn:107589]
34254500: system.cpu: Removing committed instruction [tid:0] PC (0x13f0c=>0x13f10).(0=>1) [sn:107589]
34254500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34254500: system.cpu.commit: [tid:0]: Marking PC (0x13efc=>0x13f00).(0=>1), [sn:107592] ready within ROB.
34254500: system.cpu.commit: [tid:0]: Marking PC (0x13f10=>0x13ef8).(0=>1), [sn:107590] ready within ROB.
34254500: system.cpu.commit: [tid:0]: Instruction [sn:107590] PC (0x13f10=>0x13ef8).(0=>1) is head of ROB and ready to commit
34254500: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34254500: system.cpu.commit: Activity This Cycle.
34254500: system.cpu: FullO3CPU tick checkpoint 0
34254500: system.cpu: FullO3CPU tick checkpoint 0.1
34254500: system.cpu: FullO3CPU tick checkpoint 0.2
34254500: system.cpu: FullO3CPU tick checkpoint 0.3
34254500: system.cpu: FullO3CPU tick checkpoint 0.4
34254500: global: ~DefaultIEWDefaultCommit()
34254500: global: DynInst: [sn:107583] Instruction destroyed. Instcount for system.cpu = 22
34254500: global: ~BaseDynInst checkpoint 0
34254500: global: DynInst: [sn:107585] Instruction destroyed. Instcount for system.cpu = 21
34254500: global: ~BaseDynInst checkpoint 0
34254500: global: get into ~InstResult
34254500: global: DefaultIEWDefaultCommit()
34254500: system.cpu: FullO3CPU tick checkpoint 0.5
34254500: system.cpu: Activity: 11
34254500: system.cpu: FullO3CPU tick checkpoint 1
34254500: system.cpu: Removing instruction, [tid:0] [sn:107589] PC (0x13f0c=>0x13f10).(0=>1)
 dest reg 0x56f1b4c : 0x56f109034254500: system.cpu: FullO3CPU tick checkpoint 2
34254500: system.cpu: Scheduling next tick!
34255000: system.cpu.icache_port: Fetch unit received timing
34255000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34255000: system.cpu: CPU already running.
34255000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34255000: system.cpu.fetch: Activating stage.
34255000: system.cpu: Activity: 12
34255000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34255000: system.cpu.fetch: Running stage.
34255000: system.cpu.fetch: Attempting to fetch from [tid:0]
34255000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34255000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34255000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34255000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34255000: global: DynInst: [sn:107607] Instruction created. Instcount for system.cpu = 22
34255000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107607].
34255000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34255000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34255000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34255000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34255000: global: DynInst: [sn:107608] Instruction created. Instcount for system.cpu = 23
34255000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107608].
34255000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34255000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34255000: global: Requesting bytes 0x00c76733 from address 0x13f08
34255000: global: Decoding instruction 0x00c76733 at address 0x13f08
34255000: global: DynInst: [sn:107609] Instruction created. Instcount for system.cpu = 24
34255000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107609].
34255000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34255000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34255000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34255000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34255000: global: DynInst: [sn:107610] Instruction created. Instcount for system.cpu = 25
34255000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107610].
34255000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34255000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34255000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34255000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34255000: global: DynInst: [sn:107611] Instruction created. Instcount for system.cpu = 26
34255000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107611].
34255000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34255000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34255000: system.cpu.fetch: [tid:0]: [sn:107611]:  Branch predicted to be taken to (0x13ef8=>0x13efc).(0=>1).
34255000: system.cpu.fetch: [tid:0]: [sn:107611] Branch predicted to go to (0x13ef8=>0x13efc).(0=>1).
34255000: system.cpu.fetch: Branch detected with PC = (0x13f10=>0x13f14).(0=>1)
34255000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34255000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13ef8=>0x13efc).(0=>1).
34255000: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13ef8
34255000: system.cpu: CPU already running.
34255000: system.cpu.fetch: Fetch: Doing instruction read.
34255000: system.cpu.fetch: [tid:0]: Doing Icache access.
34255000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34255000: system.cpu.fetch: Deactivating stage.
34255000: system.cpu: Activity: 11
34255000: system.cpu.fetch: [tid:0][sn:107607]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34255000: system.cpu.fetch: [tid:0][sn:107608]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34255000: system.cpu.fetch: [tid:0][sn:107609]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34255000: system.cpu.fetch: [tid:0][sn:107610]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34255000: system.cpu.fetch: [tid:0][sn:107611]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34255000: system.cpu.fetch: Activity this cycle.
34255000: system.cpu: Activity: 12
34255000: system.cpu.decode: Processing [tid:0]
34255000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34255000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34255000: system.cpu.rename: Processing [tid:0]
34255000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 177, Free LQ: 31, Free SQ: 33, FreeRM 31(210 224 255 31 0)
34255000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34255000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34255000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34255000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34255000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34255000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34255000: system.cpu.rename: [tid:0]: Processing instruction [sn:107605] with PC (0x13ef8=>0x13efc).(0=>1).
34255000: system.cpu.rename: start rename src regs------------------------------------------------
34255000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 172
34255000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 172
34255000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34255000: system.cpu.scoreboard: getreg phys_reg is 172
34255000: global: look up arch_reg is 13 , vir_reg is 172
34255000: global: lookup vir map for physical reg,vir_reg is 172 freelist freenum is 44
34255000: global: the phys_reg is 0x56f1318, map size is 256
34255000: system.cpu.rename: [tid:0]: virtual Register 172 (flat: 172) is allocated.
34255000: global: [sn:107605] has 1 ready out of 1 sources. RTI 0)
34255000: global: [sn:1] canIssue <extra arg>%
34255000: global: idx is 0 , vir_renamed_src is 172, phys_renamed_src is 66
34255000: system.cpu.rename: start rename dst regs------------------------------------------------
34255000: system.cpu.rename: renameDestRegs checkpoint 0
34255000: global: get into unified rename func
34255000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34255000: global: Renamed reg IntRegClass{13} to vir reg 40 (40) old mapping was 172 (172)
34255000: system.cpu.rename: Dest Rename result[0] is 40
34255000: system.cpu.scoreboard: get into unset reg func reg id is 40
34255000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 40 phys_reg is NULL 0.
34255000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107605]. PC (0x13ef8=>0x13efc).(0=>1)
34255000: global: idx is 0, renamd_virdest is 40, renamed_dest should be NULL and is 0, previous_rename is 172
34255000: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34255000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34255000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34255000: system.cpu.rename: [tid:0]: Processing instruction [sn:107606] with PC (0x13efc=>0x13f00).(0=>1).
34255000: system.cpu.rename: start rename src regs------------------------------------------------
34255000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 40
34255000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 40
34255000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34255000: system.cpu.scoreboard: getreg phys_reg is 40
34255000: system.cpu.rename: [tid:0]:virtual Register 40 (phys: 40) is not allocated.
34255000: global: idx is 0, vir_src is 40, physical reg is not allocated yet
34255000: system.cpu.rename: start rename dst regs------------------------------------------------
34255000: system.cpu.rename: renameDestRegs checkpoint 0
34255000: global: get into unified rename func
34255000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34255000: global: Renamed reg IntRegClass{14} to vir reg 208 (208) old mapping was 75 (75)
34255000: system.cpu.rename: Dest Rename result[0] is 208
34255000: system.cpu.scoreboard: get into unset reg func reg id is 208
34255000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 208 phys_reg is NULL 0.
34255000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107606]. PC (0x13efc=>0x13f00).(0=>1)
34255000: global: idx is 0, renamd_virdest is 208, renamed_dest should be NULL and is 0, previous_rename is 75
34255000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34255000: system.cpu.rename: Activity this cycle.
34255000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107589].
34255000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165596, [sn:107589].
34255000: system.cpu.rename: hb_it newPhysReg is 241 prevPhysReg is 77
34255000: system.cpu.freeList: Freeing register 77 (IntRegClass).
34255000: system.cpu.scoreboard: get into unset reg func reg id is 77
34255000: global: look up arch_reg is 15 , vir_reg is 77
34255000: global: lookup vir map for physical reg,vir_reg is 77 freelist freenum is 44
34255000: global: the phys_reg is 0x56f14bc, map size is 256
34255000: system.cpu.vir_freelist: Freeing register 101 (IntRegClass).
34255000: global: simpleFreeList addPhysReg 101, cnt_ref_size is 256
34255000: system.cpu.rename: remove commited inst finish
34255000: system.cpu.iew: Issue: Processing [tid:0]
34255000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34255000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107600] [tid:0] to IQ.
34255000: system.cpu.iq: Adding instruction [sn:107600] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34255000: system.cpu.iq: iq checkpoint 0
34255000: system.cpu.iq: total_src_regs is 2
34255000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 17 that is being added to the dependency chain.
34255000: system.cpu.iq: iq checkpoint 1
34255000: system.cpu.iq: total dest regs is 1
34255000: system.cpu.iq: renamed vir reg is 70
34255000: system.cpu.iq: phys_reg is NULL
34255000: system.cpu.iq: iq checkpoint 2
34255000: system.cpu.iew: add to iq end
34255000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107601] [tid:0] to IQ.
34255000: system.cpu.iq: Adding instruction [sn:107601] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34255000: system.cpu.iq: iq checkpoint 0
34255000: system.cpu.iq: total_src_regs is 2
34255000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 70 that is being added to the dependency chain.
34255000: system.cpu.iq: iq checkpoint 1
34255000: system.cpu.iq: total dest regs is 1
34255000: system.cpu.iq: renamed vir reg is 212
34255000: system.cpu.iq: phys_reg is NULL
34255000: system.cpu.iq: iq checkpoint 2
34255000: system.cpu.iew: add to iq end
34255000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107602] [tid:0] to IQ.
34255000: system.cpu.iq: Adding instruction [sn:107602] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34255000: system.cpu.iq: iq checkpoint 0
34255000: system.cpu.iq: total_src_regs is 2
34255000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 17 that is being added to the dependency chain.
34255000: system.cpu.iq: iq checkpoint 1
34255000: system.cpu.iq: total dest regs is 1
34255000: system.cpu.iq: renamed vir reg is 75
34255000: system.cpu.iq: phys_reg is NULL
34255000: system.cpu.iq: iq checkpoint 2
34255000: system.cpu.iew: add to iq end
34255000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107603] [tid:0] to IQ.
34255000: system.cpu.iq: Adding instruction [sn:107603] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34255000: system.cpu.iq: iq checkpoint 0
34255000: system.cpu.iq: total_src_regs is 2
34255000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 212 that is being added to the dependency chain.
34255000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 75 that is being added to the dependency chain.
34255000: system.cpu.iq: iq checkpoint 1
34255000: system.cpu.iq: total dest regs is 1
34255000: system.cpu.iq: renamed vir reg is 53
34255000: system.cpu.iq: phys_reg is NULL
34255000: system.cpu.iq: iq checkpoint 2
34255000: system.cpu.iew: add to iq end
34255000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107604] [tid:0] to IQ.
34255000: system.cpu.iq: Adding instruction [sn:107604] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34255000: system.cpu.iq: iq checkpoint 0
34255000: system.cpu.iq: total_src_regs is 2
34255000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 53 that is being added to the dependency chain.
34255000: system.cpu.iq: iq checkpoint 1
34255000: system.cpu.iq: total dest regs is 0
34255000: system.cpu.iq: iq checkpoint 2
34255000: system.cpu.iew: add to iq end
34255000: system.cpu.iew: Execute: Executing instructions from IQ.
34255000: system.cpu.iew: Execute: Processing PC (0x13f04=>0x13f08).(0=>1), [tid:0] [sn:107594].
34255000: system.cpu.iew: iew checkpoint 0
34255000: system.cpu.iew: iew checkpoint 1 before exe
34255000: global: RegFile: Access to int register 116, has data 0x5020454e4f545359
34255000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34255000: global: the arch_reg is 15 , the vir reg is 97
34255000: global: look up arch_reg is 15 , vir_reg is 97
34255000: global: lookup vir map for physical reg,vir_reg is 97 freelist freenum is 45
34255000: global: the phys_reg is 0, map size is 256
34255000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34255000: global: get dest phys reg is 203
34255000: global: regval is 14960892875365405400
34255000: system.cpu: phys_reg is 203, val is 14960892875365405400
34255000: global: RegFile: Setting int register 203 to 0xcf9fc4cdced3d2d8
34255000: global: setScalarResult
34255000: global: get into ~InstResult
34255000: system.cpu.iew: iew checkpoint 2 after exe
34255000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34255000: system.cpu.iew: Execute: Executing instructions from IQ.
34255000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107599].
34255000: system.cpu.iew: iew checkpoint 0
34255000: system.cpu.iew: Execute: Calculating address for memory reference.
34255000: system.cpu.iew: iew is load checkpoint 1
34255000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107599]
34255000: global: RegFile: Access to int register 66, has data 0x1bab8
34255000: system.cpu.iew.lsq.thread0: Read called, load idx: 7, store idx: 2, storeHead: 1 addr: 0xbab0
34255000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107599] PC (0x13efc=>0x13f00).(0=>1)
34255000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34255000: system.cpu.iew: Sending instructions to commit, [sn:107594] PC (0x13f04=>0x13f08).(0=>1).
34255000: system.cpu.iq: Waking dependents of completed instruction.
34255000: system.cpu.iq: Waking any dependents on vir_reg is 97(flat:97) and phys register 203 (IntRegClass).
34255000: system.cpu.iq: Waking up a dependent instruction, [sn:107596] PC (0x13f0c=>0x13f10).(0=>1).
34255000: global: reWritePhysRegs rewrite vir_reg 97 to phys_reg 203
34255000: global: [sn:107596] has 2 ready out of 2 sources. RTI 0)
34255000: global: [sn:1] canIssue <extra arg>%
34255000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f0c=>0x13f10).(0=>1) opclass:1 [sn:107596].
34255000: system.cpu.iq: addIfReady checkpoint 0
34255000: system.cpu.iew: writebackInsts checkpoint 1
34255000: system.cpu.iew: Setting virtual Destination Register 97
34255000: system.cpu.scoreboard: 1 setreg phys_reg is 97
34255000: system.cpu.scoreboard: Setting reg 97 as ready
34255000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34255000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f0c=>0x13f10).(0=>1) [sn:107596]
34255000: system.cpu.iew: Processing [tid:0]
34255000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107589]
34255000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34255000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34255000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34255000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34255000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34255000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34255000: system.cpu.iew: Activity this cycle.
34255000: system.cpu.commit: Getting instructions from Rename stage.
34255000: system.cpu.commit: Trying to commit instructions in the ROB.
34255000: system.cpu.commit: Trying to commit head instruction, [sn:107590] [tid:0]
34255000: system.cpu.commit: Committing instruction with [sn:107590] PC (0x13f10=>0x13ef8).(0=>1)
34255000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f10=>0x13ef8).(0=>1), [sn:107590]
34255000: system.cpu: Removing committed instruction [tid:0] PC (0x13f10=>0x13ef8).(0=>1) [sn:107590]
34255000: system.cpu.commit: Trying to commit head instruction, [sn:107591] [tid:0]
34255000: system.cpu.commit: Committing instruction with [sn:107591] PC (0x13ef8=>0x13efc).(0=>1)
34255000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107591]
34255000: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107591]
34255000: global: RegFile: Access to int register 45, has data 0x1bab0
34255000: system.cpu.commit: Trying to commit head instruction, [sn:107592] [tid:0]
34255000: system.cpu.commit: Committing instruction with [sn:107592] PC (0x13efc=>0x13f00).(0=>1)
34255000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13efc=>0x13f00).(0=>1), [sn:107592]
34255000: system.cpu: Removing committed instruction [tid:0] PC (0x13efc=>0x13f00).(0=>1) [sn:107592]
34255000: global: RegFile: Access to int register 116, has data 0x5020454e4f545359
34255000: system.cpu.commit: [tid:0]: Marking PC (0x13f00=>0x13f04).(0=>1), [sn:107593] ready within ROB.
34255000: system.cpu.commit: [tid:0]: Marking PC (0x13f08=>0x13f0c).(0=>1), [sn:107595] ready within ROB.
34255000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107598] ready within ROB.
34255000: system.cpu.commit: [tid:0]: Instruction [sn:107593] PC (0x13f00=>0x13f04).(0=>1) is head of ROB and ready to commit
34255000: system.cpu.commit: [tid:0]: ROB has 12 insts & 180 free entries.
34255000: system.cpu.commit: Activity This Cycle.
34255000: system.cpu: FullO3CPU tick checkpoint 0
34255000: system.cpu: FullO3CPU tick checkpoint 0.1
34255000: system.cpu: FullO3CPU tick checkpoint 0.2
34255000: system.cpu: FullO3CPU tick checkpoint 0.3
34255000: system.cpu: FullO3CPU tick checkpoint 0.4
34255000: global: ~DefaultIEWDefaultCommit()
34255000: global: DynInst: [sn:107588] Instruction destroyed. Instcount for system.cpu = 25
34255000: global: ~BaseDynInst checkpoint 0
34255000: global: get into ~InstResult
34255000: global: DynInst: [sn:107586] Instruction destroyed. Instcount for system.cpu = 24
34255000: global: ~BaseDynInst checkpoint 0
34255000: global: get into ~InstResult
34255000: global: DefaultIEWDefaultCommit()
34255000: system.cpu: FullO3CPU tick checkpoint 0.5
34255000: system.cpu: Activity: 11
34255000: system.cpu: FullO3CPU tick checkpoint 1
34255000: system.cpu: Removing instruction, [tid:0] [sn:107590] PC (0x13f10=>0x13ef8).(0=>1)
 dest reg 0x56f1300 : 0x56f126434255000: system.cpu: Removing instruction, [tid:0] [sn:107591] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f1600 : 0x56f121c34255000: system.cpu: Removing instruction, [tid:0] [sn:107592] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f1744 : 0x56f157034255000: system.cpu: FullO3CPU tick checkpoint 2
34255000: system.cpu: Scheduling next tick!
34255500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34255500: system.cpu.fetch: Running stage.
34255500: system.cpu.fetch: There are no more threads available to fetch from.
34255500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34255500: system.cpu.decode: Processing [tid:0]
34255500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34255500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34255500: system.cpu.decode: [tid:0]: Processing instruction [sn:107607] with PC (0x13f00=>0x13f04).(0=>1)
34255500: system.cpu.decode: [tid:0]: Processing instruction [sn:107608] with PC (0x13f04=>0x13f08).(0=>1)
34255500: system.cpu.decode: [tid:0]: Processing instruction [sn:107609] with PC (0x13f08=>0x13f0c).(0=>1)
34255500: system.cpu.decode: [tid:0]: Processing instruction [sn:107610] with PC (0x13f0c=>0x13f10).(0=>1)
34255500: system.cpu.decode: [tid:0]: Processing instruction [sn:107611] with PC (0x13f10=>0x13f14).(0=>1)
34255500: system.cpu.decode: Activity this cycle.
34255500: system.cpu: Activity: 12
34255500: system.cpu.rename: Processing [tid:0]
34255500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 180, Free LQ: 31, Free SQ: 33, FreeRM 31(209 224 255 31 0)
34255500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34255500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34255500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34255500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34255500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=14), until [sn:107592].
34255500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166424, [sn:107591].
34255500: system.cpu.rename: hb_it newPhysReg is 128 prevPhysReg is 146
34255500: system.cpu.freeList: Freeing register 146 (IntRegClass).
34255500: system.cpu.scoreboard: get into unset reg func reg id is 146
34255500: global: look up arch_reg is 13 , vir_reg is 146
34255500: global: lookup vir map for physical reg,vir_reg is 146 freelist freenum is 44
34255500: global: the phys_reg is 0x56f11f8, map size is 256
34255500: system.cpu.vir_freelist: Freeing register 42 (IntRegClass).
34255500: global: simpleFreeList addPhysReg 42, cnt_ref_size is 256
34255500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167144, [sn:107592].
34255500: system.cpu.rename: hb_it newPhysReg is 155 prevPhysReg is 206
34255500: system.cpu.freeList: Freeing register 206 (IntRegClass).
34255500: system.cpu.scoreboard: get into unset reg func reg id is 206
34255500: global: look up arch_reg is 14 , vir_reg is 206
34255500: global: lookup vir map for physical reg,vir_reg is 206 freelist freenum is 45
34255500: global: the phys_reg is 0x56f175c, map size is 256
34255500: system.cpu.vir_freelist: Freeing register 157 (IntRegClass).
34255500: global: simpleFreeList addPhysReg 157, cnt_ref_size is 256
34255500: system.cpu.rename: remove commited inst finish
34255500: system.cpu.iew: Issue: Processing [tid:0]
34255500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34255500: system.cpu.iew: Execute: Executing instructions from IQ.
34255500: system.cpu.iew: Execute: Processing PC (0x13f0c=>0x13f10).(0=>1), [tid:0] [sn:107596].
34255500: system.cpu.iew: iew checkpoint 0
34255500: system.cpu.iew: iew checkpoint 1 before exe
34255500: global: RegFile: Access to int register 203, has data 0xcf9fc4cdced3d2d8
34255500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34255500: global: the arch_reg is 15 , the vir reg is 149
34255500: global: look up arch_reg is 15 , vir_reg is 149
34255500: global: lookup vir map for physical reg,vir_reg is 149 freelist freenum is 45
34255500: global: the phys_reg is 0, map size is 256
34255500: global: get dest phys reg is 12
34255500: global: regval is 18446744073709551615
34255500: system.cpu: phys_reg is 12, val is 18446744073709551615
34255500: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34255500: global: setScalarResult
34255500: global: get into ~InstResult
34255500: system.cpu.iew: iew checkpoint 2 after exe
34255500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34255500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34255500: system.cpu.iew: Sending instructions to commit, [sn:107596] PC (0x13f0c=>0x13f10).(0=>1).
34255500: system.cpu.iq: Waking dependents of completed instruction.
34255500: system.cpu.iq: Waking any dependents on vir_reg is 149(flat:149) and phys register 12 (IntRegClass).
34255500: system.cpu.iq: Waking up a dependent instruction, [sn:107597] PC (0x13f10=>0x13f14).(0=>1).
34255500: global: reWritePhysRegs rewrite vir_reg 149 to phys_reg 12
34255500: global: [sn:107597] has 2 ready out of 2 sources. RTI 0)
34255500: global: [sn:1] canIssue <extra arg>%
34255500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f10=>0x13f14).(0=>1) opclass:1 [sn:107597].
34255500: system.cpu.iq: addIfReady checkpoint 0
34255500: system.cpu.iew: writebackInsts checkpoint 1
34255500: system.cpu.iew: Setting virtual Destination Register 149
34255500: system.cpu.scoreboard: 1 setreg phys_reg is 149
34255500: system.cpu.scoreboard: Setting reg 149 as ready
34255500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34255500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f10=>0x13f14).(0=>1) [sn:107597]
34255500: system.cpu.iew: Processing [tid:0]
34255500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13efc=>0x13f00).(0=>1)
34255500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107592]
34255500: global: DynInst: [sn:107591] Instruction destroyed. Instcount for system.cpu = 23
34255500: global: ~BaseDynInst checkpoint 0
34255500: global: get into ~InstResult
34255500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34255500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34255500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34255500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34255500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34255500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34255500: system.cpu.iew: Activity this cycle.
34255500: system.cpu.commit: Getting instructions from Rename stage.
34255500: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107605] [tid:0] into ROB.
34255500: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34255500: system.cpu.rob: [tid:0] Now has 13 instructions.
34255500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107606] [tid:0] into ROB.
34255500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34255500: system.cpu.rob: [tid:0] Now has 14 instructions.
34255500: system.cpu.commit: Trying to commit instructions in the ROB.
34255500: system.cpu.commit: Trying to commit head instruction, [sn:107593] [tid:0]
34255500: system.cpu.commit: Committing instruction with [sn:107593] PC (0x13f00=>0x13f04).(0=>1)
34255500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f00=>0x13f04).(0=>1), [sn:107593]
34255500: system.cpu: Removing committed instruction [tid:0] PC (0x13f00=>0x13f04).(0=>1) [sn:107593]
34255500: global: RegFile: Access to int register 116, has data 0x5020454e4f545359
34255500: system.cpu.commit: [tid:0]: Marking PC (0x13f04=>0x13f08).(0=>1), [sn:107594] ready within ROB.
34255500: system.cpu.commit: [tid:0]: Instruction [sn:107594] PC (0x13f04=>0x13f08).(0=>1) is head of ROB and ready to commit
34255500: system.cpu.commit: [tid:0]: ROB has 13 insts & 179 free entries.
34255500: system.cpu.commit: Activity This Cycle.
34255500: system.cpu: FullO3CPU tick checkpoint 0
34255500: system.cpu: FullO3CPU tick checkpoint 0.1
34255500: system.cpu: FullO3CPU tick checkpoint 0.2
34255500: system.cpu: FullO3CPU tick checkpoint 0.3
34255500: system.cpu: FullO3CPU tick checkpoint 0.4
34255500: global: ~DefaultIEWDefaultCommit()
34255500: global: DynInst: [sn:107587] Instruction destroyed. Instcount for system.cpu = 22
34255500: global: ~BaseDynInst checkpoint 0
34255500: global: get into ~InstResult
34255500: global: DefaultIEWDefaultCommit()
34255500: system.cpu: FullO3CPU tick checkpoint 0.5
34255500: system.cpu: Activity: 11
34255500: system.cpu: FullO3CPU tick checkpoint 1
34255500: system.cpu: Removing instruction, [tid:0] [sn:107593] PC (0x13f00=>0x13f04).(0=>1)
 dest reg 0x56f18dc : 0x56f157034255500: system.cpu: FullO3CPU tick checkpoint 2
34255500: system.cpu: Scheduling next tick!
34256000: system.cpu: CPU already running.
34256000: global: the arch_reg is 14 , the vir reg is 17
34256000: global: look up arch_reg is 14 , vir_reg is 17
34256000: global: lookup vir map for physical reg,vir_reg is 17 freelist freenum is 45
34256000: global: the phys_reg is 0, map size is 256
34256000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34256000: global: get dest phys reg is 150
34256000: global: regval is 2318312851137580882
34256000: system.cpu: phys_reg is 150, val is 2318312851137580882
34256000: global: RegFile: Setting int register 150 to 0x202c4d4152474f52
34256000: global: setScalarResult
34256000: global: get into ~InstResult
34256000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34256000: system.cpu.iew: Activity this cycle.
34256000: system.cpu: Activity: 12
34256000: system.cpu.icache_port: Fetch unit received timing
34256000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34256000: system.cpu: CPU already running.
34256000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34256000: system.cpu.fetch: Activating stage.
34256000: system.cpu: Activity: 13
34256000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34256000: system.cpu.fetch: Running stage.
34256000: system.cpu.fetch: Attempting to fetch from [tid:0]
34256000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34256000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34256000: global: Requesting bytes 0x00868693 from address 0x13ef8
34256000: global: Decoding instruction 0x00868693 at address 0x13ef8
34256000: global: DynInst: [sn:107612] Instruction created. Instcount for system.cpu = 23
34256000: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107612].
34256000: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34256000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34256000: global: Requesting bytes 0xff86b703 from address 0x13efc
34256000: global: Decoding instruction 0xff86b703 at address 0x13efc
34256000: global: DynInst: [sn:107613] Instruction created. Instcount for system.cpu = 24
34256000: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107613].
34256000: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34256000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34256000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34256000: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34256000: system.cpu: CPU already running.
34256000: system.cpu.fetch: Fetch: Doing instruction read.
34256000: system.cpu.fetch: [tid:0]: Doing Icache access.
34256000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34256000: system.cpu.fetch: Deactivating stage.
34256000: system.cpu: Activity: 12
34256000: system.cpu.fetch: [tid:0][sn:107612]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34256000: system.cpu.fetch: [tid:0][sn:107613]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34256000: system.cpu.fetch: Activity this cycle.
34256000: system.cpu.decode: Processing [tid:0]
34256000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34256000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34256000: system.cpu.rename: Processing [tid:0]
34256000: system.cpu.rename: [tid:0]: Free IQ: 58, Free ROB: 179, Free LQ: 32, Free SQ: 33, FreeRM 31(211 224 255 31 0)
34256000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34256000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34256000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34256000: system.cpu.rename: [tid:0]: 5 available instructions to send iew.
34256000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34256000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34256000: system.cpu.rename: [tid:0]: Processing instruction [sn:107607] with PC (0x13f00=>0x13f04).(0=>1).
34256000: system.cpu.rename: start rename src regs------------------------------------------------
34256000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 208
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 208
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 208
34256000: system.cpu.rename: [tid:0]:virtual Register 208 (phys: 208) is not allocated.
34256000: global: idx is 0, vir_src is 208, physical reg is not allocated yet
34256000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 48
34256000: global: look up arch_reg is 12 , vir_reg is 48
34256000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34256000: global: the phys_reg is 0x56f175c, map size is 256
34256000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34256000: global: [sn:107607] has 1 ready out of 2 sources. RTI 0)
34256000: global: [sn:0] canIssue <extra arg>%
34256000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34256000: system.cpu.rename: start rename dst regs------------------------------------------------
34256000: system.cpu.rename: renameDestRegs checkpoint 0
34256000: global: get into unified rename func
34256000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34256000: global: Renamed reg IntRegClass{15} to vir reg 178 (178) old mapping was 53 (53)
34256000: system.cpu.rename: Dest Rename result[0] is 178
34256000: system.cpu.scoreboard: get into unset reg func reg id is 178
34256000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 178 phys_reg is NULL 0.
34256000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107607]. PC (0x13f00=>0x13f04).(0=>1)
34256000: global: idx is 0, renamd_virdest is 178, renamed_dest should be NULL and is 0, previous_rename is 53
34256000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34256000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34256000: system.cpu.rename: [tid:0]: Processing instruction [sn:107608] with PC (0x13f04=>0x13f08).(0=>1).
34256000: system.cpu.rename: start rename src regs------------------------------------------------
34256000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 178
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 178
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 178
34256000: system.cpu.rename: [tid:0]:virtual Register 178 (phys: 178) is not allocated.
34256000: global: idx is 0, vir_src is 178, physical reg is not allocated yet
34256000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 48
34256000: global: look up arch_reg is 12 , vir_reg is 48
34256000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34256000: global: the phys_reg is 0x56f175c, map size is 256
34256000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34256000: global: [sn:107608] has 1 ready out of 2 sources. RTI 0)
34256000: global: [sn:0] canIssue <extra arg>%
34256000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34256000: system.cpu.rename: start rename dst regs------------------------------------------------
34256000: system.cpu.rename: renameDestRegs checkpoint 0
34256000: global: get into unified rename func
34256000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34256000: global: Renamed reg IntRegClass{15} to vir reg 103 (103) old mapping was 178 (178)
34256000: system.cpu.rename: Dest Rename result[0] is 103
34256000: system.cpu.scoreboard: get into unset reg func reg id is 103
34256000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 103 phys_reg is NULL 0.
34256000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107608]. PC (0x13f04=>0x13f08).(0=>1)
34256000: global: idx is 0, renamd_virdest is 103, renamed_dest should be NULL and is 0, previous_rename is 178
34256000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34256000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34256000: system.cpu.rename: [tid:0]: Processing instruction [sn:107609] with PC (0x13f08=>0x13f0c).(0=>1).
34256000: system.cpu.rename: start rename src regs------------------------------------------------
34256000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 208
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 208
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 208
34256000: system.cpu.rename: [tid:0]:virtual Register 208 (phys: 208) is not allocated.
34256000: global: idx is 0, vir_src is 208, physical reg is not allocated yet
34256000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 48
34256000: global: look up arch_reg is 12 , vir_reg is 48
34256000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 44
34256000: global: the phys_reg is 0x56f175c, map size is 256
34256000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34256000: global: [sn:107609] has 1 ready out of 2 sources. RTI 0)
34256000: global: [sn:0] canIssue <extra arg>%
34256000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34256000: system.cpu.rename: start rename dst regs------------------------------------------------
34256000: system.cpu.rename: renameDestRegs checkpoint 0
34256000: global: get into unified rename func
34256000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34256000: global: Renamed reg IntRegClass{14} to vir reg 119 (119) old mapping was 208 (208)
34256000: system.cpu.rename: Dest Rename result[0] is 119
34256000: system.cpu.scoreboard: get into unset reg func reg id is 119
34256000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 119 phys_reg is NULL 0.
34256000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107609]. PC (0x13f08=>0x13f0c).(0=>1)
34256000: global: idx is 0, renamd_virdest is 119, renamed_dest should be NULL and is 0, previous_rename is 208
34256000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34256000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34256000: system.cpu.rename: [tid:0]: Processing instruction [sn:107610] with PC (0x13f0c=>0x13f10).(0=>1).
34256000: system.cpu.rename: start rename src regs------------------------------------------------
34256000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 103
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 103
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 103
34256000: system.cpu.rename: [tid:0]:virtual Register 103 (phys: 103) is not allocated.
34256000: global: idx is 0, vir_src is 103, physical reg is not allocated yet
34256000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 119
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 119
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 119
34256000: system.cpu.rename: [tid:0]:virtual Register 119 (phys: 119) is not allocated.
34256000: global: idx is 1, vir_src is 119, physical reg is not allocated yet
34256000: system.cpu.rename: start rename dst regs------------------------------------------------
34256000: system.cpu.rename: renameDestRegs checkpoint 0
34256000: global: get into unified rename func
34256000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34256000: global: Renamed reg IntRegClass{15} to vir reg 59 (59) old mapping was 103 (103)
34256000: system.cpu.rename: Dest Rename result[0] is 59
34256000: system.cpu.scoreboard: get into unset reg func reg id is 59
34256000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 59 phys_reg is NULL 0.
34256000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107610]. PC (0x13f0c=>0x13f10).(0=>1)
34256000: global: idx is 0, renamd_virdest is 59, renamed_dest should be NULL and is 0, previous_rename is 103
34256000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34256000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34256000: system.cpu.rename: [tid:0]: Processing instruction [sn:107611] with PC (0x13f10=>0x13f14).(0=>1).
34256000: system.cpu.rename: start rename src regs------------------------------------------------
34256000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 59
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 59
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 59
34256000: system.cpu.rename: [tid:0]:virtual Register 59 (phys: 59) is not allocated.
34256000: global: idx is 0, vir_src is 59, physical reg is not allocated yet
34256000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34256000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34256000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34256000: system.cpu.scoreboard: getreg phys_reg is 158
34256000: global: look up arch_reg is 11 , vir_reg is 158
34256000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 44
34256000: global: the phys_reg is 0x56f1090, map size is 256
34256000: system.cpu.rename: [tid:0]: virtual Register 158 (flat: 158) is allocated.
34256000: global: [sn:107611] has 1 ready out of 2 sources. RTI 0)
34256000: global: [sn:0] canIssue <extra arg>%
34256000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34256000: system.cpu.rename: start rename dst regs------------------------------------------------
34256000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34256000: system.cpu.rename: Activity this cycle.
34256000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=16), until [sn:107593].
34256000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167564, [sn:107593].
34256000: system.cpu.rename: hb_it newPhysReg is 189 prevPhysReg is 241
34256000: system.cpu.freeList: Freeing register 241 (IntRegClass).
34256000: system.cpu.scoreboard: get into unset reg func reg id is 241
34256000: global: look up arch_reg is 15 , vir_reg is 241
34256000: global: lookup vir map for physical reg,vir_reg is 241 freelist freenum is 44
34256000: global: the phys_reg is 0x56f1090, map size is 256
34256000: system.cpu.vir_freelist: Freeing register 12 (IntRegClass).
34256000: global: simpleFreeList addPhysReg 12, cnt_ref_size is 256
34256000: system.cpu.rename: remove commited inst finish
34256000: system.cpu.iew: Issue: Processing [tid:0]
34256000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34256000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107605] [tid:0] to IQ.
34256000: system.cpu.iq: Adding instruction [sn:107605] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34256000: system.cpu.iq: iq checkpoint 0
34256000: system.cpu.iq: total_src_regs is 1
34256000: system.cpu.iq: iq checkpoint 1
34256000: system.cpu.iq: total dest regs is 1
34256000: system.cpu.iq: renamed vir reg is 40
34256000: system.cpu.iq: phys_reg is NULL
34256000: system.cpu.iq: iq checkpoint 2
34256000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107605].
34256000: system.cpu.iq: addIfReady checkpoint 0
34256000: system.cpu.iew: add to iq end
34256000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107606] [tid:0] to IQ.
34256000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34256000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:8 [sn:107606]
34256000: system.cpu.iq: Adding instruction [sn:107606] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34256000: system.cpu.iq: iq checkpoint 0
34256000: system.cpu.iq: total_src_regs is 1
34256000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 40 that is being added to the dependency chain.
34256000: system.cpu.iq: iq checkpoint 1
34256000: system.cpu.iq: total dest regs is 1
34256000: system.cpu.iq: renamed vir reg is 208
34256000: system.cpu.iq: phys_reg is NULL
34256000: system.cpu.iq: iq checkpoint 2
34256000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34256000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107606].
34256000: system.cpu.iew: add to iq end
34256000: system.cpu.iew: Execute: Executing instructions from IQ.
34256000: system.cpu.iew: Execute: Processing PC (0x13f10=>0x13f14).(0=>1), [tid:0] [sn:107597].
34256000: system.cpu.iew: iew checkpoint 0
34256000: system.cpu.iew: iew checkpoint 1 before exe
34256000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34256000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34256000: system.cpu.iew: iew checkpoint 2 after exe
34256000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34256000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34256000: system.cpu.iew: Sending instructions to commit, [sn:107599] PC (0x13efc=>0x13f00).(0=>1).
34256000: system.cpu.iq: Waking dependents of completed instruction.
34256000: system.cpu.iq: Completing mem instruction PC: (0x13efc=>0x13f00).(0=>1) [sn:107599]
34256000: system.cpu.memDep0: Completed mem instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107599].
34256000: system.cpu.iq: Waking any dependents on vir_reg is 17(flat:17) and phys register 150 (IntRegClass).
34256000: system.cpu.iq: Waking up a dependent instruction, [sn:107602] PC (0x13f08=>0x13f0c).(0=>1).
34256000: global: reWritePhysRegs rewrite vir_reg 17 to phys_reg 150
34256000: global: [sn:107602] has 2 ready out of 2 sources. RTI 0)
34256000: global: [sn:1] canIssue <extra arg>%
34256000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f08=>0x13f0c).(0=>1) opclass:1 [sn:107602].
34256000: system.cpu.iq: addIfReady checkpoint 0
34256000: system.cpu.iq: Waking up a dependent instruction, [sn:107600] PC (0x13f00=>0x13f04).(0=>1).
34256000: global: reWritePhysRegs rewrite vir_reg 17 to phys_reg 150
34256000: global: [sn:107600] has 2 ready out of 2 sources. RTI 0)
34256000: global: [sn:1] canIssue <extra arg>%
34256000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f00=>0x13f04).(0=>1) opclass:1 [sn:107600].
34256000: system.cpu.iq: addIfReady checkpoint 0
34256000: system.cpu.iew: writebackInsts checkpoint 1
34256000: system.cpu.iew: Setting virtual Destination Register 17
34256000: system.cpu.scoreboard: 1 setreg phys_reg is 17
34256000: system.cpu.scoreboard: Setting reg 17 as ready
34256000: system.cpu.iew: Sending instructions to commit, [sn:107597] PC (0x13f10=>0x13ef8).(0=>1).
34256000: system.cpu.iq: Waking dependents of completed instruction.
34256000: system.cpu.iew: writebackInsts checkpoint 1
34256000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34256000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f00=>0x13f04).(0=>1) [sn:107600]
34256000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f08=>0x13f0c).(0=>1) [sn:107602]
34256000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107605]
34256000: system.cpu.iew: Processing [tid:0]
34256000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107593]
34256000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34256000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34256000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34256000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34256000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34256000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34256000: system.cpu.iew: Activity this cycle.
34256000: system.cpu.commit: Getting instructions from Rename stage.
34256000: system.cpu.commit: Trying to commit instructions in the ROB.
34256000: system.cpu.commit: Trying to commit head instruction, [sn:107594] [tid:0]
34256000: system.cpu.commit: Committing instruction with [sn:107594] PC (0x13f04=>0x13f08).(0=>1)
34256000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f04=>0x13f08).(0=>1), [sn:107594]
34256000: system.cpu: Removing committed instruction [tid:0] PC (0x13f04=>0x13f08).(0=>1) [sn:107594]
34256000: global: RegFile: Access to int register 203, has data 0xcf9fc4cdced3d2d8
34256000: system.cpu.commit: Trying to commit head instruction, [sn:107595] [tid:0]
34256000: system.cpu.commit: Committing instruction with [sn:107595] PC (0x13f08=>0x13f0c).(0=>1)
34256000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f08=>0x13f0c).(0=>1), [sn:107595]
34256000: system.cpu: Removing committed instruction [tid:0] PC (0x13f08=>0x13f0c).(0=>1) [sn:107595]
34256000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34256000: system.cpu.commit: [tid:0]: Marking PC (0x13f0c=>0x13f10).(0=>1), [sn:107596] ready within ROB.
34256000: system.cpu.commit: [tid:0]: Instruction [sn:107596] PC (0x13f0c=>0x13f10).(0=>1) is head of ROB and ready to commit
34256000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34256000: system.cpu.commit: Activity This Cycle.
34256000: system.cpu: FullO3CPU tick checkpoint 0
34256000: system.cpu: FullO3CPU tick checkpoint 0.1
34256000: system.cpu: FullO3CPU tick checkpoint 0.2
34256000: system.cpu: FullO3CPU tick checkpoint 0.3
34256000: system.cpu: FullO3CPU tick checkpoint 0.4
34256000: global: ~DefaultIEWDefaultCommit()
34256000: global: DynInst: [sn:107589] Instruction destroyed. Instcount for system.cpu = 23
34256000: global: ~BaseDynInst checkpoint 0
34256000: global: get into ~InstResult
34256000: global: DefaultIEWDefaultCommit()
34256000: system.cpu: FullO3CPU tick checkpoint 0.5
34256000: system.cpu: Activity: 11
34256000: system.cpu: FullO3CPU tick checkpoint 1
34256000: system.cpu: Removing instruction, [tid:0] [sn:107594] PC (0x13f04=>0x13f08).(0=>1)
 dest reg 0x56f148c : 0x56f198434256000: system.cpu: Removing instruction, [tid:0] [sn:107595] PC (0x13f08=>0x13f0c).(0=>1)
 dest reg 0x56f1978 : 0x56f175c34256000: system.cpu: FullO3CPU tick checkpoint 2
34256000: system.cpu: Scheduling next tick!
34256500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34256500: system.cpu.fetch: Running stage.
34256500: system.cpu.fetch: There are no more threads available to fetch from.
34256500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34256500: system.cpu.decode: Processing [tid:0]
34256500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34256500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34256500: system.cpu.decode: [tid:0]: Processing instruction [sn:107612] with PC (0x13ef8=>0x13efc).(0=>1)
34256500: system.cpu.decode: [tid:0]: Processing instruction [sn:107613] with PC (0x13efc=>0x13f00).(0=>1)
34256500: system.cpu.decode: Activity this cycle.
34256500: system.cpu: Activity: 12
34256500: system.cpu.rename: Processing [tid:0]
34256500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 181, Free LQ: 31, Free SQ: 33, FreeRM 31(208 224 255 31 0)
34256500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34256500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 1
34256500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34256500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34256500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107595].
34256500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166940, [sn:107594].
34256500: system.cpu.rename: hb_it newPhysReg is 97 prevPhysReg is 189
34256500: system.cpu.freeList: Freeing register 189 (IntRegClass).
34256500: system.cpu.scoreboard: get into unset reg func reg id is 189
34256500: global: look up arch_reg is 15 , vir_reg is 189
34256500: global: lookup vir map for physical reg,vir_reg is 189 freelist freenum is 44
34256500: global: the phys_reg is 0x56f1570, map size is 256
34256500: system.cpu.vir_freelist: Freeing register 116 (IntRegClass).
34256500: global: simpleFreeList addPhysReg 116, cnt_ref_size is 256
34256500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166532, [sn:107595].
34256500: system.cpu.rename: hb_it newPhysReg is 202 prevPhysReg is 155
34256500: system.cpu.freeList: Freeing register 155 (IntRegClass).
34256500: system.cpu.scoreboard: get into unset reg func reg id is 155
34256500: global: look up arch_reg is 14 , vir_reg is 155
34256500: global: lookup vir map for physical reg,vir_reg is 155 freelist freenum is 44
34256500: global: the phys_reg is 0x56f1570, map size is 256
34256500: system.cpu.vir_freelist: Freeing register 116 (IntRegClass).
34256500: global: simpleFreeList addPhysReg 116, cnt_ref_size is 256
34256500: system.cpu.rename: remove commited inst finish
34256500: system.cpu.iew: Issue: Processing [tid:0]
34256500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34256500: system.cpu.iew: Execute: Executing instructions from IQ.
34256500: system.cpu.iew: Execute: Processing PC (0x13f00=>0x13f04).(0=>1), [tid:0] [sn:107600].
34256500: system.cpu.iew: iew checkpoint 0
34256500: system.cpu.iew: iew checkpoint 1 before exe
34256500: global: RegFile: Access to int register 150, has data 0x202c4d4152474f52
34256500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34256500: global: the arch_reg is 15 , the vir reg is 70
34256500: global: look up arch_reg is 15 , vir_reg is 70
34256500: global: lookup vir map for physical reg,vir_reg is 70 freelist freenum is 44
34256500: global: the phys_reg is 0, map size is 256
34256500: global: get dest phys reg is 150
34256500: global: regval is 2318312851137580882
34256500: system.cpu: phys_reg is 150, val is 2318312851137580882
34256500: global: RegFile: Setting int register 150 to 0x202c4d4152474f52
34256500: global: setScalarResult
34256500: global: get into ~InstResult
34256500: system.cpu.iew: iew checkpoint 2 after exe
34256500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34256500: system.cpu.iew: Execute: Executing instructions from IQ.
34256500: system.cpu.iew: Execute: Processing PC (0x13f08=>0x13f0c).(0=>1), [tid:0] [sn:107602].
34256500: system.cpu.iew: iew checkpoint 0
34256500: system.cpu.iew: iew checkpoint 1 before exe
34256500: global: RegFile: Access to int register 150, has data 0x202c4d4152474f52
34256500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34256500: global: the arch_reg is 14 , the vir reg is 75
34256500: global: look up arch_reg is 14 , vir_reg is 75
34256500: global: lookup vir map for physical reg,vir_reg is 75 freelist freenum is 44
34256500: global: the phys_reg is 0, map size is 256
34256500: global: get dest phys reg is 157
34256500: global: regval is 9187201950435737471
34256500: system.cpu: phys_reg is 157, val is 9187201950435737471
34256500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34256500: global: setScalarResult
34256500: global: get into ~InstResult
34256500: system.cpu.iew: iew checkpoint 2 after exe
34256500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34256500: system.cpu.iew: Execute: Executing instructions from IQ.
34256500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107605].
34256500: system.cpu.iew: iew checkpoint 0
34256500: system.cpu.iew: iew checkpoint 1 before exe
34256500: global: RegFile: Access to int register 66, has data 0x1bab8
34256500: global: the arch_reg is 13 , the vir reg is 40
34256500: global: look up arch_reg is 13 , vir_reg is 40
34256500: global: lookup vir map for physical reg,vir_reg is 40 freelist freenum is 44
34256500: global: the phys_reg is 0, map size is 256
34256500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34256500: global: get dest phys reg is 122
34256500: global: regval is 113344
34256500: system.cpu: phys_reg is 122, val is 113344
34256500: global: RegFile: Setting int register 122 to 0x1bac0
34256500: global: setScalarResult
34256500: global: get into ~InstResult
34256500: system.cpu.iew: iew checkpoint 2 after exe
34256500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34256500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34256500: system.cpu.iew: Sending instructions to commit, [sn:107600] PC (0x13f00=>0x13f04).(0=>1).
34256500: system.cpu.iq: Waking dependents of completed instruction.
34256500: system.cpu.iq: Waking any dependents on vir_reg is 70(flat:70) and phys register 150 (IntRegClass).
34256500: system.cpu.iq: Waking up a dependent instruction, [sn:107601] PC (0x13f04=>0x13f08).(0=>1).
34256500: global: reWritePhysRegs rewrite vir_reg 70 to phys_reg 150
34256500: global: [sn:107601] has 2 ready out of 2 sources. RTI 0)
34256500: global: [sn:1] canIssue <extra arg>%
34256500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f04=>0x13f08).(0=>1) opclass:1 [sn:107601].
34256500: system.cpu.iq: addIfReady checkpoint 0
34256500: system.cpu.iew: writebackInsts checkpoint 1
34256500: system.cpu.iew: Setting virtual Destination Register 70
34256500: system.cpu.scoreboard: 1 setreg phys_reg is 70
34256500: system.cpu.scoreboard: Setting reg 70 as ready
34256500: system.cpu.iew: Sending instructions to commit, [sn:107602] PC (0x13f08=>0x13f0c).(0=>1).
34256500: system.cpu.iq: Waking dependents of completed instruction.
34256500: system.cpu.iq: Waking any dependents on vir_reg is 75(flat:75) and phys register 157 (IntRegClass).
34256500: system.cpu.iq: Waking up a dependent instruction, [sn:107603] PC (0x13f0c=>0x13f10).(0=>1).
34256500: global: reWritePhysRegs rewrite vir_reg 75 to phys_reg 157
34256500: global: [sn:107603] has 1 ready out of 2 sources. RTI 0)
34256500: global: [sn:0] canIssue <extra arg>%
34256500: system.cpu.iew: writebackInsts checkpoint 1
34256500: system.cpu.iew: Setting virtual Destination Register 75
34256500: system.cpu.scoreboard: 1 setreg phys_reg is 75
34256500: system.cpu.scoreboard: Setting reg 75 as ready
34256500: system.cpu.iew: Sending instructions to commit, [sn:107605] PC (0x13ef8=>0x13efc).(0=>1).
34256500: system.cpu.iq: Waking dependents of completed instruction.
34256500: system.cpu.iq: Waking any dependents on vir_reg is 40(flat:40) and phys register 122 (IntRegClass).
34256500: system.cpu.iq: Waking up a dependent instruction, [sn:107606] PC (0x13efc=>0x13f00).(0=>1).
34256500: global: reWritePhysRegs rewrite vir_reg 40 to phys_reg 122
34256500: global: [sn:107606] has 1 ready out of 1 sources. RTI 0)
34256500: global: [sn:1] canIssue <extra arg>%
34256500: system.cpu.iq: Checking if memory instruction can issue.
34256500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107606].
34256500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34256500: system.cpu.memDep0: Adding instruction [sn:107606] to the ready list.
34256500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107606].
34256500: system.cpu.iew: writebackInsts checkpoint 1
34256500: system.cpu.iew: Setting virtual Destination Register 40
34256500: system.cpu.scoreboard: 1 setreg phys_reg is 40
34256500: system.cpu.scoreboard: Setting reg 40 as ready
34256500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34256500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f04=>0x13f08).(0=>1) [sn:107601]
34256500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107606]
34256500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107606].
34256500: system.cpu.iew: Processing [tid:0]
34256500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107595]
34256500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34256500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34256500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34256500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34256500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34256500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34256500: system.cpu.iew: Activity this cycle.
34256500: system.cpu.commit: Getting instructions from Rename stage.
34256500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107607] [tid:0] into ROB.
34256500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34256500: system.cpu.rob: [tid:0] Now has 12 instructions.
34256500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107608] [tid:0] into ROB.
34256500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34256500: system.cpu.rob: [tid:0] Now has 13 instructions.
34256500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107609] [tid:0] into ROB.
34256500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34256500: system.cpu.rob: [tid:0] Now has 14 instructions.
34256500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107610] [tid:0] into ROB.
34256500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34256500: system.cpu.rob: [tid:0] Now has 15 instructions.
34256500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107611] [tid:0] into ROB.
34256500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34256500: system.cpu.rob: [tid:0] Now has 16 instructions.
34256500: system.cpu.commit: Trying to commit instructions in the ROB.
34256500: system.cpu.commit: Trying to commit head instruction, [sn:107596] [tid:0]
34256500: system.cpu.commit: Committing instruction with [sn:107596] PC (0x13f0c=>0x13f10).(0=>1)
34256500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f0c=>0x13f10).(0=>1), [sn:107596]
34256500: system.cpu: Removing committed instruction [tid:0] PC (0x13f0c=>0x13f10).(0=>1) [sn:107596]
34256500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34256500: system.cpu.commit: [tid:0]: Marking PC (0x13efc=>0x13f00).(0=>1), [sn:107599] ready within ROB.
34256500: system.cpu.commit: [tid:0]: Marking PC (0x13f10=>0x13ef8).(0=>1), [sn:107597] ready within ROB.
34256500: system.cpu.commit: [tid:0]: Instruction [sn:107597] PC (0x13f10=>0x13ef8).(0=>1) is head of ROB and ready to commit
34256500: system.cpu.commit: [tid:0]: ROB has 15 insts & 177 free entries.
34256500: system.cpu.commit: Activity This Cycle.
34256500: system.cpu: FullO3CPU tick checkpoint 0
34256500: system.cpu: FullO3CPU tick checkpoint 0.1
34256500: system.cpu: FullO3CPU tick checkpoint 0.2
34256500: system.cpu: FullO3CPU tick checkpoint 0.3
34256500: system.cpu: FullO3CPU tick checkpoint 0.4
34256500: global: ~DefaultIEWDefaultCommit()
34256500: global: DynInst: [sn:107590] Instruction destroyed. Instcount for system.cpu = 22
34256500: global: ~BaseDynInst checkpoint 0
34256500: global: DynInst: [sn:107592] Instruction destroyed. Instcount for system.cpu = 21
34256500: global: ~BaseDynInst checkpoint 0
34256500: global: get into ~InstResult
34256500: global: DefaultIEWDefaultCommit()
34256500: system.cpu: FullO3CPU tick checkpoint 0.5
34256500: system.cpu: Activity: 11
34256500: system.cpu: FullO3CPU tick checkpoint 1
34256500: system.cpu: Removing instruction, [tid:0] [sn:107596] PC (0x13f0c=>0x13f10).(0=>1)
 dest reg 0x56f16fc : 0x56f109034256500: system.cpu: FullO3CPU tick checkpoint 2
34256500: system.cpu: Scheduling next tick!
34257000: system.cpu.icache_port: Fetch unit received timing
34257000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34257000: system.cpu: CPU already running.
34257000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34257000: system.cpu.fetch: Activating stage.
34257000: system.cpu: Activity: 12
34257000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34257000: system.cpu.fetch: Running stage.
34257000: system.cpu.fetch: Attempting to fetch from [tid:0]
34257000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34257000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34257000: global: Requesting bytes 0x00c777b3 from address 0x13f00
34257000: global: Decoding instruction 0x00c777b3 at address 0x13f00
34257000: global: DynInst: [sn:107614] Instruction created. Instcount for system.cpu = 22
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f00 (0) created [sn:107614].
34257000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a2
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34257000: global: Requesting bytes 0x00c787b3 from address 0x13f04
34257000: global: Decoding instruction 0x00c787b3 at address 0x13f04
34257000: global: DynInst: [sn:107615] Instruction created. Instcount for system.cpu = 23
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f04 (0) created [sn:107615].
34257000: system.cpu.fetch: [tid:0]: Instruction is: add a5, a5, a2
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34257000: global: Requesting bytes 0x00c76733 from address 0x13f08
34257000: global: Decoding instruction 0x00c76733 at address 0x13f08
34257000: global: DynInst: [sn:107616] Instruction created. Instcount for system.cpu = 24
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f08 (0) created [sn:107616].
34257000: system.cpu.fetch: [tid:0]: Instruction is: or a4, a4, a2
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34257000: global: Requesting bytes 0x00e7e7b3 from address 0x13f0c
34257000: global: Decoding instruction 0x00e7e7b3 at address 0x13f0c
34257000: global: DynInst: [sn:107617] Instruction created. Instcount for system.cpu = 25
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f0c (0) created [sn:107617].
34257000: system.cpu.fetch: [tid:0]: Instruction is: or a5, a5, a4
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34257000: global: Requesting bytes 0xfeb784e3 from address 0x13f10
34257000: global: Decoding instruction 0xfeb784e3 at address 0x13f10
34257000: global: DynInst: [sn:107618] Instruction created. Instcount for system.cpu = 26
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f10 (0) created [sn:107618].
34257000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a1, -24
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34257000: system.cpu.fetch: [tid:0]: [sn:107618]:Branch predicted to be not taken.
34257000: system.cpu.fetch: [tid:0]: [sn:107618] Branch predicted to go to (0x13f14=>0x13f18).(0=>1).
34257000: global: Requesting bytes 0xff86c783 from address 0x13f14
34257000: global: Decoding instruction 0xff86c783 at address 0x13f14
34257000: global: DynInst: [sn:107619] Instruction created. Instcount for system.cpu = 27
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f14 (0) created [sn:107619].
34257000: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, -8(a3)
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34257000: global: Requesting bytes 0x40a68733 from address 0x13f18
34257000: global: Decoding instruction 0x40a68733 at address 0x13f18
34257000: global: DynInst: [sn:107620] Instruction created. Instcount for system.cpu = 28
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f18 (0) created [sn:107620].
34257000: system.cpu.fetch: [tid:0]: Instruction is: sub a4, a3, a0
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34257000: global: Requesting bytes 0x06078463 from address 0x13f1c
34257000: global: Decoding instruction 0x06078463 at address 0x13f1c
34257000: global: DynInst: [sn:107621] Instruction created. Instcount for system.cpu = 29
34257000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f1c (0) created [sn:107621].
34257000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 104
34257000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34257000: system.cpu.fetch: [tid:0]: [sn:107621]:Branch predicted to be not taken.
34257000: system.cpu.fetch: [tid:0]: [sn:107621] Branch predicted to go to (0x13f20=>0x13f24).(0=>1).
34257000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34257000: system.cpu.fetch: [tid:0][sn:107614]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34257000: system.cpu.fetch: [tid:0][sn:107615]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34257000: system.cpu.fetch: [tid:0][sn:107616]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34257000: system.cpu.fetch: [tid:0][sn:107617]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34257000: system.cpu.fetch: [tid:0][sn:107618]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34257000: system.cpu.fetch: [tid:0][sn:107619]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34257000: system.cpu.fetch: [tid:0][sn:107620]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34257000: system.cpu.fetch: [tid:0][sn:107621]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34257000: system.cpu.fetch: Activity this cycle.
34257000: system.cpu: Activity: 13
34257000: system.cpu.decode: Processing [tid:0]
34257000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34257000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34257000: system.cpu.rename: Processing [tid:0]
34257000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 177, Free LQ: 31, Free SQ: 33, FreeRM 31(210 224 255 31 0)
34257000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34257000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34257000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34257000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34257000: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34257000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34257000: system.cpu.rename: [tid:0]: Processing instruction [sn:107612] with PC (0x13ef8=>0x13efc).(0=>1).
34257000: system.cpu.rename: start rename src regs------------------------------------------------
34257000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 40
34257000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 40
34257000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34257000: system.cpu.scoreboard: getreg phys_reg is 40
34257000: global: look up arch_reg is 13 , vir_reg is 40
34257000: global: lookup vir map for physical reg,vir_reg is 40 freelist freenum is 43
34257000: global: the phys_reg is 0x56f15b8, map size is 256
34257000: system.cpu.rename: [tid:0]: virtual Register 40 (flat: 40) is allocated.
34257000: global: [sn:107612] has 1 ready out of 1 sources. RTI 0)
34257000: global: [sn:1] canIssue <extra arg>%
34257000: global: idx is 0 , vir_renamed_src is 40, phys_renamed_src is 122
34257000: system.cpu.rename: start rename dst regs------------------------------------------------
34257000: system.cpu.rename: renameDestRegs checkpoint 0
34257000: global: get into unified rename func
34257000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34257000: global: Renamed reg IntRegClass{13} to vir reg 161 (161) old mapping was 40 (40)
34257000: system.cpu.rename: Dest Rename result[0] is 161
34257000: system.cpu.scoreboard: get into unset reg func reg id is 161
34257000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 161 phys_reg is NULL 0.
34257000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107612]. PC (0x13ef8=>0x13efc).(0=>1)
34257000: global: idx is 0, renamd_virdest is 161, renamed_dest should be NULL and is 0, previous_rename is 40
34257000: system.cpu.rename: toIEWIndex inst pc is (0x13ef8=>0x13efc).(0=>1)
34257000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34257000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 0, loads dispatchedToLQ: 0
34257000: system.cpu.rename: [tid:0]: Processing instruction [sn:107613] with PC (0x13efc=>0x13f00).(0=>1).
34257000: system.cpu.rename: start rename src regs------------------------------------------------
34257000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34257000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34257000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34257000: system.cpu.scoreboard: getreg phys_reg is 161
34257000: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34257000: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34257000: system.cpu.rename: start rename dst regs------------------------------------------------
34257000: system.cpu.rename: renameDestRegs checkpoint 0
34257000: global: get into unified rename func
34257000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34257000: global: Renamed reg IntRegClass{14} to vir reg 126 (126) old mapping was 119 (119)
34257000: system.cpu.rename: Dest Rename result[0] is 126
34257000: system.cpu.scoreboard: get into unset reg func reg id is 126
34257000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 126 phys_reg is NULL 0.
34257000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107613]. PC (0x13efc=>0x13f00).(0=>1)
34257000: global: idx is 0, renamd_virdest is 126, renamed_dest should be NULL and is 0, previous_rename is 119
34257000: system.cpu.rename: toIEWIndex inst pc is (0x13efc=>0x13f00).(0=>1)
34257000: system.cpu.rename: Activity this cycle.
34257000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=15), until [sn:107596].
34257000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165836, [sn:107596].
34257000: system.cpu.rename: hb_it newPhysReg is 149 prevPhysReg is 97
34257000: system.cpu.freeList: Freeing register 97 (IntRegClass).
34257000: system.cpu.scoreboard: get into unset reg func reg id is 97
34257000: global: look up arch_reg is 15 , vir_reg is 97
34257000: global: lookup vir map for physical reg,vir_reg is 97 freelist freenum is 43
34257000: global: the phys_reg is 0x56f1984, map size is 256
34257000: system.cpu.vir_freelist: Freeing register 203 (IntRegClass).
34257000: global: simpleFreeList addPhysReg 203, cnt_ref_size is 256
34257000: system.cpu.rename: remove commited inst finish
34257000: system.cpu.iew: Issue: Processing [tid:0]
34257000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34257000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107607] [tid:0] to IQ.
34257000: system.cpu.iq: Adding instruction [sn:107607] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34257000: system.cpu.iq: iq checkpoint 0
34257000: system.cpu.iq: total_src_regs is 2
34257000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 208 that is being added to the dependency chain.
34257000: system.cpu.iq: iq checkpoint 1
34257000: system.cpu.iq: total dest regs is 1
34257000: system.cpu.iq: renamed vir reg is 178
34257000: system.cpu.iq: phys_reg is NULL
34257000: system.cpu.iq: iq checkpoint 2
34257000: system.cpu.iew: add to iq end
34257000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107608] [tid:0] to IQ.
34257000: system.cpu.iq: Adding instruction [sn:107608] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34257000: system.cpu.iq: iq checkpoint 0
34257000: system.cpu.iq: total_src_regs is 2
34257000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 178 that is being added to the dependency chain.
34257000: system.cpu.iq: iq checkpoint 1
34257000: system.cpu.iq: total dest regs is 1
34257000: system.cpu.iq: renamed vir reg is 103
34257000: system.cpu.iq: phys_reg is NULL
34257000: system.cpu.iq: iq checkpoint 2
34257000: system.cpu.iew: add to iq end
34257000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107609] [tid:0] to IQ.
34257000: system.cpu.iq: Adding instruction [sn:107609] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34257000: system.cpu.iq: iq checkpoint 0
34257000: system.cpu.iq: total_src_regs is 2
34257000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 208 that is being added to the dependency chain.
34257000: system.cpu.iq: iq checkpoint 1
34257000: system.cpu.iq: total dest regs is 1
34257000: system.cpu.iq: renamed vir reg is 119
34257000: system.cpu.iq: phys_reg is NULL
34257000: system.cpu.iq: iq checkpoint 2
34257000: system.cpu.iew: add to iq end
34257000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107610] [tid:0] to IQ.
34257000: system.cpu.iq: Adding instruction [sn:107610] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34257000: system.cpu.iq: iq checkpoint 0
34257000: system.cpu.iq: total_src_regs is 2
34257000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 103 that is being added to the dependency chain.
34257000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 119 that is being added to the dependency chain.
34257000: system.cpu.iq: iq checkpoint 1
34257000: system.cpu.iq: total dest regs is 1
34257000: system.cpu.iq: renamed vir reg is 59
34257000: system.cpu.iq: phys_reg is NULL
34257000: system.cpu.iq: iq checkpoint 2
34257000: system.cpu.iew: add to iq end
34257000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107611] [tid:0] to IQ.
34257000: system.cpu.iq: Adding instruction [sn:107611] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34257000: system.cpu.iq: iq checkpoint 0
34257000: system.cpu.iq: total_src_regs is 2
34257000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 59 that is being added to the dependency chain.
34257000: system.cpu.iq: iq checkpoint 1
34257000: system.cpu.iq: total dest regs is 0
34257000: system.cpu.iq: iq checkpoint 2
34257000: system.cpu.iew: add to iq end
34257000: system.cpu.iew: Execute: Executing instructions from IQ.
34257000: system.cpu.iew: Execute: Processing PC (0x13f04=>0x13f08).(0=>1), [tid:0] [sn:107601].
34257000: system.cpu.iew: iew checkpoint 0
34257000: system.cpu.iew: iew checkpoint 1 before exe
34257000: global: RegFile: Access to int register 150, has data 0x202c4d4152474f52
34257000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34257000: global: the arch_reg is 15 , the vir reg is 212
34257000: global: look up arch_reg is 15 , vir_reg is 212
34257000: global: lookup vir map for physical reg,vir_reg is 212 freelist freenum is 44
34257000: global: the phys_reg is 0, map size is 256
34257000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34257000: global: get dest phys reg is 93
34257000: global: regval is 11505514801573318353
34257000: system.cpu: phys_reg is 93, val is 11505514801573318353
34257000: global: RegFile: Setting int register 93 to 0x9fabccc0d1c6ced1
34257000: global: setScalarResult
34257000: global: get into ~InstResult
34257000: system.cpu.iew: iew checkpoint 2 after exe
34257000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34257000: system.cpu.iew: Execute: Executing instructions from IQ.
34257000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107606].
34257000: system.cpu.iew: iew checkpoint 0
34257000: system.cpu.iew: Execute: Calculating address for memory reference.
34257000: system.cpu.iew: iew is load checkpoint 1
34257000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107606]
34257000: global: RegFile: Access to int register 122, has data 0x1bac0
34257000: system.cpu.iew.lsq.thread0: Read called, load idx: 8, store idx: 2, storeHead: 1 addr: 0xbab8
34257000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107606] PC (0x13efc=>0x13f00).(0=>1)
34257000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34257000: system.cpu.iew: Sending instructions to commit, [sn:107601] PC (0x13f04=>0x13f08).(0=>1).
34257000: system.cpu.iq: Waking dependents of completed instruction.
34257000: system.cpu.iq: Waking any dependents on vir_reg is 212(flat:212) and phys register 93 (IntRegClass).
34257000: system.cpu.iq: Waking up a dependent instruction, [sn:107603] PC (0x13f0c=>0x13f10).(0=>1).
34257000: global: reWritePhysRegs rewrite vir_reg 212 to phys_reg 93
34257000: global: [sn:107603] has 2 ready out of 2 sources. RTI 0)
34257000: global: [sn:1] canIssue <extra arg>%
34257000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f0c=>0x13f10).(0=>1) opclass:1 [sn:107603].
34257000: system.cpu.iq: addIfReady checkpoint 0
34257000: system.cpu.iew: writebackInsts checkpoint 1
34257000: system.cpu.iew: Setting virtual Destination Register 212
34257000: system.cpu.scoreboard: 1 setreg phys_reg is 212
34257000: system.cpu.scoreboard: Setting reg 212 as ready
34257000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34257000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f0c=>0x13f10).(0=>1) [sn:107603]
34257000: system.cpu.iew: Processing [tid:0]
34257000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107596]
34257000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34257000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34257000: system.cpu.iew: [tid:0], Dispatch dispatched 5 instructions.
34257000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34257000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34257000: system.cpu.iew: IQ has 57 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34257000: system.cpu.iew: Activity this cycle.
34257000: system.cpu.commit: Getting instructions from Rename stage.
34257000: system.cpu.commit: Trying to commit instructions in the ROB.
34257000: system.cpu.commit: Trying to commit head instruction, [sn:107597] [tid:0]
34257000: system.cpu.commit: Committing instruction with [sn:107597] PC (0x13f10=>0x13ef8).(0=>1)
34257000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f10=>0x13ef8).(0=>1), [sn:107597]
34257000: system.cpu: Removing committed instruction [tid:0] PC (0x13f10=>0x13ef8).(0=>1) [sn:107597]
34257000: system.cpu.commit: Trying to commit head instruction, [sn:107598] [tid:0]
34257000: system.cpu.commit: Committing instruction with [sn:107598] PC (0x13ef8=>0x13efc).(0=>1)
34257000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107598]
34257000: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107598]
34257000: global: RegFile: Access to int register 66, has data 0x1bab8
34257000: system.cpu.commit: Trying to commit head instruction, [sn:107599] [tid:0]
34257000: system.cpu.commit: Committing instruction with [sn:107599] PC (0x13efc=>0x13f00).(0=>1)
34257000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13efc=>0x13f00).(0=>1), [sn:107599]
34257000: system.cpu: Removing committed instruction [tid:0] PC (0x13efc=>0x13f00).(0=>1) [sn:107599]
34257000: global: RegFile: Access to int register 150, has data 0x202c4d4152474f52
34257000: system.cpu.commit: [tid:0]: Marking PC (0x13f00=>0x13f04).(0=>1), [sn:107600] ready within ROB.
34257000: system.cpu.commit: [tid:0]: Marking PC (0x13f08=>0x13f0c).(0=>1), [sn:107602] ready within ROB.
34257000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107605] ready within ROB.
34257000: system.cpu.commit: [tid:0]: Instruction [sn:107600] PC (0x13f00=>0x13f04).(0=>1) is head of ROB and ready to commit
34257000: system.cpu.commit: [tid:0]: ROB has 12 insts & 180 free entries.
34257000: system.cpu.commit: Activity This Cycle.
34257000: system.cpu: FullO3CPU tick checkpoint 0
34257000: system.cpu: FullO3CPU tick checkpoint 0.1
34257000: system.cpu: FullO3CPU tick checkpoint 0.2
34257000: system.cpu: FullO3CPU tick checkpoint 0.3
34257000: system.cpu: FullO3CPU tick checkpoint 0.4
34257000: global: ~DefaultIEWDefaultCommit()
34257000: global: DynInst: [sn:107595] Instruction destroyed. Instcount for system.cpu = 28
34257000: global: ~BaseDynInst checkpoint 0
34257000: global: get into ~InstResult
34257000: global: DynInst: [sn:107593] Instruction destroyed. Instcount for system.cpu = 27
34257000: global: ~BaseDynInst checkpoint 0
34257000: global: get into ~InstResult
34257000: global: DefaultIEWDefaultCommit()
34257000: system.cpu: FullO3CPU tick checkpoint 0.5
34257000: system.cpu: Activity: 12
34257000: system.cpu: FullO3CPU tick checkpoint 1
34257000: system.cpu: Removing instruction, [tid:0] [sn:107597] PC (0x13f10=>0x13ef8).(0=>1)
 dest reg 0x56f1b64 : 0x56f12a034257000: system.cpu: Removing instruction, [tid:0] [sn:107598] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f1810 : 0x56f131834257000: system.cpu: Removing instruction, [tid:0] [sn:107599] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f10cc : 0x56f170834257000: system.cpu: FullO3CPU tick checkpoint 2
34257000: system.cpu: Scheduling next tick!
34257500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34257500: system.cpu.fetch: Running stage.
34257500: system.cpu.fetch: Attempting to fetch from [tid:0]
34257500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34257500: global: Requesting bytes 0xff96c783 from address 0x13f20
34257500: global: Decoding instruction 0xff96c783 at address 0x13f20
34257500: global: DynInst: [sn:107622] Instruction created. Instcount for system.cpu = 28
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f20 (0) created [sn:107622].
34257500: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, -7(a3)
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34257500: global: Requesting bytes 0x04078c63 from address 0x13f24
34257500: global: Decoding instruction 0x04078c63 at address 0x13f24
34257500: global: DynInst: [sn:107623] Instruction created. Instcount for system.cpu = 29
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f24 (0) created [sn:107623].
34257500: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 88
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34257500: system.cpu.fetch: [tid:0]: [sn:107623]:Branch predicted to be not taken.
34257500: system.cpu.fetch: [tid:0]: [sn:107623] Branch predicted to go to (0x13f28=>0x13f2c).(0=>1).
34257500: global: Requesting bytes 0xffa6c783 from address 0x13f28
34257500: global: Decoding instruction 0xffa6c783 at address 0x13f28
34257500: global: DynInst: [sn:107624] Instruction created. Instcount for system.cpu = 30
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f28 (0) created [sn:107624].
34257500: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, -6(a3)
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34257500: global: Requesting bytes 0x06078463 from address 0x13f2c
34257500: global: Decoding instruction 0x06078463 at address 0x13f2c
34257500: global: DynInst: [sn:107625] Instruction created. Instcount for system.cpu = 31
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f2c (0) created [sn:107625].
34257500: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 104
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34257500: system.cpu.fetch: [tid:0]: [sn:107625]:Branch predicted to be not taken.
34257500: system.cpu.fetch: [tid:0]: [sn:107625] Branch predicted to go to (0x13f30=>0x13f34).(0=>1).
34257500: global: Requesting bytes 0xffb6c783 from address 0x13f30
34257500: global: Decoding instruction 0xffb6c783 at address 0x13f30
34257500: global: DynInst: [sn:107626] Instruction created. Instcount for system.cpu = 32
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f30 (0) created [sn:107626].
34257500: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, -5(a3)
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34257500: global: Requesting bytes 0x04078c63 from address 0x13f34
34257500: global: Decoding instruction 0x04078c63 at address 0x13f34
34257500: global: DynInst: [sn:107627] Instruction created. Instcount for system.cpu = 33
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f34 (0) created [sn:107627].
34257500: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 88
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34257500: system.cpu.fetch: [tid:0]: [sn:107627]:Branch predicted to be not taken.
34257500: system.cpu.fetch: [tid:0]: [sn:107627] Branch predicted to go to (0x13f38=>0x13f3c).(0=>1).
34257500: global: Requesting bytes 0xffc6c603 from address 0x13f38
34257500: global: Decoding instruction 0xffc6c603 at address 0x13f38
34257500: global: DynInst: [sn:107628] Instruction created. Instcount for system.cpu = 34
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f38 (0) created [sn:107628].
34257500: system.cpu.fetch: [tid:0]: Instruction is: lbu a2, -4(a3)
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34257500: global: Requesting bytes 0xffd6c583 from address 0x13f3c
34257500: global: Decoding instruction 0xffd6c583 at address 0x13f3c
34257500: global: DynInst: [sn:107629] Instruction created. Instcount for system.cpu = 35
34257500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f3c (0) created [sn:107629].
34257500: system.cpu.fetch: [tid:0]: Instruction is: lbu a1, -3(a3)
34257500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34257500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34257500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f40=>0x13f44).(0=>1).
34257500: system.cpu.fetch: [tid:0] Fetching cache line 0x13f40 for addr 0x13f40
34257500: system.cpu: CPU already running.
34257500: system.cpu.fetch: Fetch: Doing instruction read.
34257500: system.cpu.fetch: [tid:0]: Doing Icache access.
34257500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34257500: system.cpu.fetch: Deactivating stage.
34257500: system.cpu: Activity: 11
34257500: system.cpu.fetch: [tid:0][sn:107622]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34257500: system.cpu.fetch: [tid:0][sn:107623]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34257500: system.cpu.fetch: [tid:0][sn:107624]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34257500: system.cpu.fetch: [tid:0][sn:107625]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34257500: system.cpu.fetch: [tid:0][sn:107626]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34257500: system.cpu.fetch: [tid:0][sn:107627]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34257500: system.cpu.fetch: [tid:0][sn:107628]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34257500: system.cpu.fetch: [tid:0][sn:107629]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34257500: system.cpu.fetch: Activity this cycle.
34257500: system.cpu: Activity: 12
34257500: system.cpu.decode: Processing [tid:0]
34257500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34257500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107614] with PC (0x13f00=>0x13f04).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107615] with PC (0x13f04=>0x13f08).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107616] with PC (0x13f08=>0x13f0c).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107617] with PC (0x13f0c=>0x13f10).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107618] with PC (0x13f10=>0x13f14).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107619] with PC (0x13f14=>0x13f18).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107620] with PC (0x13f18=>0x13f1c).(0=>1)
34257500: system.cpu.decode: [tid:0]: Processing instruction [sn:107621] with PC (0x13f1c=>0x13f20).(0=>1)
34257500: system.cpu.decode: Activity this cycle.
34257500: system.cpu.rename: Processing [tid:0]
34257500: system.cpu.rename: [tid:0]: Free IQ: 57, Free ROB: 180, Free LQ: 31, Free SQ: 33, FreeRM 31(209 224 255 31 0)
34257500: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34257500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 1, loads dispatchedToLQ: 0
34257500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34257500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34257500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=14), until [sn:107599].
34257500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166208, [sn:107598].
34257500: system.cpu.rename: hb_it newPhysReg is 172 prevPhysReg is 128
34257500: system.cpu.freeList: Freeing register 128 (IntRegClass).
34257500: system.cpu.scoreboard: get into unset reg func reg id is 128
34257500: global: look up arch_reg is 13 , vir_reg is 128
34257500: global: lookup vir map for physical reg,vir_reg is 128 freelist freenum is 43
34257500: global: the phys_reg is 0x56f121c, map size is 256
34257500: system.cpu.vir_freelist: Freeing register 45 (IntRegClass).
34257500: global: simpleFreeList addPhysReg 45, cnt_ref_size is 256
34257500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167096, [sn:107599].
34257500: system.cpu.rename: hb_it newPhysReg is 17 prevPhysReg is 202
34257500: system.cpu.freeList: Freeing register 202 (IntRegClass).
34257500: system.cpu.scoreboard: get into unset reg func reg id is 202
34257500: global: look up arch_reg is 14 , vir_reg is 202
34257500: global: lookup vir map for physical reg,vir_reg is 202 freelist freenum is 44
34257500: global: the phys_reg is 0x56f175c, map size is 256
34257500: system.cpu.vir_freelist: Freeing register 157 (IntRegClass).
34257500: global: simpleFreeList addPhysReg 157, cnt_ref_size is 256
34257500: system.cpu.rename: remove commited inst finish
34257500: system.cpu.iew: Issue: Processing [tid:0]
34257500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34257500: system.cpu.iew: Execute: Executing instructions from IQ.
34257500: system.cpu.iew: Execute: Processing PC (0x13f0c=>0x13f10).(0=>1), [tid:0] [sn:107603].
34257500: system.cpu.iew: iew checkpoint 0
34257500: system.cpu.iew: iew checkpoint 1 before exe
34257500: global: RegFile: Access to int register 93, has data 0x9fabccc0d1c6ced1
34257500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34257500: global: the arch_reg is 15 , the vir reg is 53
34257500: global: look up arch_reg is 15 , vir_reg is 53
34257500: global: lookup vir map for physical reg,vir_reg is 53 freelist freenum is 44
34257500: global: the phys_reg is 0, map size is 256
34257500: global: get dest phys reg is 12
34257500: global: regval is 18446744073709551615
34257500: system.cpu: phys_reg is 12, val is 18446744073709551615
34257500: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34257500: global: setScalarResult
34257500: global: get into ~InstResult
34257500: system.cpu.iew: iew checkpoint 2 after exe
34257500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34257500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34257500: system.cpu.iew: Sending instructions to commit, [sn:107603] PC (0x13f0c=>0x13f10).(0=>1).
34257500: system.cpu.iq: Waking dependents of completed instruction.
34257500: system.cpu.iq: Waking any dependents on vir_reg is 53(flat:53) and phys register 12 (IntRegClass).
34257500: system.cpu.iq: Waking up a dependent instruction, [sn:107604] PC (0x13f10=>0x13f14).(0=>1).
34257500: global: reWritePhysRegs rewrite vir_reg 53 to phys_reg 12
34257500: global: [sn:107604] has 2 ready out of 2 sources. RTI 0)
34257500: global: [sn:1] canIssue <extra arg>%
34257500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f10=>0x13f14).(0=>1) opclass:1 [sn:107604].
34257500: system.cpu.iq: addIfReady checkpoint 0
34257500: system.cpu.iew: writebackInsts checkpoint 1
34257500: system.cpu.iew: Setting virtual Destination Register 53
34257500: system.cpu.scoreboard: 1 setreg phys_reg is 53
34257500: system.cpu.scoreboard: Setting reg 53 as ready
34257500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34257500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f10=>0x13f14).(0=>1) [sn:107604]
34257500: system.cpu.iew: Processing [tid:0]
34257500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13efc=>0x13f00).(0=>1)
34257500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107599]
34257500: global: DynInst: [sn:107598] Instruction destroyed. Instcount for system.cpu = 34
34257500: global: ~BaseDynInst checkpoint 0
34257500: global: get into ~InstResult
34257500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34257500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34257500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34257500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34257500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 1
34257500: system.cpu.iew: IQ has 58 free entries (Can schedule: 0).  LQ has 32 free entries. SQ has 33 free entries.
34257500: system.cpu.iew: Activity this cycle.
34257500: system.cpu.commit: Getting instructions from Rename stage.
34257500: system.cpu.commit: Inserting PC (0x13ef8=>0x13efc).(0=>1) [sn:107612] [tid:0] into ROB.
34257500: system.cpu.rob: Adding inst PC (0x13ef8=>0x13efc).(0=>1) to the ROB.
34257500: system.cpu.rob: [tid:0] Now has 13 instructions.
34257500: system.cpu.commit: Inserting PC (0x13efc=>0x13f00).(0=>1) [sn:107613] [tid:0] into ROB.
34257500: system.cpu.rob: Adding inst PC (0x13efc=>0x13f00).(0=>1) to the ROB.
34257500: system.cpu.rob: [tid:0] Now has 14 instructions.
34257500: system.cpu.commit: Trying to commit instructions in the ROB.
34257500: system.cpu.commit: Trying to commit head instruction, [sn:107600] [tid:0]
34257500: system.cpu.commit: Committing instruction with [sn:107600] PC (0x13f00=>0x13f04).(0=>1)
34257500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f00=>0x13f04).(0=>1), [sn:107600]
34257500: system.cpu: Removing committed instruction [tid:0] PC (0x13f00=>0x13f04).(0=>1) [sn:107600]
34257500: global: RegFile: Access to int register 150, has data 0x202c4d4152474f52
34257500: system.cpu.commit: [tid:0]: Marking PC (0x13f04=>0x13f08).(0=>1), [sn:107601] ready within ROB.
34257500: system.cpu.commit: [tid:0]: Instruction [sn:107601] PC (0x13f04=>0x13f08).(0=>1) is head of ROB and ready to commit
34257500: system.cpu.commit: [tid:0]: ROB has 13 insts & 179 free entries.
34257500: system.cpu.commit: Activity This Cycle.
34257500: system.cpu: FullO3CPU tick checkpoint 0
34257500: system.cpu: FullO3CPU tick checkpoint 0.1
34257500: system.cpu: FullO3CPU tick checkpoint 0.2
34257500: system.cpu: FullO3CPU tick checkpoint 0.3
34257500: system.cpu: FullO3CPU tick checkpoint 0.4
34257500: global: ~DefaultIEWDefaultCommit()
34257500: global: DynInst: [sn:107594] Instruction destroyed. Instcount for system.cpu = 33
34257500: global: ~BaseDynInst checkpoint 0
34257500: global: get into ~InstResult
34257500: global: DefaultIEWDefaultCommit()
34257500: system.cpu: FullO3CPU tick checkpoint 0.5
34257500: system.cpu: Activity: 11
34257500: system.cpu: FullO3CPU tick checkpoint 1
34257500: system.cpu: Removing instruction, [tid:0] [sn:107600] PC (0x13f00=>0x13f04).(0=>1)
 dest reg 0x56f1348 : 0x56f170834257500: system.cpu: FullO3CPU tick checkpoint 2
34257500: system.cpu: Scheduling next tick!
34258000: system.cpu: CPU already running.
34258000: global: the arch_reg is 14 , the vir reg is 208
34258000: global: look up arch_reg is 14 , vir_reg is 208
34258000: global: lookup vir map for physical reg,vir_reg is 208 freelist freenum is 44
34258000: global: the phys_reg is 0, map size is 256
34258000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34258000: global: get dest phys reg is 241
34258000: global: regval is 5932458007472580401
34258000: system.cpu: phys_reg is 241, val is 5932458007472580401
34258000: global: RegFile: Setting int register 241 to 0x5254532054532731
34258000: global: setScalarResult
34258000: global: get into ~InstResult
34258000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34258000: system.cpu.iew: Activity this cycle.
34258000: system.cpu: Activity: 12
34258000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34258000: system.cpu.fetch: Running stage.
34258000: system.cpu.fetch: There are no more threads available to fetch from.
34258000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34258000: system.cpu.decode: Processing [tid:0]
34258000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34258000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107622] with PC (0x13f20=>0x13f24).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107623] with PC (0x13f24=>0x13f28).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107624] with PC (0x13f28=>0x13f2c).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107625] with PC (0x13f2c=>0x13f30).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107626] with PC (0x13f30=>0x13f34).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107627] with PC (0x13f34=>0x13f38).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107628] with PC (0x13f38=>0x13f3c).(0=>1)
34258000: system.cpu.decode: [tid:0]: Processing instruction [sn:107629] with PC (0x13f3c=>0x13f40).(0=>1)
34258000: system.cpu.decode: Activity this cycle.
34258000: system.cpu.rename: Processing [tid:0]
34258000: system.cpu.rename: [tid:0]: Free IQ: 58, Free ROB: 179, Free LQ: 32, Free SQ: 33, FreeRM 31(211 224 255 31 0)
34258000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34258000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34258000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34258000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34258000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107614] with PC (0x13f00=>0x13f04).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 126
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 126
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 126
34258000: system.cpu.rename: [tid:0]:virtual Register 126 (phys: 126) is not allocated.
34258000: global: idx is 0, vir_src is 126, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 48
34258000: global: look up arch_reg is 12 , vir_reg is 48
34258000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 43
34258000: global: the phys_reg is 0x56f175c, map size is 256
34258000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34258000: global: [sn:107614] has 1 ready out of 2 sources. RTI 0)
34258000: global: [sn:0] canIssue <extra arg>%
34258000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: renameDestRegs checkpoint 0
34258000: global: get into unified rename func
34258000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258000: global: Renamed reg IntRegClass{15} to vir reg 151 (151) old mapping was 59 (59)
34258000: system.cpu.rename: Dest Rename result[0] is 151
34258000: system.cpu.scoreboard: get into unset reg func reg id is 151
34258000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 151 phys_reg is NULL 0.
34258000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=13), [sn:107614]. PC (0x13f00=>0x13f04).(0=>1)
34258000: global: idx is 0, renamd_virdest is 151, renamed_dest should be NULL and is 0, previous_rename is 59
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f00=>0x13f04).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107615] with PC (0x13f04=>0x13f08).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 151
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 151
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 151
34258000: system.cpu.rename: [tid:0]:virtual Register 151 (phys: 151) is not allocated.
34258000: global: idx is 0, vir_src is 151, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 48
34258000: global: look up arch_reg is 12 , vir_reg is 48
34258000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 43
34258000: global: the phys_reg is 0x56f175c, map size is 256
34258000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34258000: global: [sn:107615] has 1 ready out of 2 sources. RTI 0)
34258000: global: [sn:0] canIssue <extra arg>%
34258000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: renameDestRegs checkpoint 0
34258000: global: get into unified rename func
34258000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258000: global: Renamed reg IntRegClass{15} to vir reg 210 (210) old mapping was 151 (151)
34258000: system.cpu.rename: Dest Rename result[0] is 210
34258000: system.cpu.scoreboard: get into unset reg func reg id is 210
34258000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 210 phys_reg is NULL 0.
34258000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=14), [sn:107615]. PC (0x13f04=>0x13f08).(0=>1)
34258000: global: idx is 0, renamd_virdest is 210, renamed_dest should be NULL and is 0, previous_rename is 151
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f04=>0x13f08).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107616] with PC (0x13f08=>0x13f0c).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 126
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 126
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 126
34258000: system.cpu.rename: [tid:0]:virtual Register 126 (phys: 126) is not allocated.
34258000: global: idx is 0, vir_src is 126, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 48
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 48
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 48
34258000: global: look up arch_reg is 12 , vir_reg is 48
34258000: global: lookup vir map for physical reg,vir_reg is 48 freelist freenum is 43
34258000: global: the phys_reg is 0x56f175c, map size is 256
34258000: system.cpu.rename: [tid:0]: virtual Register 48 (flat: 48) is allocated.
34258000: global: [sn:107616] has 1 ready out of 2 sources. RTI 0)
34258000: global: [sn:0] canIssue <extra arg>%
34258000: global: idx is 1 , vir_renamed_src is 48, phys_renamed_src is 157
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: renameDestRegs checkpoint 0
34258000: global: get into unified rename func
34258000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34258000: global: Renamed reg IntRegClass{14} to vir reg 139 (139) old mapping was 126 (126)
34258000: system.cpu.rename: Dest Rename result[0] is 139
34258000: system.cpu.scoreboard: get into unset reg func reg id is 139
34258000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 139 phys_reg is NULL 0.
34258000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=15), [sn:107616]. PC (0x13f08=>0x13f0c).(0=>1)
34258000: global: idx is 0, renamd_virdest is 139, renamed_dest should be NULL and is 0, previous_rename is 126
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f08=>0x13f0c).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107617] with PC (0x13f0c=>0x13f10).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 210
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 210
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 210
34258000: system.cpu.rename: [tid:0]:virtual Register 210 (phys: 210) is not allocated.
34258000: global: idx is 0, vir_src is 210, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 139
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 139
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 139
34258000: system.cpu.rename: [tid:0]:virtual Register 139 (phys: 139) is not allocated.
34258000: global: idx is 1, vir_src is 139, physical reg is not allocated yet
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: renameDestRegs checkpoint 0
34258000: global: get into unified rename func
34258000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258000: global: Renamed reg IntRegClass{15} to vir reg 152 (152) old mapping was 210 (210)
34258000: system.cpu.rename: Dest Rename result[0] is 152
34258000: system.cpu.scoreboard: get into unset reg func reg id is 152
34258000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 152 phys_reg is NULL 0.
34258000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=16), [sn:107617]. PC (0x13f0c=>0x13f10).(0=>1)
34258000: global: idx is 0, renamd_virdest is 152, renamed_dest should be NULL and is 0, previous_rename is 210
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f0c=>0x13f10).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107618] with PC (0x13f10=>0x13f14).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 152
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 152
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 152
34258000: system.cpu.rename: [tid:0]:virtual Register 152 (phys: 152) is not allocated.
34258000: global: idx is 0, vir_src is 152, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 158
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 158
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 158
34258000: global: look up arch_reg is 11 , vir_reg is 158
34258000: global: lookup vir map for physical reg,vir_reg is 158 freelist freenum is 43
34258000: global: the phys_reg is 0x56f1090, map size is 256
34258000: system.cpu.rename: [tid:0]: virtual Register 158 (flat: 158) is allocated.
34258000: global: [sn:107618] has 1 ready out of 2 sources. RTI 0)
34258000: global: [sn:0] canIssue <extra arg>%
34258000: global: idx is 1 , vir_renamed_src is 158, phys_renamed_src is 12
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f10=>0x13f14).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 32, loadsInProgress: 1, loads dispatchedToLQ: 0
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107619] with PC (0x13f14=>0x13f18).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 161
34258000: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258000: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: renameDestRegs checkpoint 0
34258000: global: get into unified rename func
34258000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258000: global: Renamed reg IntRegClass{15} to vir reg 105 (105) old mapping was 152 (152)
34258000: system.cpu.rename: Dest Rename result[0] is 105
34258000: system.cpu.scoreboard: get into unset reg func reg id is 105
34258000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 105 phys_reg is NULL 0.
34258000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=17), [sn:107619]. PC (0x13f14=>0x13f18).(0=>1)
34258000: global: idx is 0, renamd_virdest is 105, renamed_dest should be NULL and is 0, previous_rename is 152
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f14=>0x13f18).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107620] with PC (0x13f18=>0x13f1c).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 161
34258000: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258000: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 243
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 243
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 243
34258000: global: look up arch_reg is 10 , vir_reg is 243
34258000: global: lookup vir map for physical reg,vir_reg is 243 freelist freenum is 43
34258000: global: the phys_reg is 0x56f12a0, map size is 256
34258000: system.cpu.rename: [tid:0]: virtual Register 243 (flat: 243) is allocated.
34258000: global: [sn:107620] has 1 ready out of 2 sources. RTI 0)
34258000: global: [sn:0] canIssue <extra arg>%
34258000: global: idx is 1 , vir_renamed_src is 243, phys_renamed_src is 56
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: renameDestRegs checkpoint 0
34258000: global: get into unified rename func
34258000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34258000: global: Renamed reg IntRegClass{14} to vir reg 168 (168) old mapping was 139 (139)
34258000: system.cpu.rename: Dest Rename result[0] is 168
34258000: system.cpu.scoreboard: get into unset reg func reg id is 168
34258000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 168 phys_reg is NULL 0.
34258000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:107620]. PC (0x13f18=>0x13f1c).(0=>1)
34258000: global: idx is 0, renamd_virdest is 168, renamed_dest should be NULL and is 0, previous_rename is 139
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f18=>0x13f1c).(0=>1)
34258000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258000: system.cpu.rename: [tid:0]: Processing instruction [sn:107621] with PC (0x13f1c=>0x13f20).(0=>1).
34258000: system.cpu.rename: start rename src regs------------------------------------------------
34258000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 105
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 105
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 105
34258000: system.cpu.rename: [tid:0]:virtual Register 105 (phys: 105) is not allocated.
34258000: global: idx is 0, vir_src is 105, physical reg is not allocated yet
34258000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34258000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34258000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258000: system.cpu.scoreboard: getreg phys_reg is 0
34258000: global: look up arch_reg is 0 , vir_reg is 0
34258000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34258000: global: the phys_reg is 0x56f1000, map size is 256
34258000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34258000: global: [sn:107621] has 1 ready out of 2 sources. RTI 0)
34258000: global: [sn:0] canIssue <extra arg>%
34258000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34258000: system.cpu.rename: start rename dst regs------------------------------------------------
34258000: system.cpu.rename: toIEWIndex inst pc is (0x13f1c=>0x13f20).(0=>1)
34258000: system.cpu.rename: Activity this cycle.
34258000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=18), until [sn:107600].
34258000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166460, [sn:107600].
34258000: system.cpu.rename: hb_it newPhysReg is 70 prevPhysReg is 149
34258000: system.cpu.freeList: Freeing register 149 (IntRegClass).
34258000: system.cpu.scoreboard: get into unset reg func reg id is 149
34258000: global: look up arch_reg is 15 , vir_reg is 149
34258000: global: lookup vir map for physical reg,vir_reg is 149 freelist freenum is 43
34258000: global: the phys_reg is 0x56f1090, map size is 256
34258000: system.cpu.vir_freelist: Freeing register 12 (IntRegClass).
34258000: global: simpleFreeList addPhysReg 12, cnt_ref_size is 256
34258000: system.cpu.rename: remove commited inst finish
34258000: system.cpu.iew: Issue: Processing [tid:0]
34258000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34258000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13ef8=>0x13efc).(0=>1) [sn:107612] [tid:0] to IQ.
34258000: system.cpu.iq: Adding instruction [sn:107612] PC (0x13ef8=>0x13efc).(0=>1) to the IQ.
34258000: system.cpu.iq: iq checkpoint 0
34258000: system.cpu.iq: total_src_regs is 1
34258000: system.cpu.iq: iq checkpoint 1
34258000: system.cpu.iq: total dest regs is 1
34258000: system.cpu.iq: renamed vir reg is 161
34258000: system.cpu.iq: phys_reg is NULL
34258000: system.cpu.iq: iq checkpoint 2
34258000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13ef8=>0x13efc).(0=>1) opclass:1 [sn:107612].
34258000: system.cpu.iq: addIfReady checkpoint 0
34258000: system.cpu.iew: add to iq end
34258000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13efc=>0x13f00).(0=>1) [sn:107613] [tid:0] to IQ.
34258000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34258000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13efc=>0x13f00).(0=>1), idx:9 [sn:107613]
34258000: system.cpu.iq: Adding instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) to the IQ.
34258000: system.cpu.iq: iq checkpoint 0
34258000: system.cpu.iq: total_src_regs is 1
34258000: system.cpu.iq: Instruction PC (0x13efc=>0x13f00).(0=>1) has src reg 161 that is being added to the dependency chain.
34258000: system.cpu.iq: iq checkpoint 1
34258000: system.cpu.iq: total dest regs is 1
34258000: system.cpu.iq: renamed vir reg is 126
34258000: system.cpu.iq: phys_reg is NULL
34258000: system.cpu.iq: iq checkpoint 2
34258000: global: Inst 0x13efc with index 959 and SSID 703 had no dependency
34258000: system.cpu.memDep0: No dependency for inst PC (0x13efc=>0x13f00).(0=>1) [sn:107613].
34258000: system.cpu.iew: add to iq end
34258000: system.cpu.iew: Execute: Executing instructions from IQ.
34258000: system.cpu.iew: Execute: Processing PC (0x13f10=>0x13f14).(0=>1), [tid:0] [sn:107604].
34258000: system.cpu.iew: iew checkpoint 0
34258000: system.cpu.iew: iew checkpoint 1 before exe
34258000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34258000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34258000: system.cpu.iew: iew checkpoint 2 after exe
34258000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34258000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34258000: system.cpu.iew: Sending instructions to commit, [sn:107606] PC (0x13efc=>0x13f00).(0=>1).
34258000: system.cpu.iq: Waking dependents of completed instruction.
34258000: system.cpu.iq: Completing mem instruction PC: (0x13efc=>0x13f00).(0=>1) [sn:107606]
34258000: system.cpu.memDep0: Completed mem instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107606].
34258000: system.cpu.iq: Waking any dependents on vir_reg is 208(flat:208) and phys register 241 (IntRegClass).
34258000: system.cpu.iq: Waking up a dependent instruction, [sn:107609] PC (0x13f08=>0x13f0c).(0=>1).
34258000: global: reWritePhysRegs rewrite vir_reg 208 to phys_reg 241
34258000: global: [sn:107609] has 2 ready out of 2 sources. RTI 0)
34258000: global: [sn:1] canIssue <extra arg>%
34258000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f08=>0x13f0c).(0=>1) opclass:1 [sn:107609].
34258000: system.cpu.iq: addIfReady checkpoint 0
34258000: system.cpu.iq: Waking up a dependent instruction, [sn:107607] PC (0x13f00=>0x13f04).(0=>1).
34258000: global: reWritePhysRegs rewrite vir_reg 208 to phys_reg 241
34258000: global: [sn:107607] has 2 ready out of 2 sources. RTI 0)
34258000: global: [sn:1] canIssue <extra arg>%
34258000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f00=>0x13f04).(0=>1) opclass:1 [sn:107607].
34258000: system.cpu.iq: addIfReady checkpoint 0
34258000: system.cpu.iew: writebackInsts checkpoint 1
34258000: system.cpu.iew: Setting virtual Destination Register 208
34258000: system.cpu.scoreboard: 1 setreg phys_reg is 208
34258000: system.cpu.scoreboard: Setting reg 208 as ready
34258000: system.cpu.iew: Sending instructions to commit, [sn:107604] PC (0x13f10=>0x13ef8).(0=>1).
34258000: system.cpu.iq: Waking dependents of completed instruction.
34258000: system.cpu.iew: writebackInsts checkpoint 1
34258000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34258000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f00=>0x13f04).(0=>1) [sn:107607]
34258000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f08=>0x13f0c).(0=>1) [sn:107609]
34258000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13ef8=>0x13efc).(0=>1) [sn:107612]
34258000: system.cpu.iew: Processing [tid:0]
34258000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107600]
34258000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34258000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34258000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34258000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34258000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34258000: system.cpu.iew: IQ has 60 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34258000: system.cpu.iew: Activity this cycle.
34258000: system.cpu.commit: Getting instructions from Rename stage.
34258000: system.cpu.commit: Trying to commit instructions in the ROB.
34258000: system.cpu.commit: Trying to commit head instruction, [sn:107601] [tid:0]
34258000: system.cpu.commit: Committing instruction with [sn:107601] PC (0x13f04=>0x13f08).(0=>1)
34258000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f04=>0x13f08).(0=>1), [sn:107601]
34258000: system.cpu: Removing committed instruction [tid:0] PC (0x13f04=>0x13f08).(0=>1) [sn:107601]
34258000: global: RegFile: Access to int register 93, has data 0x9fabccc0d1c6ced1
34258000: system.cpu.commit: Trying to commit head instruction, [sn:107602] [tid:0]
34258000: system.cpu.commit: Committing instruction with [sn:107602] PC (0x13f08=>0x13f0c).(0=>1)
34258000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f08=>0x13f0c).(0=>1), [sn:107602]
34258000: system.cpu: Removing committed instruction [tid:0] PC (0x13f08=>0x13f0c).(0=>1) [sn:107602]
34258000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34258000: system.cpu.commit: [tid:0]: Marking PC (0x13f0c=>0x13f10).(0=>1), [sn:107603] ready within ROB.
34258000: system.cpu.commit: [tid:0]: Instruction [sn:107603] PC (0x13f0c=>0x13f10).(0=>1) is head of ROB and ready to commit
34258000: system.cpu.commit: [tid:0]: ROB has 11 insts & 181 free entries.
34258000: system.cpu.commit: Activity This Cycle.
34258000: system.cpu: FullO3CPU tick checkpoint 0
34258000: system.cpu: FullO3CPU tick checkpoint 0.1
34258000: system.cpu: FullO3CPU tick checkpoint 0.2
34258000: system.cpu: FullO3CPU tick checkpoint 0.3
34258000: system.cpu: FullO3CPU tick checkpoint 0.4
34258000: global: ~DefaultIEWDefaultCommit()
34258000: global: DynInst: [sn:107596] Instruction destroyed. Instcount for system.cpu = 32
34258000: global: ~BaseDynInst checkpoint 0
34258000: global: get into ~InstResult
34258000: global: DefaultIEWDefaultCommit()
34258000: system.cpu: FullO3CPU tick checkpoint 0.5
34258000: system.cpu: Activity: 11
34258000: system.cpu: FullO3CPU tick checkpoint 1
34258000: system.cpu: Removing instruction, [tid:0] [sn:107601] PC (0x13f04=>0x13f08).(0=>1)
 dest reg 0x56f19f0 : 0x56f145c34258000: system.cpu: Removing instruction, [tid:0] [sn:107602] PC (0x13f08=>0x13f0c).(0=>1)
 dest reg 0x56f1384 : 0x56f175c34258000: system.cpu: FullO3CPU tick checkpoint 2
34258000: system.cpu: Scheduling next tick!
34258500: system.cpu.icache_port: Fetch unit received timing
34258500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34258500: system.cpu: CPU already running.
34258500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34258500: system.cpu.fetch: Activating stage.
34258500: system.cpu: Activity: 12
34258500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34258500: system.cpu.fetch: Running stage.
34258500: system.cpu.fetch: Attempting to fetch from [tid:0]
34258500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34258500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34258500: global: Requesting bytes 0xffe6c783 from address 0x13f40
34258500: global: Decoding instruction 0xffe6c783 at address 0x13f40
34258500: global: DynInst: [sn:107630] Instruction created. Instcount for system.cpu = 33
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f40 (0) created [sn:107630].
34258500: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, -2(a3)
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34258500: global: Requesting bytes 0x04060c63 from address 0x13f44
34258500: global: Decoding instruction 0x04060c63 at address 0x13f44
34258500: global: DynInst: [sn:107631] Instruction created. Instcount for system.cpu = 34
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f44 (0) created [sn:107631].
34258500: system.cpu.fetch: [tid:0]: Instruction is: beq a2, zero, 88
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34258500: system.cpu.fetch: [tid:0]: [sn:107631]:Branch predicted to be not taken.
34258500: system.cpu.fetch: [tid:0]: [sn:107631] Branch predicted to go to (0x13f48=>0x13f4c).(0=>1).
34258500: global: Requesting bytes 0x04058e63 from address 0x13f48
34258500: global: Decoding instruction 0x04058e63 at address 0x13f48
34258500: global: DynInst: [sn:107632] Instruction created. Instcount for system.cpu = 35
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f48 (0) created [sn:107632].
34258500: system.cpu.fetch: [tid:0]: Instruction is: beq a1, zero, 92
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34258500: system.cpu.fetch: [tid:0]: [sn:107632]:Branch predicted to be not taken.
34258500: system.cpu.fetch: [tid:0]: [sn:107632] Branch predicted to go to (0x13f4c=>0x13f50).(0=>1).
34258500: global: Requesting bytes 0x00f03533 from address 0x13f4c
34258500: global: Decoding instruction 0x00f03533 at address 0x13f4c
34258500: global: DynInst: [sn:107633] Instruction created. Instcount for system.cpu = 36
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f4c (0) created [sn:107633].
34258500: system.cpu.fetch: [tid:0]: Instruction is: sltu a0, zero, a5
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34258500: global: Requesting bytes 0x00e50533 from address 0x13f50
34258500: global: Decoding instruction 0x00e50533 at address 0x13f50
34258500: global: DynInst: [sn:107634] Instruction created. Instcount for system.cpu = 37
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f50 (0) created [sn:107634].
34258500: system.cpu.fetch: [tid:0]: Instruction is: add a0, a0, a4
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34258500: global: Requesting bytes 0xffe50513 from address 0x13f54
34258500: global: Decoding instruction 0xffe50513 at address 0x13f54
34258500: global: DynInst: [sn:107635] Instruction created. Instcount for system.cpu = 38
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f54 (0) created [sn:107635].
34258500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, -2
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34258500: global: Requesting bytes 0x00008067 from address 0x13f58
34258500: global: Decoding instruction 0x00008067 at address 0x13f58
34258500: global: DynInst: [sn:107636] Instruction created. Instcount for system.cpu = 39
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f58 (0) created [sn:107636].
34258500: system.cpu.fetch: [tid:0]: Instruction is: jalr zero, ra, 0
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34258500: system.cpu.fetch: [tid:0]: [sn:107636]:Branch predicted to be not taken.
34258500: system.cpu.fetch: [tid:0]: [sn:107636] Branch predicted to go to (0x13f5c=>0x13f60).(0=>1).
34258500: global: Requesting bytes 0x04068863 from address 0x13f5c
34258500: global: Decoding instruction 0x04068863 at address 0x13f5c
34258500: global: DynInst: [sn:107637] Instruction created. Instcount for system.cpu = 40
34258500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f5c (0) created [sn:107637].
34258500: system.cpu.fetch: [tid:0]: Instruction is: beq a3, zero, 80
34258500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34258500: system.cpu.fetch: [tid:0]: [sn:107637]:Branch predicted to be not taken.
34258500: system.cpu.fetch: [tid:0]: [sn:107637] Branch predicted to go to (0x13f60=>0x13f64).(0=>1).
34258500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34258500: system.cpu.fetch: [tid:0][sn:107630]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34258500: system.cpu.fetch: [tid:0][sn:107631]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34258500: system.cpu.fetch: [tid:0][sn:107632]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34258500: system.cpu.fetch: [tid:0][sn:107633]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34258500: system.cpu.fetch: [tid:0][sn:107634]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34258500: system.cpu.fetch: [tid:0][sn:107635]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34258500: system.cpu.fetch: [tid:0][sn:107636]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34258500: system.cpu.fetch: [tid:0][sn:107637]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34258500: system.cpu.fetch: Activity this cycle.
34258500: system.cpu: Activity: 13
34258500: system.cpu.decode: Processing [tid:0]
34258500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34258500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34258500: system.cpu.rename: Processing [tid:0]
34258500: system.cpu.rename: [tid:0]: Free IQ: 60, Free ROB: 181, Free LQ: 31, Free SQ: 33, FreeRM 31(206 224 255 31 0)
34258500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34258500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 2, loads dispatchedToLQ: 1
34258500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34258500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34258500: system.cpu.rename: [tid:0]: 10 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 2, loads dispatchedToLQ: 1
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107622] with PC (0x13f20=>0x13f24).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 161
34258500: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258500: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: renameDestRegs checkpoint 0
34258500: global: get into unified rename func
34258500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258500: global: Renamed reg IntRegClass{15} to vir reg 223 (223) old mapping was 105 (105)
34258500: system.cpu.rename: Dest Rename result[0] is 223
34258500: system.cpu.scoreboard: get into unset reg func reg id is 223
34258500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 223 phys_reg is NULL 0.
34258500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:107622]. PC (0x13f20=>0x13f24).(0=>1)
34258500: global: idx is 0, renamd_virdest is 223, renamed_dest should be NULL and is 0, previous_rename is 105
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f20=>0x13f24).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107623] with PC (0x13f24=>0x13f28).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 223
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 223
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 223
34258500: system.cpu.rename: [tid:0]:virtual Register 223 (phys: 223) is not allocated.
34258500: global: idx is 0, vir_src is 223, physical reg is not allocated yet
34258500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 0
34258500: global: look up arch_reg is 0 , vir_reg is 0
34258500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34258500: global: the phys_reg is 0x56f1000, map size is 256
34258500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34258500: global: [sn:107623] has 1 ready out of 2 sources. RTI 0)
34258500: global: [sn:0] canIssue <extra arg>%
34258500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f24=>0x13f28).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 3, loads dispatchedToLQ: 1
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107624] with PC (0x13f28=>0x13f2c).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 161
34258500: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258500: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: renameDestRegs checkpoint 0
34258500: global: get into unified rename func
34258500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258500: global: Renamed reg IntRegClass{15} to vir reg 123 (123) old mapping was 223 (223)
34258500: system.cpu.rename: Dest Rename result[0] is 123
34258500: system.cpu.scoreboard: get into unset reg func reg id is 123
34258500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 123 phys_reg is NULL 0.
34258500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=19), [sn:107624]. PC (0x13f28=>0x13f2c).(0=>1)
34258500: global: idx is 0, renamd_virdest is 123, renamed_dest should be NULL and is 0, previous_rename is 223
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f28=>0x13f2c).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107625] with PC (0x13f2c=>0x13f30).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 123
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 123
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 123
34258500: system.cpu.rename: [tid:0]:virtual Register 123 (phys: 123) is not allocated.
34258500: global: idx is 0, vir_src is 123, physical reg is not allocated yet
34258500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 0
34258500: global: look up arch_reg is 0 , vir_reg is 0
34258500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34258500: global: the phys_reg is 0x56f1000, map size is 256
34258500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34258500: global: [sn:107625] has 1 ready out of 2 sources. RTI 0)
34258500: global: [sn:0] canIssue <extra arg>%
34258500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f2c=>0x13f30).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 4, loads dispatchedToLQ: 1
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107626] with PC (0x13f30=>0x13f34).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 161
34258500: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258500: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: renameDestRegs checkpoint 0
34258500: global: get into unified rename func
34258500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34258500: global: Renamed reg IntRegClass{15} to vir reg 39 (39) old mapping was 123 (123)
34258500: system.cpu.rename: Dest Rename result[0] is 39
34258500: system.cpu.scoreboard: get into unset reg func reg id is 39
34258500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 39 phys_reg is NULL 0.
34258500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:107626]. PC (0x13f30=>0x13f34).(0=>1)
34258500: global: idx is 0, renamd_virdest is 39, renamed_dest should be NULL and is 0, previous_rename is 123
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f30=>0x13f34).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107627] with PC (0x13f34=>0x13f38).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 39
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 39
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 39
34258500: system.cpu.rename: [tid:0]:virtual Register 39 (phys: 39) is not allocated.
34258500: global: idx is 0, vir_src is 39, physical reg is not allocated yet
34258500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 0
34258500: global: look up arch_reg is 0 , vir_reg is 0
34258500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34258500: global: the phys_reg is 0x56f1000, map size is 256
34258500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34258500: global: [sn:107627] has 1 ready out of 2 sources. RTI 0)
34258500: global: [sn:0] canIssue <extra arg>%
34258500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f34=>0x13f38).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 5, loads dispatchedToLQ: 1
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107628] with PC (0x13f38=>0x13f3c).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 161
34258500: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258500: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: renameDestRegs checkpoint 0
34258500: global: get into unified rename func
34258500: global: get into simple rename func with arch_reg is 12,map size is 33,freelist is XX
34258500: global: Renamed reg IntRegClass{12} to vir reg 76 (76) old mapping was 48 (48)
34258500: system.cpu.rename: Dest Rename result[0] is 76
34258500: system.cpu.scoreboard: get into unset reg func reg id is 76
34258500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 12 (IntRegClass) to virtual reg 76 phys_reg is NULL 0.
34258500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:107628]. PC (0x13f38=>0x13f3c).(0=>1)
34258500: global: idx is 0, renamd_virdest is 76, renamed_dest should be NULL and is 0, previous_rename is 48
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f38=>0x13f3c).(0=>1)
34258500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34258500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 6, loads dispatchedToLQ: 1
34258500: system.cpu.rename: [tid:0]: Processing instruction [sn:107629] with PC (0x13f3c=>0x13f40).(0=>1).
34258500: system.cpu.rename: start rename src regs------------------------------------------------
34258500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34258500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34258500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34258500: system.cpu.scoreboard: getreg phys_reg is 161
34258500: system.cpu.rename: [tid:0]:virtual Register 161 (phys: 161) is not allocated.
34258500: global: idx is 0, vir_src is 161, physical reg is not allocated yet
34258500: system.cpu.rename: start rename dst regs------------------------------------------------
34258500: system.cpu.rename: renameDestRegs checkpoint 0
34258500: global: get into unified rename func
34258500: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34258500: global: Renamed reg IntRegClass{11} to vir reg 154 (154) old mapping was 158 (158)
34258500: system.cpu.rename: Dest Rename result[0] is 154
34258500: system.cpu.scoreboard: get into unset reg func reg id is 154
34258500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 154 phys_reg is NULL 0.
34258500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:107629]. PC (0x13f3c=>0x13f40).(0=>1)
34258500: global: idx is 0, renamd_virdest is 154, renamed_dest should be NULL and is 0, previous_rename is 158
34258500: system.cpu.rename: toIEWIndex inst pc is (0x13f3c=>0x13f40).(0=>1)
34258500: system.cpu.rename: Activity this cycle.
34258500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=22), until [sn:107602].
34258500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165512, [sn:107601].
34258500: system.cpu.rename: hb_it newPhysReg is 212 prevPhysReg is 70
34258500: system.cpu.freeList: Freeing register 70 (IntRegClass).
34258500: system.cpu.scoreboard: get into unset reg func reg id is 70
34258500: global: look up arch_reg is 15 , vir_reg is 70
34258500: global: lookup vir map for physical reg,vir_reg is 70 freelist freenum is 43
34258500: global: the phys_reg is 0x56f1708, map size is 256
34258500: system.cpu.vir_freelist: Freeing register 150 (IntRegClass).
34258500: global: simpleFreeList addPhysReg 150, cnt_ref_size is 256
34258500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91164876, [sn:107602].
34258500: system.cpu.rename: hb_it newPhysReg is 75 prevPhysReg is 17
34258500: system.cpu.freeList: Freeing register 17 (IntRegClass).
34258500: system.cpu.scoreboard: get into unset reg func reg id is 17
34258500: global: look up arch_reg is 14 , vir_reg is 17
34258500: global: lookup vir map for physical reg,vir_reg is 17 freelist freenum is 43
34258500: global: the phys_reg is 0x56f1708, map size is 256
34258500: system.cpu.vir_freelist: Freeing register 150 (IntRegClass).
34258500: global: simpleFreeList addPhysReg 150, cnt_ref_size is 256
34258500: system.cpu.rename: remove commited inst finish
34258500: system.cpu.iew: Issue: Processing [tid:0]
34258500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34258500: system.cpu.iew: Execute: Executing instructions from IQ.
34258500: system.cpu.iew: Execute: Processing PC (0x13f00=>0x13f04).(0=>1), [tid:0] [sn:107607].
34258500: system.cpu.iew: iew checkpoint 0
34258500: system.cpu.iew: iew checkpoint 1 before exe
34258500: global: RegFile: Access to int register 241, has data 0x5254532054532731
34258500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34258500: global: the arch_reg is 15 , the vir reg is 178
34258500: global: look up arch_reg is 15 , vir_reg is 178
34258500: global: lookup vir map for physical reg,vir_reg is 178 freelist freenum is 44
34258500: global: the phys_reg is 0, map size is 256
34258500: global: get dest phys reg is 241
34258500: global: regval is 5932458007472580401
34258500: system.cpu: phys_reg is 241, val is 5932458007472580401
34258500: global: RegFile: Setting int register 241 to 0x5254532054532731
34258500: global: setScalarResult
34258500: global: get into ~InstResult
34258500: system.cpu.iew: iew checkpoint 2 after exe
34258500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34258500: system.cpu.iew: Execute: Executing instructions from IQ.
34258500: system.cpu.iew: Execute: Processing PC (0x13f08=>0x13f0c).(0=>1), [tid:0] [sn:107609].
34258500: system.cpu.iew: iew checkpoint 0
34258500: system.cpu.iew: iew checkpoint 1 before exe
34258500: global: RegFile: Access to int register 241, has data 0x5254532054532731
34258500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34258500: global: the arch_reg is 14 , the vir reg is 119
34258500: global: look up arch_reg is 14 , vir_reg is 119
34258500: global: lookup vir map for physical reg,vir_reg is 119 freelist freenum is 44
34258500: global: the phys_reg is 0, map size is 256
34258500: global: get dest phys reg is 157
34258500: global: regval is 9187201950435737471
34258500: system.cpu: phys_reg is 157, val is 9187201950435737471
34258500: global: RegFile: Setting int register 157 to 0x7f7f7f7f7f7f7f7f
34258500: global: setScalarResult
34258500: global: get into ~InstResult
34258500: system.cpu.iew: iew checkpoint 2 after exe
34258500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34258500: system.cpu.iew: Execute: Executing instructions from IQ.
34258500: system.cpu.iew: Execute: Processing PC (0x13ef8=>0x13efc).(0=>1), [tid:0] [sn:107612].
34258500: system.cpu.iew: iew checkpoint 0
34258500: system.cpu.iew: iew checkpoint 1 before exe
34258500: global: RegFile: Access to int register 122, has data 0x1bac0
34258500: global: the arch_reg is 13 , the vir reg is 161
34258500: global: look up arch_reg is 13 , vir_reg is 161
34258500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34258500: global: the phys_reg is 0, map size is 256
34258500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34258500: global: get dest phys reg is 246
34258500: global: regval is 113352
34258500: system.cpu: phys_reg is 246, val is 113352
34258500: global: RegFile: Setting int register 246 to 0x1bac8
34258500: global: setScalarResult
34258500: global: get into ~InstResult
34258500: system.cpu.iew: iew checkpoint 2 after exe
34258500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34258500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34258500: system.cpu.iew: Sending instructions to commit, [sn:107607] PC (0x13f00=>0x13f04).(0=>1).
34258500: system.cpu.iq: Waking dependents of completed instruction.
34258500: system.cpu.iq: Waking any dependents on vir_reg is 178(flat:178) and phys register 241 (IntRegClass).
34258500: system.cpu.iq: Waking up a dependent instruction, [sn:107608] PC (0x13f04=>0x13f08).(0=>1).
34258500: global: reWritePhysRegs rewrite vir_reg 178 to phys_reg 241
34258500: global: [sn:107608] has 2 ready out of 2 sources. RTI 0)
34258500: global: [sn:1] canIssue <extra arg>%
34258500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f04=>0x13f08).(0=>1) opclass:1 [sn:107608].
34258500: system.cpu.iq: addIfReady checkpoint 0
34258500: system.cpu.iew: writebackInsts checkpoint 1
34258500: system.cpu.iew: Setting virtual Destination Register 178
34258500: system.cpu.scoreboard: 1 setreg phys_reg is 178
34258500: system.cpu.scoreboard: Setting reg 178 as ready
34258500: system.cpu.iew: Sending instructions to commit, [sn:107609] PC (0x13f08=>0x13f0c).(0=>1).
34258500: system.cpu.iq: Waking dependents of completed instruction.
34258500: system.cpu.iq: Waking any dependents on vir_reg is 119(flat:119) and phys register 157 (IntRegClass).
34258500: system.cpu.iq: Waking up a dependent instruction, [sn:107610] PC (0x13f0c=>0x13f10).(0=>1).
34258500: global: reWritePhysRegs rewrite vir_reg 119 to phys_reg 157
34258500: global: [sn:107610] has 1 ready out of 2 sources. RTI 0)
34258500: global: [sn:0] canIssue <extra arg>%
34258500: system.cpu.iew: writebackInsts checkpoint 1
34258500: system.cpu.iew: Setting virtual Destination Register 119
34258500: system.cpu.scoreboard: 1 setreg phys_reg is 119
34258500: system.cpu.scoreboard: Setting reg 119 as ready
34258500: system.cpu.iew: Sending instructions to commit, [sn:107612] PC (0x13ef8=>0x13efc).(0=>1).
34258500: system.cpu.iq: Waking dependents of completed instruction.
34258500: system.cpu.iq: Waking any dependents on vir_reg is 161(flat:161) and phys register 246 (IntRegClass).
34258500: system.cpu.iq: Waking up a dependent instruction, [sn:107613] PC (0x13efc=>0x13f00).(0=>1).
34258500: global: reWritePhysRegs rewrite vir_reg 161 to phys_reg 246
34258500: global: [sn:107613] has 1 ready out of 1 sources. RTI 0)
34258500: global: [sn:1] canIssue <extra arg>%
34258500: system.cpu.iq: Checking if memory instruction can issue.
34258500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107613].
34258500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34258500: system.cpu.memDep0: Adding instruction [sn:107613] to the ready list.
34258500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13efc=>0x13f00).(0=>1) opclass:47 [sn:107613].
34258500: system.cpu.iew: writebackInsts checkpoint 1
34258500: system.cpu.iew: Setting virtual Destination Register 161
34258500: system.cpu.scoreboard: 1 setreg phys_reg is 161
34258500: system.cpu.scoreboard: Setting reg 161 as ready
34258500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34258500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f04=>0x13f08).(0=>1) [sn:107608]
34258500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13efc=>0x13f00).(0=>1) [sn:107613]
34258500: system.cpu.memDep0: Issuing instruction PC 0x13efc [sn:107613].
34258500: system.cpu.iew: Processing [tid:0]
34258500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107602]
34258500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34258500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34258500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34258500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34258500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 2
34258500: system.cpu.iew: IQ has 61 free entries (Can schedule: 0).  LQ has 31 free entries. SQ has 33 free entries.
34258500: system.cpu.iew: Activity this cycle.
34258500: system.cpu.commit: Getting instructions from Rename stage.
34258500: system.cpu.commit: Inserting PC (0x13f00=>0x13f04).(0=>1) [sn:107614] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f00=>0x13f04).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 12 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f04=>0x13f08).(0=>1) [sn:107615] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f04=>0x13f08).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 13 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f08=>0x13f0c).(0=>1) [sn:107616] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f08=>0x13f0c).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 14 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f0c=>0x13f10).(0=>1) [sn:107617] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f0c=>0x13f10).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 15 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f10=>0x13f14).(0=>1) [sn:107618] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f10=>0x13f14).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 16 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f14=>0x13f18).(0=>1) [sn:107619] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f14=>0x13f18).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 17 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f18=>0x13f1c).(0=>1) [sn:107620] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f18=>0x13f1c).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 18 instructions.
34258500: system.cpu.commit: Inserting PC (0x13f1c=>0x13f20).(0=>1) [sn:107621] [tid:0] into ROB.
34258500: system.cpu.rob: Adding inst PC (0x13f1c=>0x13f20).(0=>1) to the ROB.
34258500: system.cpu.rob: [tid:0] Now has 19 instructions.
34258500: system.cpu.commit: Trying to commit instructions in the ROB.
34258500: system.cpu.commit: Trying to commit head instruction, [sn:107603] [tid:0]
34258500: system.cpu.commit: Committing instruction with [sn:107603] PC (0x13f0c=>0x13f10).(0=>1)
34258500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f0c=>0x13f10).(0=>1), [sn:107603]
34258500: system.cpu: Removing committed instruction [tid:0] PC (0x13f0c=>0x13f10).(0=>1) [sn:107603]
34258500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34258500: system.cpu.commit: [tid:0]: Marking PC (0x13efc=>0x13f00).(0=>1), [sn:107606] ready within ROB.
34258500: system.cpu.commit: [tid:0]: Marking PC (0x13f10=>0x13ef8).(0=>1), [sn:107604] ready within ROB.
34258500: system.cpu.commit: [tid:0]: Instruction [sn:107604] PC (0x13f10=>0x13ef8).(0=>1) is head of ROB and ready to commit
34258500: system.cpu.commit: [tid:0]: ROB has 18 insts & 174 free entries.
34258500: system.cpu.commit: Activity This Cycle.
34258500: system.cpu: FullO3CPU tick checkpoint 0
34258500: system.cpu: FullO3CPU tick checkpoint 0.1
34258500: system.cpu: FullO3CPU tick checkpoint 0.2
34258500: system.cpu: FullO3CPU tick checkpoint 0.3
34258500: system.cpu: FullO3CPU tick checkpoint 0.4
34258500: global: ~DefaultIEWDefaultCommit()
34258500: global: DynInst: [sn:107597] Instruction destroyed. Instcount for system.cpu = 39
34258500: global: ~BaseDynInst checkpoint 0
34258500: global: DynInst: [sn:107599] Instruction destroyed. Instcount for system.cpu = 38
34258500: global: ~BaseDynInst checkpoint 0
34258500: global: get into ~InstResult
34258500: global: DefaultIEWDefaultCommit()
34258500: system.cpu: FullO3CPU tick checkpoint 0.5
34258500: system.cpu: Activity: 12
34258500: system.cpu: FullO3CPU tick checkpoint 1
34258500: system.cpu: Removing instruction, [tid:0] [sn:107603] PC (0x13f0c=>0x13f10).(0=>1)
 dest reg 0x56f127c : 0x56f109034258500: system.cpu: FullO3CPU tick checkpoint 2
34258500: system.cpu: Scheduling next tick!
34259000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34259000: system.cpu.fetch: Running stage.
34259000: system.cpu.fetch: Attempting to fetch from [tid:0]
34259000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34259000: global: Requesting bytes 0x0007c703 from address 0x13f60
34259000: global: Decoding instruction 0x0007c703 at address 0x13f60
34259000: global: DynInst: [sn:107638] Instruction created. Instcount for system.cpu = 39
34259000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f60 (0) created [sn:107638].
34259000: system.cpu.fetch: [tid:0]: Instruction is: lbu a4, 0(a5)
34259000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34259000: global: Requesting bytes 0x00178793 from address 0x13f64
34259000: global: Decoding instruction 0x00178793 at address 0x13f64
34259000: global: DynInst: [sn:107639] Instruction created. Instcount for system.cpu = 40
34259000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f64 (0) created [sn:107639].
34259000: system.cpu.fetch: [tid:0]: Instruction is: addi a5, a5, 1
34259000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34259000: global: Requesting bytes 0x0077f693 from address 0x13f68
34259000: global: Decoding instruction 0x0077f693 at address 0x13f68
34259000: global: DynInst: [sn:107640] Instruction created. Instcount for system.cpu = 41
34259000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f68 (0) created [sn:107640].
34259000: system.cpu.fetch: [tid:0]: Instruction is: andi a3, a5, 7
34259000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34259000: global: Requesting bytes 0xfe0718e3 from address 0x13f6c
34259000: global: Decoding instruction 0xfe0718e3 at address 0x13f6c
34259000: global: DynInst: [sn:107641] Instruction created. Instcount for system.cpu = 42
34259000: system.cpu.fetch: [tid:0]: Instruction PC 0x13f6c (0) created [sn:107641].
34259000: system.cpu.fetch: [tid:0]: Instruction is: bne a4, zero, -16
34259000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34259000: system.cpu.fetch: [tid:0]: [sn:107641]:  Branch predicted to be taken to (0x13f5c=>0x13f60).(0=>1).
34259000: system.cpu.fetch: [tid:0]: [sn:107641] Branch predicted to go to (0x13f5c=>0x13f60).(0=>1).
34259000: system.cpu.fetch: Branch detected with PC = (0x13f6c=>0x13f70).(0=>1)
34259000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34259000: system.cpu.fetch: [tid:0][sn:107638]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34259000: system.cpu.fetch: [tid:0][sn:107639]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34259000: system.cpu.fetch: [tid:0][sn:107640]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34259000: system.cpu.fetch: [tid:0][sn:107641]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34259000: system.cpu.fetch: Activity this cycle.
34259000: system.cpu: Activity: 13
34259000: system.cpu.decode: Processing [tid:0]
34259000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34259000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107630] with PC (0x13f40=>0x13f44).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107631] with PC (0x13f44=>0x13f48).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107632] with PC (0x13f48=>0x13f4c).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107633] with PC (0x13f4c=>0x13f50).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107634] with PC (0x13f50=>0x13f54).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107635] with PC (0x13f54=>0x13f58).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107636] with PC (0x13f58=>0x13f5c).(0=>1)
34259000: system.cpu.decode: [tid:0]: Processing instruction [sn:107637] with PC (0x13f5c=>0x13f60).(0=>1)
34259000: system.cpu.decode: Activity this cycle.
34259000: system.cpu.rename: Processing [tid:0]
34259000: system.cpu.rename: [tid:0]: Free IQ: 61, Free ROB: 174, Free LQ: 31, Free SQ: 33, FreeRM 31(203 224 255 31 0)
34259000: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34259000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 31, loadsInProgress: 6, loads dispatchedToLQ: 0
34259000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34259000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34259000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=20), until [sn:107603].
34259000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167216, [sn:107603].
34259000: system.cpu.rename: hb_it newPhysReg is 53 prevPhysReg is 212
34259000: system.cpu.freeList: Freeing register 212 (IntRegClass).
34259000: system.cpu.scoreboard: get into unset reg func reg id is 212
34259000: global: look up arch_reg is 15 , vir_reg is 212
34259000: global: lookup vir map for physical reg,vir_reg is 212 freelist freenum is 43
34259000: global: the phys_reg is 0x56f145c, map size is 256
34259000: system.cpu.vir_freelist: Freeing register 93 (IntRegClass).
34259000: global: simpleFreeList addPhysReg 93, cnt_ref_size is 256
34259000: system.cpu.rename: remove commited inst finish
34259000: system.cpu.iew: Issue: Processing [tid:0]
34259000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f00=>0x13f04).(0=>1) [sn:107614] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107614] PC (0x13f00=>0x13f04).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: system.cpu.iq: Instruction PC (0x13f00=>0x13f04).(0=>1) has src reg 126 that is being added to the dependency chain.
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 1
34259000: system.cpu.iq: renamed vir reg is 151
34259000: system.cpu.iq: phys_reg is NULL
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f04=>0x13f08).(0=>1) [sn:107615] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107615] PC (0x13f04=>0x13f08).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: system.cpu.iq: Instruction PC (0x13f04=>0x13f08).(0=>1) has src reg 151 that is being added to the dependency chain.
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 1
34259000: system.cpu.iq: renamed vir reg is 210
34259000: system.cpu.iq: phys_reg is NULL
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f08=>0x13f0c).(0=>1) [sn:107616] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107616] PC (0x13f08=>0x13f0c).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: system.cpu.iq: Instruction PC (0x13f08=>0x13f0c).(0=>1) has src reg 126 that is being added to the dependency chain.
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 1
34259000: system.cpu.iq: renamed vir reg is 139
34259000: system.cpu.iq: phys_reg is NULL
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f0c=>0x13f10).(0=>1) [sn:107617] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107617] PC (0x13f0c=>0x13f10).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 210 that is being added to the dependency chain.
34259000: system.cpu.iq: Instruction PC (0x13f0c=>0x13f10).(0=>1) has src reg 139 that is being added to the dependency chain.
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 1
34259000: system.cpu.iq: renamed vir reg is 152
34259000: system.cpu.iq: phys_reg is NULL
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f10=>0x13f14).(0=>1) [sn:107618] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107618] PC (0x13f10=>0x13f14).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: system.cpu.iq: Instruction PC (0x13f10=>0x13f14).(0=>1) has src reg 152 that is being added to the dependency chain.
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 0
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f14=>0x13f18).(0=>1) [sn:107619] [tid:0] to IQ.
34259000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34259000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f14=>0x13f18).(0=>1), idx:10 [sn:107619]
34259000: system.cpu.iq: Adding instruction [sn:107619] PC (0x13f14=>0x13f18).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 1
34259000: global: look up arch_reg is 13 , vir_reg is 161
34259000: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259000: global: the phys_reg is 0x56f1b88, map size is 256
34259000: system.cpu.iq: Instruction PC (0x13f14=>0x13f18).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259000: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259000: global: [sn:107619] has 1 ready out of 1 sources. RTI 0)
34259000: global: [sn:1] canIssue <extra arg>%
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 1
34259000: system.cpu.iq: renamed vir reg is 105
34259000: system.cpu.iq: phys_reg is NULL
34259000: system.cpu.iq: iq checkpoint 2
34259000: global: Inst 0x13f14 with index 965 had no SSID
34259000: system.cpu.memDep0: No dependency for inst PC (0x13f14=>0x13f18).(0=>1) [sn:107619].
34259000: system.cpu.memDep0: Adding instruction [sn:107619] to the ready list.
34259000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f14=>0x13f18).(0=>1) opclass:47 [sn:107619].
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f18=>0x13f1c).(0=>1) [sn:107620] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107620] PC (0x13f18=>0x13f1c).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: global: look up arch_reg is 13 , vir_reg is 161
34259000: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259000: global: the phys_reg is 0x56f1b88, map size is 256
34259000: system.cpu.iq: Instruction PC (0x13f18=>0x13f1c).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259000: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259000: global: [sn:107620] has 2 ready out of 2 sources. RTI 0)
34259000: global: [sn:1] canIssue <extra arg>%
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 1
34259000: system.cpu.iq: renamed vir reg is 168
34259000: system.cpu.iq: phys_reg is NULL
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f18=>0x13f1c).(0=>1) opclass:1 [sn:107620].
34259000: system.cpu.iq: addIfReady checkpoint 0
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f1c=>0x13f20).(0=>1) [sn:107621] [tid:0] to IQ.
34259000: system.cpu.iq: Adding instruction [sn:107621] PC (0x13f1c=>0x13f20).(0=>1) to the IQ.
34259000: system.cpu.iq: iq checkpoint 0
34259000: system.cpu.iq: total_src_regs is 2
34259000: system.cpu.iq: Instruction PC (0x13f1c=>0x13f20).(0=>1) has src reg 105 that is being added to the dependency chain.
34259000: system.cpu.iq: iq checkpoint 1
34259000: system.cpu.iq: total dest regs is 0
34259000: system.cpu.iq: iq checkpoint 2
34259000: system.cpu.iew: add to iq end
34259000: system.cpu.iew: Execute: Executing instructions from IQ.
34259000: system.cpu.iew: Execute: Processing PC (0x13f04=>0x13f08).(0=>1), [tid:0] [sn:107608].
34259000: system.cpu.iew: iew checkpoint 0
34259000: system.cpu.iew: iew checkpoint 1 before exe
34259000: global: RegFile: Access to int register 241, has data 0x5254532054532731
34259000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34259000: global: the arch_reg is 15 , the vir reg is 103
34259000: global: look up arch_reg is 15 , vir_reg is 103
34259000: global: lookup vir map for physical reg,vir_reg is 103 freelist freenum is 44
34259000: global: the phys_reg is 0, map size is 256
34259000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34259000: global: get dest phys reg is 13
34259000: global: regval is 15119659957908317872
34259000: system.cpu: phys_reg is 13, val is 15119659957908317872
34259000: global: RegFile: Setting int register 13 to 0xd1d3d29fd3d2a6b0
34259000: global: setScalarResult
34259000: global: get into ~InstResult
34259000: system.cpu.iew: iew checkpoint 2 after exe
34259000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34259000: system.cpu.iew: Execute: Executing instructions from IQ.
34259000: system.cpu.iew: Execute: Processing PC (0x13efc=>0x13f00).(0=>1), [tid:0] [sn:107613].
34259000: system.cpu.iew: iew checkpoint 0
34259000: system.cpu.iew: Execute: Calculating address for memory reference.
34259000: system.cpu.iew: iew is load checkpoint 1
34259000: system.cpu.iew.lsq.thread0: Executing load PC (0x13efc=>0x13f00).(0=>1), [sn:107613]
34259000: global: RegFile: Access to int register 246, has data 0x1bac8
34259000: system.cpu.iew.lsq.thread0: Read called, load idx: 9, store idx: 2, storeHead: 1 addr: 0xbac0
34259000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107613] PC (0x13efc=>0x13f00).(0=>1)
34259000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34259000: system.cpu.iew: Sending instructions to commit, [sn:107608] PC (0x13f04=>0x13f08).(0=>1).
34259000: system.cpu.iq: Waking dependents of completed instruction.
34259000: system.cpu.iq: Waking any dependents on vir_reg is 103(flat:103) and phys register 13 (IntRegClass).
34259000: system.cpu.iq: Waking up a dependent instruction, [sn:107610] PC (0x13f0c=>0x13f10).(0=>1).
34259000: global: reWritePhysRegs rewrite vir_reg 103 to phys_reg 13
34259000: global: [sn:107610] has 2 ready out of 2 sources. RTI 0)
34259000: global: [sn:1] canIssue <extra arg>%
34259000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f0c=>0x13f10).(0=>1) opclass:1 [sn:107610].
34259000: system.cpu.iq: addIfReady checkpoint 0
34259000: system.cpu.iew: writebackInsts checkpoint 1
34259000: system.cpu.iew: Setting virtual Destination Register 103
34259000: system.cpu.scoreboard: 1 setreg phys_reg is 103
34259000: system.cpu.scoreboard: Setting reg 103 as ready
34259000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34259000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f0c=>0x13f10).(0=>1) [sn:107610]
34259000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f14=>0x13f18).(0=>1) [sn:107619]
34259000: system.cpu.memDep0: Issuing instruction PC 0x13f14 [sn:107619].
34259000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f18=>0x13f1c).(0=>1) [sn:107620]
34259000: system.cpu.iew: Processing [tid:0]
34259000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107603]
34259000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34259000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34259000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34259000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34259000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 3
34259000: system.cpu.iew: IQ has 55 free entries (Can schedule: 0).  LQ has 30 free entries. SQ has 33 free entries.
34259000: system.cpu.iew: Activity this cycle.
34259000: system.cpu.commit: Getting instructions from Rename stage.
34259000: system.cpu.commit: Inserting PC (0x13f20=>0x13f24).(0=>1) [sn:107622] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f20=>0x13f24).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 19 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f24=>0x13f28).(0=>1) [sn:107623] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f24=>0x13f28).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 20 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f28=>0x13f2c).(0=>1) [sn:107624] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f28=>0x13f2c).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 21 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f2c=>0x13f30).(0=>1) [sn:107625] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f2c=>0x13f30).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 22 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f30=>0x13f34).(0=>1) [sn:107626] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f30=>0x13f34).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 23 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f34=>0x13f38).(0=>1) [sn:107627] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f34=>0x13f38).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 24 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f38=>0x13f3c).(0=>1) [sn:107628] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f38=>0x13f3c).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 25 instructions.
34259000: system.cpu.commit: Inserting PC (0x13f3c=>0x13f40).(0=>1) [sn:107629] [tid:0] into ROB.
34259000: system.cpu.rob: Adding inst PC (0x13f3c=>0x13f40).(0=>1) to the ROB.
34259000: system.cpu.rob: [tid:0] Now has 26 instructions.
34259000: system.cpu.commit: Trying to commit instructions in the ROB.
34259000: system.cpu.commit: Trying to commit head instruction, [sn:107604] [tid:0]
34259000: system.cpu.commit: Committing instruction with [sn:107604] PC (0x13f10=>0x13ef8).(0=>1)
34259000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f10=>0x13ef8).(0=>1), [sn:107604]
34259000: system.cpu: Removing committed instruction [tid:0] PC (0x13f10=>0x13ef8).(0=>1) [sn:107604]
34259000: system.cpu.commit: Trying to commit head instruction, [sn:107605] [tid:0]
34259000: system.cpu.commit: Committing instruction with [sn:107605] PC (0x13ef8=>0x13efc).(0=>1)
34259000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107605]
34259000: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107605]
34259000: global: RegFile: Access to int register 122, has data 0x1bac0
34259000: system.cpu.commit: Trying to commit head instruction, [sn:107606] [tid:0]
34259000: system.cpu.commit: Committing instruction with [sn:107606] PC (0x13efc=>0x13f00).(0=>1)
34259000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13efc=>0x13f00).(0=>1), [sn:107606]
34259000: system.cpu: Removing committed instruction [tid:0] PC (0x13efc=>0x13f00).(0=>1) [sn:107606]
34259000: global: RegFile: Access to int register 241, has data 0x5254532054532731
34259000: system.cpu.commit: [tid:0]: Marking PC (0x13f00=>0x13f04).(0=>1), [sn:107607] ready within ROB.
34259000: system.cpu.commit: [tid:0]: Marking PC (0x13f08=>0x13f0c).(0=>1), [sn:107609] ready within ROB.
34259000: system.cpu.commit: [tid:0]: Marking PC (0x13ef8=>0x13efc).(0=>1), [sn:107612] ready within ROB.
34259000: system.cpu.commit: [tid:0]: Instruction [sn:107607] PC (0x13f00=>0x13f04).(0=>1) is head of ROB and ready to commit
34259000: system.cpu.commit: [tid:0]: ROB has 23 insts & 169 free entries.
34259000: system.cpu.commit: Activity This Cycle.
34259000: system.cpu: FullO3CPU tick checkpoint 0
34259000: system.cpu: FullO3CPU tick checkpoint 0.1
34259000: system.cpu: FullO3CPU tick checkpoint 0.2
34259000: system.cpu: FullO3CPU tick checkpoint 0.3
34259000: system.cpu: FullO3CPU tick checkpoint 0.4
34259000: global: ~DefaultIEWDefaultCommit()
34259000: global: DynInst: [sn:107602] Instruction destroyed. Instcount for system.cpu = 41
34259000: global: ~BaseDynInst checkpoint 0
34259000: global: get into ~InstResult
34259000: global: DynInst: [sn:107600] Instruction destroyed. Instcount for system.cpu = 40
34259000: global: ~BaseDynInst checkpoint 0
34259000: global: get into ~InstResult
34259000: global: DefaultIEWDefaultCommit()
34259000: system.cpu: FullO3CPU tick checkpoint 0.5
34259000: system.cpu: Activity: 12
34259000: system.cpu: FullO3CPU tick checkpoint 1
34259000: system.cpu: Removing instruction, [tid:0] [sn:107604] PC (0x13f10=>0x13ef8).(0=>1)
 dest reg 0x56f15a0 : 0x56f175c34259000: system.cpu: Removing instruction, [tid:0] [sn:107605] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f11e0 : 0x56f15b834259000: system.cpu: Removing instruction, [tid:0] [sn:107606] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f19c0 : 0x56f1b4c34259000: system.cpu: FullO3CPU tick checkpoint 2
34259000: system.cpu: Scheduling next tick!
34259500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34259500: system.cpu.fetch: Running stage.
34259500: system.cpu.fetch: Attempting to fetch from [tid:0]
34259500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34259500: global: Requesting bytes 0x04068863 from address 0x13f5c
34259500: global: Decoding instruction 0x04068863 at address 0x13f5c
34259500: global: DynInst: [sn:107642] Instruction created. Instcount for system.cpu = 41
34259500: system.cpu.fetch: [tid:0]: Instruction PC 0x13f5c (0) created [sn:107642].
34259500: system.cpu.fetch: [tid:0]: Instruction is: beq a3, zero, 80
34259500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34259500: system.cpu.fetch: [tid:0]: [sn:107642]:  Branch predicted to be taken to (0x13fac=>0x13fb0).(0=>1).
34259500: system.cpu.fetch: [tid:0]: [sn:107642] Branch predicted to go to (0x13fac=>0x13fb0).(0=>1).
34259500: system.cpu.fetch: Branch detected with PC = (0x13f5c=>0x13f60).(0=>1)
34259500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34259500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13fac=>0x13fb0).(0=>1).
34259500: system.cpu.fetch: [tid:0] Fetching cache line 0x13f80 for addr 0x13fac
34259500: system.cpu: CPU already running.
34259500: system.cpu.fetch: Fetch: Doing instruction read.
34259500: system.cpu.fetch: [tid:0]: Doing Icache access.
34259500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34259500: system.cpu.fetch: Deactivating stage.
34259500: system.cpu: Activity: 11
34259500: system.cpu.fetch: [tid:0][sn:107642]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34259500: system.cpu.fetch: Activity this cycle.
34259500: system.cpu: Activity: 12
34259500: system.cpu.decode: Processing [tid:0]
34259500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34259500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34259500: system.cpu.decode: [tid:0]: Processing instruction [sn:107638] with PC (0x13f60=>0x13f64).(0=>1)
34259500: system.cpu.decode: [tid:0]: Processing instruction [sn:107639] with PC (0x13f64=>0x13f68).(0=>1)
34259500: system.cpu.decode: [tid:0]: Processing instruction [sn:107640] with PC (0x13f68=>0x13f6c).(0=>1)
34259500: system.cpu.decode: [tid:0]: Processing instruction [sn:107641] with PC (0x13f6c=>0x13f70).(0=>1)
34259500: system.cpu.decode: Activity this cycle.
34259500: system.cpu.rename: Processing [tid:0]
34259500: system.cpu.rename: [tid:0]: Free IQ: 55, Free ROB: 169, Free LQ: 30, Free SQ: 33, FreeRM 31(204 224 255 31 0)
34259500: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34259500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 6, loads dispatchedToLQ: 1
34259500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34259500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34259500: system.cpu.rename: [tid:0]: 16 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 30, loadsInProgress: 6, loads dispatchedToLQ: 1
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107630] with PC (0x13f40=>0x13f44).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 161
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 161 (flat: 161) is allocated.
34259500: global: [sn:107630] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: renameDestRegs checkpoint 0
34259500: global: get into unified rename func
34259500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34259500: global: Renamed reg IntRegClass{15} to vir reg 187 (187) old mapping was 39 (39)
34259500: system.cpu.rename: Dest Rename result[0] is 187
34259500: system.cpu.scoreboard: get into unset reg func reg id is 187
34259500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 187 phys_reg is NULL 0.
34259500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:107630]. PC (0x13f40=>0x13f44).(0=>1)
34259500: global: idx is 0, renamd_virdest is 187, renamed_dest should be NULL and is 0, previous_rename is 39
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f40=>0x13f44).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107631] with PC (0x13f44=>0x13f48).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 76
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 76
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 76
34259500: system.cpu.rename: [tid:0]:virtual Register 76 (phys: 76) is not allocated.
34259500: global: idx is 0, vir_src is 76, physical reg is not allocated yet
34259500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 0
34259500: global: look up arch_reg is 0 , vir_reg is 0
34259500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1000, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34259500: global: [sn:107631] has 1 ready out of 2 sources. RTI 0)
34259500: global: [sn:0] canIssue <extra arg>%
34259500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f44=>0x13f48).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107632] with PC (0x13f48=>0x13f4c).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 154
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 154
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 154
34259500: system.cpu.rename: [tid:0]:virtual Register 154 (phys: 154) is not allocated.
34259500: global: idx is 0, vir_src is 154, physical reg is not allocated yet
34259500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 0
34259500: global: look up arch_reg is 0 , vir_reg is 0
34259500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1000, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34259500: global: [sn:107632] has 1 ready out of 2 sources. RTI 0)
34259500: global: [sn:0] canIssue <extra arg>%
34259500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f48=>0x13f4c).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107633] with PC (0x13f4c=>0x13f50).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 0
34259500: global: look up arch_reg is 0 , vir_reg is 0
34259500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1000, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34259500: global: [sn:107633] has 1 ready out of 2 sources. RTI 0)
34259500: global: [sn:0] canIssue <extra arg>%
34259500: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34259500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 187
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 187
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 187
34259500: system.cpu.rename: [tid:0]:virtual Register 187 (phys: 187) is not allocated.
34259500: global: idx is 1, vir_src is 187, physical reg is not allocated yet
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: renameDestRegs checkpoint 0
34259500: global: get into unified rename func
34259500: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34259500: global: Renamed reg IntRegClass{10} to vir reg 132 (132) old mapping was 243 (243)
34259500: system.cpu.rename: Dest Rename result[0] is 132
34259500: system.cpu.scoreboard: get into unset reg func reg id is 132
34259500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 132 phys_reg is NULL 0.
34259500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:107633]. PC (0x13f4c=>0x13f50).(0=>1)
34259500: global: idx is 0, renamd_virdest is 132, renamed_dest should be NULL and is 0, previous_rename is 243
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f4c=>0x13f50).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107634] with PC (0x13f50=>0x13f54).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 132
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 132
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 132
34259500: system.cpu.rename: [tid:0]:virtual Register 132 (phys: 132) is not allocated.
34259500: global: idx is 0, vir_src is 132, physical reg is not allocated yet
34259500: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 168
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 168
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 168
34259500: system.cpu.rename: [tid:0]:virtual Register 168 (phys: 168) is not allocated.
34259500: global: idx is 1, vir_src is 168, physical reg is not allocated yet
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: renameDestRegs checkpoint 0
34259500: global: get into unified rename func
34259500: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34259500: global: Renamed reg IntRegClass{10} to vir reg 66 (66) old mapping was 132 (132)
34259500: system.cpu.rename: Dest Rename result[0] is 66
34259500: system.cpu.scoreboard: get into unset reg func reg id is 66
34259500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 66 phys_reg is NULL 0.
34259500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:107634]. PC (0x13f50=>0x13f54).(0=>1)
34259500: global: idx is 0, renamd_virdest is 66, renamed_dest should be NULL and is 0, previous_rename is 132
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f50=>0x13f54).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107635] with PC (0x13f54=>0x13f58).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 66
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 66
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 66
34259500: system.cpu.rename: [tid:0]:virtual Register 66 (phys: 66) is not allocated.
34259500: global: idx is 0, vir_src is 66, physical reg is not allocated yet
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: renameDestRegs checkpoint 0
34259500: global: get into unified rename func
34259500: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34259500: global: Renamed reg IntRegClass{10} to vir reg 87 (87) old mapping was 66 (66)
34259500: system.cpu.rename: Dest Rename result[0] is 87
34259500: system.cpu.scoreboard: get into unset reg func reg id is 87
34259500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 87 phys_reg is NULL 0.
34259500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:107635]. PC (0x13f54=>0x13f58).(0=>1)
34259500: global: idx is 0, renamd_virdest is 87, renamed_dest should be NULL and is 0, previous_rename is 66
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f54=>0x13f58).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107636] with PC (0x13f58=>0x13f5c).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 215
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 215
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 215
34259500: global: look up arch_reg is 1 , vir_reg is 215
34259500: global: lookup vir map for physical reg,vir_reg is 215 freelist freenum is 43
34259500: global: the phys_reg is 0x56f154c, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 215 (flat: 215) is allocated.
34259500: global: [sn:107636] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: global: idx is 0 , vir_renamed_src is 215, phys_renamed_src is 113
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: renameDestRegs checkpoint 0
34259500: global: get into unified rename func
34259500: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34259500: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34259500: system.cpu.rename: Dest Rename result[0] is 0
34259500: system.cpu.scoreboard: get into unset reg func reg id is 0
34259500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34259500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=24), [sn:107636]. PC (0x13f58=>0x13f5c).(0=>1)
34259500: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f58=>0x13f5c).(0=>1)
34259500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34259500: system.cpu.rename: [tid:0]: Processing instruction [sn:107637] with PC (0x13f5c=>0x13f60).(0=>1).
34259500: system.cpu.rename: start rename src regs------------------------------------------------
34259500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 161
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 161
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 161
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 161 (flat: 161) is allocated.
34259500: global: [sn:107637] has 1 ready out of 2 sources. RTI 0)
34259500: global: [sn:0] canIssue <extra arg>%
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34259500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34259500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34259500: system.cpu.scoreboard: getreg phys_reg is 0
34259500: global: look up arch_reg is 0 , vir_reg is 0
34259500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1000, map size is 256
34259500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34259500: global: [sn:107637] has 2 ready out of 2 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34259500: system.cpu.rename: start rename dst regs------------------------------------------------
34259500: system.cpu.rename: toIEWIndex inst pc is (0x13f5c=>0x13f60).(0=>1)
34259500: system.cpu.rename: Activity this cycle.
34259500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=24), until [sn:107606].
34259500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166736, [sn:107605].
34259500: system.cpu.rename: hb_it newPhysReg is 40 prevPhysReg is 172
34259500: system.cpu.freeList: Freeing register 172 (IntRegClass).
34259500: system.cpu.scoreboard: get into unset reg func reg id is 172
34259500: global: look up arch_reg is 13 , vir_reg is 172
34259500: global: lookup vir map for physical reg,vir_reg is 172 freelist freenum is 43
34259500: global: the phys_reg is 0x56f1318, map size is 256
34259500: system.cpu.vir_freelist: Freeing register 66 (IntRegClass).
34259500: global: simpleFreeList addPhysReg 66, cnt_ref_size is 256
34259500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165572, [sn:107606].
34259500: system.cpu.rename: hb_it newPhysReg is 208 prevPhysReg is 75
34259500: system.cpu.freeList: Freeing register 75 (IntRegClass).
34259500: system.cpu.scoreboard: get into unset reg func reg id is 75
34259500: global: look up arch_reg is 14 , vir_reg is 75
34259500: global: lookup vir map for physical reg,vir_reg is 75 freelist freenum is 44
34259500: global: the phys_reg is 0x56f175c, map size is 256
34259500: system.cpu.vir_freelist: Freeing register 157 (IntRegClass).
34259500: global: simpleFreeList addPhysReg 157, cnt_ref_size is 256
34259500: system.cpu.rename: remove commited inst finish
34259500: system.cpu.iew: Issue: Processing [tid:0]
34259500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f20=>0x13f24).(0=>1) [sn:107622] [tid:0] to IQ.
34259500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34259500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f20=>0x13f24).(0=>1), idx:11 [sn:107622]
34259500: system.cpu.iq: Adding instruction [sn:107622] PC (0x13f20=>0x13f24).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 1
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.iq: Instruction PC (0x13f20=>0x13f24).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: global: [sn:107622] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 1
34259500: system.cpu.iq: renamed vir reg is 223
34259500: system.cpu.iq: phys_reg is NULL
34259500: system.cpu.iq: iq checkpoint 2
34259500: global: Inst 0x13f20 with index 968 had no SSID
34259500: system.cpu.memDep0: No dependency for inst PC (0x13f20=>0x13f24).(0=>1) [sn:107622].
34259500: system.cpu.memDep0: Adding instruction [sn:107622] to the ready list.
34259500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f20=>0x13f24).(0=>1) opclass:47 [sn:107622].
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f24=>0x13f28).(0=>1) [sn:107623] [tid:0] to IQ.
34259500: system.cpu.iq: Adding instruction [sn:107623] PC (0x13f24=>0x13f28).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 2
34259500: system.cpu.iq: Instruction PC (0x13f24=>0x13f28).(0=>1) has src reg 223 that is being added to the dependency chain.
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 0
34259500: system.cpu.iq: iq checkpoint 2
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f28=>0x13f2c).(0=>1) [sn:107624] [tid:0] to IQ.
34259500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34259500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f28=>0x13f2c).(0=>1), idx:12 [sn:107624]
34259500: system.cpu.iq: Adding instruction [sn:107624] PC (0x13f28=>0x13f2c).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 1
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.iq: Instruction PC (0x13f28=>0x13f2c).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: global: [sn:107624] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 1
34259500: system.cpu.iq: renamed vir reg is 123
34259500: system.cpu.iq: phys_reg is NULL
34259500: system.cpu.iq: iq checkpoint 2
34259500: global: Inst 0x13f28 with index 970 had no SSID
34259500: system.cpu.memDep0: No dependency for inst PC (0x13f28=>0x13f2c).(0=>1) [sn:107624].
34259500: system.cpu.memDep0: Adding instruction [sn:107624] to the ready list.
34259500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f28=>0x13f2c).(0=>1) opclass:47 [sn:107624].
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f2c=>0x13f30).(0=>1) [sn:107625] [tid:0] to IQ.
34259500: system.cpu.iq: Adding instruction [sn:107625] PC (0x13f2c=>0x13f30).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 2
34259500: system.cpu.iq: Instruction PC (0x13f2c=>0x13f30).(0=>1) has src reg 123 that is being added to the dependency chain.
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 0
34259500: system.cpu.iq: iq checkpoint 2
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f30=>0x13f34).(0=>1) [sn:107626] [tid:0] to IQ.
34259500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34259500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f30=>0x13f34).(0=>1), idx:13 [sn:107626]
34259500: system.cpu.iq: Adding instruction [sn:107626] PC (0x13f30=>0x13f34).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 1
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.iq: Instruction PC (0x13f30=>0x13f34).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: global: [sn:107626] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 1
34259500: system.cpu.iq: renamed vir reg is 39
34259500: system.cpu.iq: phys_reg is NULL
34259500: system.cpu.iq: iq checkpoint 2
34259500: global: Inst 0x13f30 with index 972 had no SSID
34259500: system.cpu.memDep0: No dependency for inst PC (0x13f30=>0x13f34).(0=>1) [sn:107626].
34259500: system.cpu.memDep0: Adding instruction [sn:107626] to the ready list.
34259500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f30=>0x13f34).(0=>1) opclass:47 [sn:107626].
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f34=>0x13f38).(0=>1) [sn:107627] [tid:0] to IQ.
34259500: system.cpu.iq: Adding instruction [sn:107627] PC (0x13f34=>0x13f38).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 2
34259500: system.cpu.iq: Instruction PC (0x13f34=>0x13f38).(0=>1) has src reg 39 that is being added to the dependency chain.
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 0
34259500: system.cpu.iq: iq checkpoint 2
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f38=>0x13f3c).(0=>1) [sn:107628] [tid:0] to IQ.
34259500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34259500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f38=>0x13f3c).(0=>1), idx:14 [sn:107628]
34259500: system.cpu.iq: Adding instruction [sn:107628] PC (0x13f38=>0x13f3c).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 1
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.iq: Instruction PC (0x13f38=>0x13f3c).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: global: [sn:107628] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 1
34259500: system.cpu.iq: renamed vir reg is 76
34259500: system.cpu.iq: phys_reg is NULL
34259500: system.cpu.iq: iq checkpoint 2
34259500: global: Inst 0x13f38 with index 974 had no SSID
34259500: system.cpu.memDep0: No dependency for inst PC (0x13f38=>0x13f3c).(0=>1) [sn:107628].
34259500: system.cpu.memDep0: Adding instruction [sn:107628] to the ready list.
34259500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f38=>0x13f3c).(0=>1) opclass:47 [sn:107628].
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f3c=>0x13f40).(0=>1) [sn:107629] [tid:0] to IQ.
34259500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34259500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f3c=>0x13f40).(0=>1), idx:15 [sn:107629]
34259500: system.cpu.iq: Adding instruction [sn:107629] PC (0x13f3c=>0x13f40).(0=>1) to the IQ.
34259500: system.cpu.iq: iq checkpoint 0
34259500: system.cpu.iq: total_src_regs is 1
34259500: global: look up arch_reg is 13 , vir_reg is 161
34259500: global: lookup vir map for physical reg,vir_reg is 161 freelist freenum is 44
34259500: global: the phys_reg is 0x56f1b88, map size is 256
34259500: system.cpu.iq: Instruction PC (0x13f3c=>0x13f40).(0=>1) has arch_reg 13 vir_src reg 161 phys_reg 246 that became ready before it reached the IQ.
34259500: global: idx is 0 , vir_renamed_src is 161, phys_renamed_src is 246
34259500: global: [sn:107629] has 1 ready out of 1 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: system.cpu.iq: iq checkpoint 1
34259500: system.cpu.iq: total dest regs is 1
34259500: system.cpu.iq: renamed vir reg is 154
34259500: system.cpu.iq: phys_reg is NULL
34259500: system.cpu.iq: iq checkpoint 2
34259500: global: Inst 0x13f3c with index 975 had no SSID
34259500: system.cpu.memDep0: No dependency for inst PC (0x13f3c=>0x13f40).(0=>1) [sn:107629].
34259500: system.cpu.memDep0: Adding instruction [sn:107629] to the ready list.
34259500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f3c=>0x13f40).(0=>1) opclass:47 [sn:107629].
34259500: system.cpu.iew: add to iq end
34259500: system.cpu.iew: Execute: Executing instructions from IQ.
34259500: system.cpu.iew: Execute: Processing PC (0x13f0c=>0x13f10).(0=>1), [tid:0] [sn:107610].
34259500: system.cpu.iew: iew checkpoint 0
34259500: system.cpu.iew: iew checkpoint 1 before exe
34259500: global: RegFile: Access to int register 13, has data 0xd1d3d29fd3d2a6b0
34259500: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34259500: global: the arch_reg is 15 , the vir reg is 59
34259500: global: look up arch_reg is 15 , vir_reg is 59
34259500: global: lookup vir map for physical reg,vir_reg is 59 freelist freenum is 44
34259500: global: the phys_reg is 0, map size is 256
34259500: global: get dest phys reg is 12
34259500: global: regval is 18446744073709551615
34259500: system.cpu: phys_reg is 12, val is 18446744073709551615
34259500: global: RegFile: Setting int register 12 to 0xffffffffffffffff
34259500: global: setScalarResult
34259500: global: get into ~InstResult
34259500: system.cpu.iew: iew checkpoint 2 after exe
34259500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34259500: system.cpu.iew: Execute: Executing instructions from IQ.
34259500: system.cpu.iew: Execute: Processing PC (0x13f14=>0x13f18).(0=>1), [tid:0] [sn:107619].
34259500: system.cpu.iew: iew checkpoint 0
34259500: system.cpu.iew: Execute: Calculating address for memory reference.
34259500: system.cpu.iew: iew is load checkpoint 1
34259500: system.cpu.iew.lsq.thread0: Executing load PC (0x13f14=>0x13f18).(0=>1), [sn:107619]
34259500: global: RegFile: Access to int register 246, has data 0x1bac8
34259500: system.cpu.iew.lsq.thread0: Read called, load idx: 10, store idx: 2, storeHead: 1 addr: 0xbac0
34259500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107619] PC (0x13f14=>0x13f18).(0=>1)
34259500: system.cpu.iew: Execute: Executing instructions from IQ.
34259500: system.cpu.iew: Execute: Processing PC (0x13f18=>0x13f1c).(0=>1), [tid:0] [sn:107620].
34259500: system.cpu.iew: iew checkpoint 0
34259500: system.cpu.iew: iew checkpoint 1 before exe
34259500: global: RegFile: Access to int register 246, has data 0x1bac8
34259500: global: RegFile: Access to int register 56, has data 0x1ba90
34259500: global: the arch_reg is 14 , the vir reg is 168
34259500: global: look up arch_reg is 14 , vir_reg is 168
34259500: global: lookup vir map for physical reg,vir_reg is 168 freelist freenum is 44
34259500: global: the phys_reg is 0, map size is 256
34259500: global: get dest phys reg is 161
34259500: global: regval is 56
34259500: system.cpu: phys_reg is 161, val is 56
34259500: global: RegFile: Setting int register 161 to 0x38
34259500: global: setScalarResult
34259500: global: get into ~InstResult
34259500: system.cpu.iew: iew checkpoint 2 after exe
34259500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34259500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34259500: system.cpu.iew: Sending instructions to commit, [sn:107610] PC (0x13f0c=>0x13f10).(0=>1).
34259500: system.cpu.iq: Waking dependents of completed instruction.
34259500: system.cpu.iq: Waking any dependents on vir_reg is 59(flat:59) and phys register 12 (IntRegClass).
34259500: system.cpu.iq: Waking up a dependent instruction, [sn:107611] PC (0x13f10=>0x13f14).(0=>1).
34259500: global: reWritePhysRegs rewrite vir_reg 59 to phys_reg 12
34259500: global: [sn:107611] has 2 ready out of 2 sources. RTI 0)
34259500: global: [sn:1] canIssue <extra arg>%
34259500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f10=>0x13f14).(0=>1) opclass:1 [sn:107611].
34259500: system.cpu.iq: addIfReady checkpoint 0
34259500: system.cpu.iew: writebackInsts checkpoint 1
34259500: system.cpu.iew: Setting virtual Destination Register 59
34259500: system.cpu.scoreboard: 1 setreg phys_reg is 59
34259500: system.cpu.scoreboard: Setting reg 59 as ready
34259500: system.cpu.iew: Sending instructions to commit, [sn:107620] PC (0x13f18=>0x13f1c).(0=>1).
34259500: system.cpu.iq: Waking dependents of completed instruction.
34259500: system.cpu.iq: Waking any dependents on vir_reg is 168(flat:168) and phys register 161 (IntRegClass).
34259500: system.cpu.iew: writebackInsts checkpoint 1
34259500: system.cpu.iew: Setting virtual Destination Register 168
34259500: system.cpu.scoreboard: 1 setreg phys_reg is 168
34259500: system.cpu.scoreboard: Setting reg 168 as ready
34259500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34259500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f10=>0x13f14).(0=>1) [sn:107611]
34259500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f20=>0x13f24).(0=>1) [sn:107622]
34259500: system.cpu.memDep0: Issuing instruction PC 0x13f20 [sn:107622].
34259500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f28=>0x13f2c).(0=>1) [sn:107624]
34259500: system.cpu.memDep0: Issuing instruction PC 0x13f28 [sn:107624].
34259500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f30=>0x13f34).(0=>1) [sn:107626]
34259500: system.cpu.memDep0: Issuing instruction PC 0x13f30 [sn:107626].
34259500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f38=>0x13f3c).(0=>1) [sn:107628]
34259500: system.cpu.memDep0: Issuing instruction PC 0x13f38 [sn:107628].
34259500: system.cpu.iew: Processing [tid:0]
34259500: system.cpu.iew.lsq.thread0: Committing head load instruction, PC (0x13efc=>0x13f00).(0=>1)
34259500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107606]
34259500: global: DynInst: [sn:107605] Instruction destroyed. Instcount for system.cpu = 40
34259500: global: ~BaseDynInst checkpoint 0
34259500: global: get into ~InstResult
34259500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 7
34259500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34259500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34259500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34259500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 7
34259500: system.cpu.iew: IQ has 48 free entries (Can schedule: 1).  LQ has 26 free entries. SQ has 33 free entries.
34259500: system.cpu.iew: IEW switching to active
34259500: system.cpu.iew: Activating stage.
34259500: system.cpu: Activity: 13
34259500: system.cpu.iew: Activity this cycle.
34259500: system.cpu.commit: Getting instructions from Rename stage.
34259500: system.cpu.commit: Trying to commit instructions in the ROB.
34259500: system.cpu.commit: Trying to commit head instruction, [sn:107607] [tid:0]
34259500: system.cpu.commit: Committing instruction with [sn:107607] PC (0x13f00=>0x13f04).(0=>1)
34259500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f00=>0x13f04).(0=>1), [sn:107607]
34259500: system.cpu: Removing committed instruction [tid:0] PC (0x13f00=>0x13f04).(0=>1) [sn:107607]
34259500: global: RegFile: Access to int register 241, has data 0x5254532054532731
34259500: system.cpu.commit: [tid:0]: Marking PC (0x13f04=>0x13f08).(0=>1), [sn:107608] ready within ROB.
34259500: system.cpu.commit: [tid:0]: Instruction [sn:107608] PC (0x13f04=>0x13f08).(0=>1) is head of ROB and ready to commit
34259500: system.cpu.commit: [tid:0]: ROB has 22 insts & 170 free entries.
34259500: system.cpu.commit: Activity This Cycle.
34259500: system.cpu: FullO3CPU tick checkpoint 0
34259500: system.cpu: FullO3CPU tick checkpoint 0.1
34259500: system.cpu: FullO3CPU tick checkpoint 0.2
34259500: system.cpu: FullO3CPU tick checkpoint 0.3
34259500: system.cpu: FullO3CPU tick checkpoint 0.4
34259500: global: ~DefaultIEWDefaultCommit()
34259500: global: DynInst: [sn:107601] Instruction destroyed. Instcount for system.cpu = 39
34259500: global: ~BaseDynInst checkpoint 0
34259500: global: get into ~InstResult
34259500: global: DefaultIEWDefaultCommit()
34259500: system.cpu: FullO3CPU tick checkpoint 0.5
34259500: system.cpu: Activity: 12
34259500: system.cpu: FullO3CPU tick checkpoint 1
34259500: system.cpu: Removing instruction, [tid:0] [sn:107607] PC (0x13f00=>0x13f04).(0=>1)
 dest reg 0x56f1858 : 0x56f1b4c34259500: system.cpu: FullO3CPU tick checkpoint 2
34259500: system.cpu: Scheduling next tick!
34260000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34260000: system.cpu.fetch: Running stage.
34260000: system.cpu.fetch: There are no more threads available to fetch from.
34260000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34260000: system.cpu.decode: Processing [tid:0]
34260000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34260000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34260000: system.cpu.decode: [tid:0]: Processing instruction [sn:107642] with PC (0x13f5c=>0x13f60).(0=>1)
34260000: system.cpu.decode: Activity this cycle.
34260000: system.cpu: Activity: 13
34260000: system.cpu.rename: Processing [tid:0]
34260000: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 170, Free LQ: 26, Free SQ: 33, FreeRM 31(202 224 255 31 0)
34260000: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34260000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 26, loadsInProgress: 6, loads dispatchedToLQ: 5
34260000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34260000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34260000: system.cpu.rename: [tid:0]: 16 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34260000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34260000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 26, loadsInProgress: 6, loads dispatchedToLQ: 5
34260000: system.cpu.rename: [tid:0]: Processing instruction [sn:107638] with PC (0x13f60=>0x13f64).(0=>1).
34260000: system.cpu.rename: start rename src regs------------------------------------------------
34260000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 187
34260000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 187
34260000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260000: system.cpu.scoreboard: getreg phys_reg is 187
34260000: system.cpu.rename: [tid:0]:virtual Register 187 (phys: 187) is not allocated.
34260000: global: idx is 0, vir_src is 187, physical reg is not allocated yet
34260000: system.cpu.rename: start rename dst regs------------------------------------------------
34260000: system.cpu.rename: renameDestRegs checkpoint 0
34260000: global: get into unified rename func
34260000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34260000: global: Renamed reg IntRegClass{14} to vir reg 29 (29) old mapping was 168 (168)
34260000: system.cpu.rename: Dest Rename result[0] is 29
34260000: system.cpu.scoreboard: get into unset reg func reg id is 29
34260000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 29 phys_reg is NULL 0.
34260000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:107638]. PC (0x13f60=>0x13f64).(0=>1)
34260000: global: idx is 0, renamd_virdest is 29, renamed_dest should be NULL and is 0, previous_rename is 168
34260000: system.cpu.rename: toIEWIndex inst pc is (0x13f60=>0x13f64).(0=>1)
34260000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34260000: system.cpu.rename: [tid:0]: Processing instruction [sn:107639] with PC (0x13f64=>0x13f68).(0=>1).
34260000: system.cpu.rename: start rename src regs------------------------------------------------
34260000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 187
34260000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 187
34260000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260000: system.cpu.scoreboard: getreg phys_reg is 187
34260000: system.cpu.rename: [tid:0]:virtual Register 187 (phys: 187) is not allocated.
34260000: global: idx is 0, vir_src is 187, physical reg is not allocated yet
34260000: system.cpu.rename: start rename dst regs------------------------------------------------
34260000: system.cpu.rename: renameDestRegs checkpoint 0
34260000: global: get into unified rename func
34260000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34260000: global: Renamed reg IntRegClass{15} to vir reg 13 (13) old mapping was 187 (187)
34260000: system.cpu.rename: Dest Rename result[0] is 13
34260000: system.cpu.scoreboard: get into unset reg func reg id is 13
34260000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 13 phys_reg is NULL 0.
34260000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=24), [sn:107639]. PC (0x13f64=>0x13f68).(0=>1)
34260000: global: idx is 0, renamd_virdest is 13, renamed_dest should be NULL and is 0, previous_rename is 187
34260000: system.cpu.rename: toIEWIndex inst pc is (0x13f64=>0x13f68).(0=>1)
34260000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34260000: system.cpu.rename: [tid:0]: Processing instruction [sn:107640] with PC (0x13f68=>0x13f6c).(0=>1).
34260000: system.cpu.rename: start rename src regs------------------------------------------------
34260000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 13
34260000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 13
34260000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260000: system.cpu.scoreboard: getreg phys_reg is 13
34260000: system.cpu.rename: [tid:0]:virtual Register 13 (phys: 13) is not allocated.
34260000: global: idx is 0, vir_src is 13, physical reg is not allocated yet
34260000: system.cpu.rename: start rename dst regs------------------------------------------------
34260000: system.cpu.rename: renameDestRegs checkpoint 0
34260000: global: get into unified rename func
34260000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34260000: global: Renamed reg IntRegClass{13} to vir reg 99 (99) old mapping was 161 (161)
34260000: system.cpu.rename: Dest Rename result[0] is 99
34260000: system.cpu.scoreboard: get into unset reg func reg id is 99
34260000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 99 phys_reg is NULL 0.
34260000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=25), [sn:107640]. PC (0x13f68=>0x13f6c).(0=>1)
34260000: global: idx is 0, renamd_virdest is 99, renamed_dest should be NULL and is 0, previous_rename is 161
34260000: system.cpu.rename: toIEWIndex inst pc is (0x13f68=>0x13f6c).(0=>1)
34260000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34260000: system.cpu.rename: [tid:0]: Processing instruction [sn:107641] with PC (0x13f6c=>0x13f70).(0=>1).
34260000: system.cpu.rename: start rename src regs------------------------------------------------
34260000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 29
34260000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 29
34260000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260000: system.cpu.scoreboard: getreg phys_reg is 29
34260000: system.cpu.rename: [tid:0]:virtual Register 29 (phys: 29) is not allocated.
34260000: global: idx is 0, vir_src is 29, physical reg is not allocated yet
34260000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34260000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34260000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260000: system.cpu.scoreboard: getreg phys_reg is 0
34260000: global: look up arch_reg is 0 , vir_reg is 0
34260000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 44
34260000: global: the phys_reg is 0x56f1000, map size is 256
34260000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34260000: global: [sn:107641] has 1 ready out of 2 sources. RTI 0)
34260000: global: [sn:0] canIssue <extra arg>%
34260000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34260000: system.cpu.rename: start rename dst regs------------------------------------------------
34260000: system.cpu.rename: toIEWIndex inst pc is (0x13f6c=>0x13f70).(0=>1)
34260000: system.cpu.rename: Activity this cycle.
34260000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=25), until [sn:107607].
34260000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165308, [sn:107607].
34260000: system.cpu.rename: hb_it newPhysReg is 178 prevPhysReg is 53
34260000: system.cpu.freeList: Freeing register 53 (IntRegClass).
34260000: system.cpu.scoreboard: get into unset reg func reg id is 53
34260000: global: look up arch_reg is 15 , vir_reg is 53
34260000: global: lookup vir map for physical reg,vir_reg is 53 freelist freenum is 44
34260000: global: the phys_reg is 0x56f1090, map size is 256
34260000: system.cpu.vir_freelist: Freeing register 12 (IntRegClass).
34260000: global: simpleFreeList addPhysReg 12, cnt_ref_size is 256
34260000: system.cpu.rename: remove commited inst finish
34260000: system.cpu.iew: Issue: Processing [tid:0]
34260000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34260000: system.cpu.iew: Execute: Executing instructions from IQ.
34260000: system.cpu.iew: Execute: Processing PC (0x13f10=>0x13f14).(0=>1), [tid:0] [sn:107611].
34260000: system.cpu.iew: iew checkpoint 0
34260000: system.cpu.iew: iew checkpoint 1 before exe
34260000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34260000: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34260000: system.cpu.iew: iew checkpoint 2 after exe
34260000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34260000: system.cpu.iew: Execute: Executing instructions from IQ.
34260000: system.cpu.iew: Execute: Processing PC (0x13f20=>0x13f24).(0=>1), [tid:0] [sn:107622].
34260000: system.cpu.iew: iew checkpoint 0
34260000: system.cpu.iew: Execute: Calculating address for memory reference.
34260000: system.cpu.iew: iew is load checkpoint 1
34260000: system.cpu.iew.lsq.thread0: Executing load PC (0x13f20=>0x13f24).(0=>1), [sn:107622]
34260000: global: RegFile: Access to int register 246, has data 0x1bac8
34260000: system.cpu.iew.lsq.thread0: Read called, load idx: 11, store idx: 2, storeHead: 1 addr: 0xbac1
34260000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107622] PC (0x13f20=>0x13f24).(0=>1)
34260000: system.cpu.iew: Execute: Executing instructions from IQ.
34260000: system.cpu.iew: Execute: Processing PC (0x13f28=>0x13f2c).(0=>1), [tid:0] [sn:107624].
34260000: system.cpu.iew: iew checkpoint 0
34260000: system.cpu.iew: Execute: Calculating address for memory reference.
34260000: system.cpu.iew: iew is load checkpoint 1
34260000: system.cpu.iew.lsq.thread0: Executing load PC (0x13f28=>0x13f2c).(0=>1), [sn:107624]
34260000: global: RegFile: Access to int register 246, has data 0x1bac8
34260000: system.cpu.iew.lsq.thread0: Read called, load idx: 12, store idx: 2, storeHead: 1 addr: 0xbac2
34260000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107624] PC (0x13f28=>0x13f2c).(0=>1)
34260000: system.cpu.iew: Execute: Executing instructions from IQ.
34260000: system.cpu.iew: Execute: Processing PC (0x13f30=>0x13f34).(0=>1), [tid:0] [sn:107626].
34260000: system.cpu.iew: iew checkpoint 0
34260000: system.cpu.iew: Execute: Calculating address for memory reference.
34260000: system.cpu.iew: iew is load checkpoint 1
34260000: system.cpu.iew.lsq.thread0: Executing load PC (0x13f30=>0x13f34).(0=>1), [sn:107626]
34260000: global: RegFile: Access to int register 246, has data 0x1bac8
34260000: system.cpu.iew.lsq.thread0: Read called, load idx: 13, store idx: 2, storeHead: 1 addr: 0xbac3
34260000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107626] PC (0x13f30=>0x13f34).(0=>1)
34260000: system.cpu.iew: Execute: Executing instructions from IQ.
34260000: system.cpu.iew: Execute: Processing PC (0x13f38=>0x13f3c).(0=>1), [tid:0] [sn:107628].
34260000: system.cpu.iew: iew checkpoint 0
34260000: system.cpu.iew: Execute: Calculating address for memory reference.
34260000: system.cpu.iew: iew is load checkpoint 1
34260000: system.cpu.iew.lsq.thread0: Executing load PC (0x13f38=>0x13f3c).(0=>1), [sn:107628]
34260000: global: RegFile: Access to int register 246, has data 0x1bac8
34260000: system.cpu.iew.lsq.thread0: Read called, load idx: 14, store idx: 2, storeHead: 1 addr: 0xbac4
34260000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107628] PC (0x13f38=>0x13f3c).(0=>1)
34260000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34260000: system.cpu.iew: Sending instructions to commit, [sn:107611] PC (0x13f10=>0x13ef8).(0=>1).
34260000: system.cpu.iq: Waking dependents of completed instruction.
34260000: system.cpu.iew: writebackInsts checkpoint 1
34260000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34260000: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f3c=>0x13f40).(0=>1) [sn:107629]
34260000: system.cpu.memDep0: Issuing instruction PC 0x13f3c [sn:107629].
34260000: system.cpu.iew: Processing [tid:0]
34260000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107607]
34260000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 7
34260000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34260000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34260000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34260000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 7
34260000: system.cpu.iew: IQ has 48 free entries (Can schedule: 0).  LQ has 26 free entries. SQ has 33 free entries.
34260000: system.cpu.iew: IEW switching to idle
34260000: system.cpu.iew: Deactivating stage.
34260000: system.cpu: Activity: 12
34260000: system.cpu.iew: Activity this cycle.
34260000: system.cpu.commit: Getting instructions from Rename stage.
34260000: system.cpu.commit: Inserting PC (0x13f40=>0x13f44).(0=>1) [sn:107630] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f40=>0x13f44).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 23 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f44=>0x13f48).(0=>1) [sn:107631] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f44=>0x13f48).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 24 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f48=>0x13f4c).(0=>1) [sn:107632] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f48=>0x13f4c).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 25 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f4c=>0x13f50).(0=>1) [sn:107633] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f4c=>0x13f50).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 26 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f50=>0x13f54).(0=>1) [sn:107634] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f50=>0x13f54).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 27 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f54=>0x13f58).(0=>1) [sn:107635] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f54=>0x13f58).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 28 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f58=>0x13f5c).(0=>1) [sn:107636] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f58=>0x13f5c).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 29 instructions.
34260000: system.cpu.commit: Inserting PC (0x13f5c=>0x13f60).(0=>1) [sn:107637] [tid:0] into ROB.
34260000: system.cpu.rob: Adding inst PC (0x13f5c=>0x13f60).(0=>1) to the ROB.
34260000: system.cpu.rob: [tid:0] Now has 30 instructions.
34260000: system.cpu.commit: Trying to commit instructions in the ROB.
34260000: system.cpu.commit: Trying to commit head instruction, [sn:107608] [tid:0]
34260000: system.cpu.commit: Committing instruction with [sn:107608] PC (0x13f04=>0x13f08).(0=>1)
34260000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f04=>0x13f08).(0=>1), [sn:107608]
34260000: system.cpu: Removing committed instruction [tid:0] PC (0x13f04=>0x13f08).(0=>1) [sn:107608]
34260000: global: RegFile: Access to int register 13, has data 0xd1d3d29fd3d2a6b0
34260000: system.cpu.commit: Trying to commit head instruction, [sn:107609] [tid:0]
34260000: system.cpu.commit: Committing instruction with [sn:107609] PC (0x13f08=>0x13f0c).(0=>1)
34260000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f08=>0x13f0c).(0=>1), [sn:107609]
34260000: system.cpu: Removing committed instruction [tid:0] PC (0x13f08=>0x13f0c).(0=>1) [sn:107609]
34260000: global: RegFile: Access to int register 157, has data 0x7f7f7f7f7f7f7f7f
34260000: system.cpu.commit: [tid:0]: Marking PC (0x13f0c=>0x13f10).(0=>1), [sn:107610] ready within ROB.
34260000: system.cpu.commit: [tid:0]: Marking PC (0x13f18=>0x13f1c).(0=>1), [sn:107620] ready within ROB.
34260000: system.cpu.commit: [tid:0]: Instruction [sn:107610] PC (0x13f0c=>0x13f10).(0=>1) is head of ROB and ready to commit
34260000: system.cpu.commit: [tid:0]: ROB has 28 insts & 164 free entries.
34260000: system.cpu.commit: Activity This Cycle.
34260000: system.cpu: FullO3CPU tick checkpoint 0
34260000: system.cpu: FullO3CPU tick checkpoint 0.1
34260000: system.cpu: FullO3CPU tick checkpoint 0.2
34260000: system.cpu: FullO3CPU tick checkpoint 0.3
34260000: system.cpu: FullO3CPU tick checkpoint 0.4
34260000: global: ~DefaultIEWDefaultCommit()
34260000: global: DynInst: [sn:107603] Instruction destroyed. Instcount for system.cpu = 38
34260000: global: ~BaseDynInst checkpoint 0
34260000: global: get into ~InstResult
34260000: global: DefaultIEWDefaultCommit()
34260000: system.cpu: FullO3CPU tick checkpoint 0.5
34260000: system.cpu: Activity: 11
34260000: system.cpu: FullO3CPU tick checkpoint 1
34260000: system.cpu: Removing instruction, [tid:0] [sn:107608] PC (0x13f04=>0x13f08).(0=>1)
 dest reg 0x56f14d4 : 0x56f109c34260000: system.cpu: Removing instruction, [tid:0] [sn:107609] PC (0x13f08=>0x13f0c).(0=>1)
 dest reg 0x56f1594 : 0x56f175c34260000: system.cpu: FullO3CPU tick checkpoint 2
34260000: system.cpu: Scheduling next tick!
34260500: system.cpu.icache_port: Fetch unit received timing
34260500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34260500: system.cpu: CPU already running.
34260500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34260500: system.cpu.fetch: Activating stage.
34260500: system.cpu: Activity: 12
34260500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34260500: system.cpu.fetch: Running stage.
34260500: system.cpu.fetch: Attempting to fetch from [tid:0]
34260500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34260500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34260500: global: Requesting bytes 0x00078693 from address 0x13fac
34260500: global: Decoding instruction 0x00078693 at address 0x13fac
34260500: global: DynInst: [sn:107643] Instruction created. Instcount for system.cpu = 39
34260500: system.cpu.fetch: [tid:0]: Instruction PC 0x13fac (0) created [sn:107643].
34260500: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a5, 0
34260500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34260500: global: Requesting bytes 0xf3dff06f from address 0x13fb0
34260500: global: Decoding instruction 0xf3dff06f at address 0x13fb0
34260500: global: DynInst: [sn:107644] Instruction created. Instcount for system.cpu = 40
34260500: system.cpu.fetch: [tid:0]: Instruction PC 0x13fb0 (0) created [sn:107644].
34260500: system.cpu.fetch: [tid:0]: Instruction is: jal zero, -196
34260500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34260500: system.cpu.fetch: [tid:0]: [sn:107644]:  Branch predicted to be taken to (0x13eec=>0x13ef0).(0=>1).
34260500: system.cpu.fetch: [tid:0]: [sn:107644] Branch predicted to go to (0x13eec=>0x13ef0).(0=>1).
34260500: system.cpu.fetch: Branch detected with PC = (0x13fb0=>0x13fb4).(0=>1)
34260500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34260500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13eec=>0x13ef0).(0=>1).
34260500: system.cpu.fetch: [tid:0] Fetching cache line 0x13ec0 for addr 0x13eec
34260500: system.cpu: CPU already running.
34260500: system.cpu.fetch: Fetch: Doing instruction read.
34260500: system.cpu.fetch: [tid:0]: Doing Icache access.
34260500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34260500: system.cpu.fetch: Deactivating stage.
34260500: system.cpu: Activity: 11
34260500: system.cpu.fetch: [tid:0][sn:107643]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34260500: system.cpu.fetch: [tid:0][sn:107644]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34260500: system.cpu.fetch: Activity this cycle.
34260500: system.cpu: Activity: 12
34260500: system.cpu.decode: Processing [tid:0]
34260500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34260500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34260500: system.cpu.rename: Processing [tid:0]
34260500: system.cpu.rename: [tid:0]: Free IQ: 48, Free ROB: 164, Free LQ: 26, Free SQ: 33, FreeRM 31(200 224 255 31 0)
34260500: system.cpu.rename: [tid:0]: 12 instructions not yet in ROB
34260500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 26, loadsInProgress: 2, loads dispatchedToLQ: 0
34260500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34260500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
34260500: system.cpu.rename: [tid:0]: 12 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34260500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34260500: system.cpu.rename: [tid:0]: Processing instruction [sn:107642] with PC (0x13f5c=>0x13f60).(0=>1).
34260500: system.cpu.rename: start rename src regs------------------------------------------------
34260500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 99
34260500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 99
34260500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260500: system.cpu.scoreboard: getreg phys_reg is 99
34260500: system.cpu.rename: [tid:0]:virtual Register 99 (phys: 99) is not allocated.
34260500: global: idx is 0, vir_src is 99, physical reg is not allocated yet
34260500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34260500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34260500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34260500: system.cpu.scoreboard: getreg phys_reg is 0
34260500: global: look up arch_reg is 0 , vir_reg is 0
34260500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 44
34260500: global: the phys_reg is 0x56f1000, map size is 256
34260500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34260500: global: [sn:107642] has 1 ready out of 2 sources. RTI 0)
34260500: global: [sn:0] canIssue <extra arg>%
34260500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34260500: system.cpu.rename: start rename dst regs------------------------------------------------
34260500: system.cpu.rename: toIEWIndex inst pc is (0x13f5c=>0x13f60).(0=>1)
34260500: system.cpu.rename: Activity this cycle.
34260500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=24), until [sn:107609].
34260500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91166808, [sn:107608].
34260500: system.cpu.rename: hb_it newPhysReg is 103 prevPhysReg is 178
34260500: system.cpu.freeList: Freeing register 178 (IntRegClass).
34260500: system.cpu.scoreboard: get into unset reg func reg id is 178
34260500: global: look up arch_reg is 15 , vir_reg is 178
34260500: global: lookup vir map for physical reg,vir_reg is 178 freelist freenum is 44
34260500: global: the phys_reg is 0x56f1b4c, map size is 256
34260500: system.cpu.vir_freelist: Freeing register 241 (IntRegClass).
34260500: global: simpleFreeList addPhysReg 241, cnt_ref_size is 256
34260500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91167168, [sn:107609].
34260500: system.cpu.rename: hb_it newPhysReg is 119 prevPhysReg is 208
34260500: system.cpu.freeList: Freeing register 208 (IntRegClass).
34260500: system.cpu.scoreboard: get into unset reg func reg id is 208
34260500: global: look up arch_reg is 14 , vir_reg is 208
34260500: global: lookup vir map for physical reg,vir_reg is 208 freelist freenum is 44
34260500: global: the phys_reg is 0x56f1b4c, map size is 256
34260500: system.cpu.vir_freelist: Freeing register 241 (IntRegClass).
34260500: global: simpleFreeList addPhysReg 241, cnt_ref_size is 256
34260500: system.cpu.rename: remove commited inst finish
34260500: system.cpu.iew: Issue: Processing [tid:0]
34260500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f40=>0x13f44).(0=>1) [sn:107630] [tid:0] to IQ.
34260500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34260500: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f40=>0x13f44).(0=>1), idx:16 [sn:107630]
34260500: system.cpu.iq: Adding instruction [sn:107630] PC (0x13f40=>0x13f44).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 1
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 1
34260500: system.cpu.iq: renamed vir reg is 187
34260500: system.cpu.iq: phys_reg is NULL
34260500: system.cpu.iq: iq checkpoint 2
34260500: global: Inst 0x13f40 with index 976 had no SSID
34260500: system.cpu.memDep0: No dependency for inst PC (0x13f40=>0x13f44).(0=>1) [sn:107630].
34260500: system.cpu.memDep0: Adding instruction [sn:107630] to the ready list.
34260500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x13f40=>0x13f44).(0=>1) opclass:47 [sn:107630].
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f44=>0x13f48).(0=>1) [sn:107631] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107631] PC (0x13f44=>0x13f48).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 2
34260500: system.cpu.iq: Instruction PC (0x13f44=>0x13f48).(0=>1) has src reg 76 that is being added to the dependency chain.
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 0
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f48=>0x13f4c).(0=>1) [sn:107632] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107632] PC (0x13f48=>0x13f4c).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 2
34260500: system.cpu.iq: Instruction PC (0x13f48=>0x13f4c).(0=>1) has src reg 154 that is being added to the dependency chain.
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 0
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f4c=>0x13f50).(0=>1) [sn:107633] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107633] PC (0x13f4c=>0x13f50).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 2
34260500: system.cpu.iq: Instruction PC (0x13f4c=>0x13f50).(0=>1) has src reg 187 that is being added to the dependency chain.
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 1
34260500: system.cpu.iq: renamed vir reg is 132
34260500: system.cpu.iq: phys_reg is NULL
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f50=>0x13f54).(0=>1) [sn:107634] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107634] PC (0x13f50=>0x13f54).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 2
34260500: system.cpu.iq: Instruction PC (0x13f50=>0x13f54).(0=>1) has src reg 132 that is being added to the dependency chain.
34260500: global: look up arch_reg is 14 , vir_reg is 168
34260500: global: lookup vir map for physical reg,vir_reg is 168 freelist freenum is 45
34260500: global: the phys_reg is 0x56f178c, map size is 256
34260500: system.cpu.iq: Instruction PC (0x13f50=>0x13f54).(0=>1) has arch_reg 14 vir_src reg 168 phys_reg 161 that became ready before it reached the IQ.
34260500: global: idx is 1 , vir_renamed_src is 168, phys_renamed_src is 161
34260500: global: [sn:107634] has 1 ready out of 2 sources. RTI 0)
34260500: global: [sn:0] canIssue <extra arg>%
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 1
34260500: system.cpu.iq: renamed vir reg is 66
34260500: system.cpu.iq: phys_reg is NULL
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f54=>0x13f58).(0=>1) [sn:107635] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107635] PC (0x13f54=>0x13f58).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 1
34260500: system.cpu.iq: Instruction PC (0x13f54=>0x13f58).(0=>1) has src reg 66 that is being added to the dependency chain.
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 1
34260500: system.cpu.iq: renamed vir reg is 87
34260500: system.cpu.iq: phys_reg is NULL
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f58=>0x13f5c).(0=>1) [sn:107636] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107636] PC (0x13f58=>0x13f5c).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 1
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 1
34260500: system.cpu.iq: renamed vir reg is 0
34260500: system.cpu.iq: phys_reg is NULL
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f58=>0x13f5c).(0=>1) opclass:1 [sn:107636].
34260500: system.cpu.iq: addIfReady checkpoint 0
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f5c=>0x13f60).(0=>1) [sn:107637] [tid:0] to IQ.
34260500: system.cpu.iq: Adding instruction [sn:107637] PC (0x13f5c=>0x13f60).(0=>1) to the IQ.
34260500: system.cpu.iq: iq checkpoint 0
34260500: system.cpu.iq: total_src_regs is 2
34260500: system.cpu.iq: iq checkpoint 1
34260500: system.cpu.iq: total dest regs is 0
34260500: system.cpu.iq: iq checkpoint 2
34260500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13f5c=>0x13f60).(0=>1) opclass:1 [sn:107637].
34260500: system.cpu.iq: addIfReady checkpoint 0
34260500: system.cpu.iew: add to iq end
34260500: system.cpu.iew: Execute: Executing instructions from IQ.
34260500: system.cpu.iew: Execute: Processing PC (0x13f3c=>0x13f40).(0=>1), [tid:0] [sn:107629].
34260500: system.cpu.iew: iew checkpoint 0
34260500: system.cpu.iew: Execute: Calculating address for memory reference.
34260500: system.cpu.iew: iew is load checkpoint 1
34260500: system.cpu.iew.lsq.thread0: Executing load PC (0x13f3c=>0x13f40).(0=>1), [sn:107629]
34260500: global: RegFile: Access to int register 246, has data 0x1bac8
34260500: system.cpu.iew.lsq.thread0: Read called, load idx: 15, store idx: 2, storeHead: 1 addr: 0xbac5
34260500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107629] PC (0x13f3c=>0x13f40).(0=>1)
34260500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34260500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34260500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f40=>0x13f44).(0=>1) [sn:107630]
34260500: system.cpu.memDep0: Issuing instruction PC 0x13f40 [sn:107630].
34260500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f58=>0x13f5c).(0=>1) [sn:107636]
34260500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13f5c=>0x13f60).(0=>1) [sn:107637]
34260500: system.cpu.iew: Processing [tid:0]
34260500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107609]
34260500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34260500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34260500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34260500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34260500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34260500: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34260500: system.cpu.iew: Activity this cycle.
34260500: system.cpu.commit: Getting instructions from Rename stage.
34260500: system.cpu.commit: Inserting PC (0x13f60=>0x13f64).(0=>1) [sn:107638] [tid:0] into ROB.
34260500: system.cpu.rob: Adding inst PC (0x13f60=>0x13f64).(0=>1) to the ROB.
34260500: system.cpu.rob: [tid:0] Now has 29 instructions.
34260500: system.cpu.commit: Inserting PC (0x13f64=>0x13f68).(0=>1) [sn:107639] [tid:0] into ROB.
34260500: system.cpu.rob: Adding inst PC (0x13f64=>0x13f68).(0=>1) to the ROB.
34260500: system.cpu.rob: [tid:0] Now has 30 instructions.
34260500: system.cpu.commit: Inserting PC (0x13f68=>0x13f6c).(0=>1) [sn:107640] [tid:0] into ROB.
34260500: system.cpu.rob: Adding inst PC (0x13f68=>0x13f6c).(0=>1) to the ROB.
34260500: system.cpu.rob: [tid:0] Now has 31 instructions.
34260500: system.cpu.commit: Inserting PC (0x13f6c=>0x13f70).(0=>1) [sn:107641] [tid:0] into ROB.
34260500: system.cpu.rob: Adding inst PC (0x13f6c=>0x13f70).(0=>1) to the ROB.
34260500: system.cpu.rob: [tid:0] Now has 32 instructions.
34260500: system.cpu.commit: Trying to commit instructions in the ROB.
34260500: system.cpu.commit: Trying to commit head instruction, [sn:107610] [tid:0]
34260500: system.cpu.commit: Committing instruction with [sn:107610] PC (0x13f0c=>0x13f10).(0=>1)
34260500: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f0c=>0x13f10).(0=>1), [sn:107610]
34260500: system.cpu: Removing committed instruction [tid:0] PC (0x13f0c=>0x13f10).(0=>1) [sn:107610]
34260500: global: RegFile: Access to int register 12, has data 0xffffffffffffffff
34260500: system.cpu.commit: [tid:0]: Marking PC (0x13f10=>0x13ef8).(0=>1), [sn:107611] ready within ROB.
34260500: system.cpu.commit: [tid:0]: Instruction [sn:107611] PC (0x13f10=>0x13ef8).(0=>1) is head of ROB and ready to commit
34260500: system.cpu.commit: [tid:0]: ROB has 31 insts & 161 free entries.
34260500: system.cpu.commit: Activity This Cycle.
34260500: system.cpu: FullO3CPU tick checkpoint 0
34260500: system.cpu: FullO3CPU tick checkpoint 0.1
34260500: system.cpu: FullO3CPU tick checkpoint 0.2
34260500: system.cpu: FullO3CPU tick checkpoint 0.3
34260500: system.cpu: FullO3CPU tick checkpoint 0.4
34260500: global: ~DefaultIEWDefaultCommit()
34260500: global: DynInst: [sn:107604] Instruction destroyed. Instcount for system.cpu = 39
34260500: global: ~BaseDynInst checkpoint 0
34260500: global: DynInst: [sn:107606] Instruction destroyed. Instcount for system.cpu = 38
34260500: global: ~BaseDynInst checkpoint 0
34260500: global: get into ~InstResult
34260500: global: DefaultIEWDefaultCommit()
34260500: system.cpu: FullO3CPU tick checkpoint 0.5
34260500: system.cpu: Activity: 11
34260500: system.cpu: FullO3CPU tick checkpoint 1
34260500: system.cpu: Removing instruction, [tid:0] [sn:107610] PC (0x13f0c=>0x13f10).(0=>1)
 dest reg 0x56f12c4 : 0x56f109034260500: system.cpu: FullO3CPU tick checkpoint 2
34260500: system.cpu: Scheduling next tick!
34261000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34261000: system.cpu.fetch: Running stage.
34261000: system.cpu.fetch: There are no more threads available to fetch from.
34261000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34261000: system.cpu.decode: Processing [tid:0]
34261000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34261000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34261000: system.cpu.decode: [tid:0]: Processing instruction [sn:107643] with PC (0x13fac=>0x13fb0).(0=>1)
34261000: system.cpu.decode: [tid:0]: Processing instruction [sn:107644] with PC (0x13fb0=>0x13fb4).(0=>1)
34261000: system.cpu.decode: Activity this cycle.
34261000: system.cpu: Activity: 12
34261000: system.cpu.rename: Processing [tid:0]
34261000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 161, Free LQ: 25, Free SQ: 33, FreeRM 31(202 224 255 31 0)
34261000: system.cpu.rename: [tid:0]: 13 instructions not yet in ROB
34261000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 2, loads dispatchedToLQ: 1
34261000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34261000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34261000: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=22), until [sn:107610].
34261000: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165908, [sn:107610].
34261000: system.cpu.rename: hb_it newPhysReg is 59 prevPhysReg is 103
34261000: system.cpu.freeList: Freeing register 103 (IntRegClass).
34261000: system.cpu.scoreboard: get into unset reg func reg id is 103
34261000: global: look up arch_reg is 15 , vir_reg is 103
34261000: global: lookup vir map for physical reg,vir_reg is 103 freelist freenum is 45
34261000: global: the phys_reg is 0x56f109c, map size is 256
34261000: system.cpu.vir_freelist: Freeing register 13 (IntRegClass).
34261000: global: simpleFreeList addPhysReg 13, cnt_ref_size is 256
34261000: system.cpu.rename: remove commited inst finish
34261000: system.cpu.iew: Issue: Processing [tid:0]
34261000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34261000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f60=>0x13f64).(0=>1) [sn:107638] [tid:0] to IQ.
34261000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34261000: system.cpu.iew.lsq.thread0: Inserting load PC (0x13f60=>0x13f64).(0=>1), idx:17 [sn:107638]
34261000: system.cpu.iq: Adding instruction [sn:107638] PC (0x13f60=>0x13f64).(0=>1) to the IQ.
34261000: system.cpu.iq: iq checkpoint 0
34261000: system.cpu.iq: total_src_regs is 1
34261000: system.cpu.iq: Instruction PC (0x13f60=>0x13f64).(0=>1) has src reg 187 that is being added to the dependency chain.
34261000: system.cpu.iq: iq checkpoint 1
34261000: system.cpu.iq: total dest regs is 1
34261000: system.cpu.iq: renamed vir reg is 29
34261000: system.cpu.iq: phys_reg is NULL
34261000: system.cpu.iq: iq checkpoint 2
34261000: global: Inst 0x13f60 with index 984 had no SSID
34261000: system.cpu.memDep0: No dependency for inst PC (0x13f60=>0x13f64).(0=>1) [sn:107638].
34261000: system.cpu.iew: add to iq end
34261000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f64=>0x13f68).(0=>1) [sn:107639] [tid:0] to IQ.
34261000: system.cpu.iq: Adding instruction [sn:107639] PC (0x13f64=>0x13f68).(0=>1) to the IQ.
34261000: system.cpu.iq: iq checkpoint 0
34261000: system.cpu.iq: total_src_regs is 1
34261000: system.cpu.iq: Instruction PC (0x13f64=>0x13f68).(0=>1) has src reg 187 that is being added to the dependency chain.
34261000: system.cpu.iq: iq checkpoint 1
34261000: system.cpu.iq: total dest regs is 1
34261000: system.cpu.iq: renamed vir reg is 13
34261000: system.cpu.iq: phys_reg is NULL
34261000: system.cpu.iq: iq checkpoint 2
34261000: system.cpu.iew: add to iq end
34261000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f68=>0x13f6c).(0=>1) [sn:107640] [tid:0] to IQ.
34261000: system.cpu.iq: Adding instruction [sn:107640] PC (0x13f68=>0x13f6c).(0=>1) to the IQ.
34261000: system.cpu.iq: iq checkpoint 0
34261000: system.cpu.iq: total_src_regs is 1
34261000: system.cpu.iq: Instruction PC (0x13f68=>0x13f6c).(0=>1) has src reg 13 that is being added to the dependency chain.
34261000: system.cpu.iq: iq checkpoint 1
34261000: system.cpu.iq: total dest regs is 1
34261000: system.cpu.iq: renamed vir reg is 99
34261000: system.cpu.iq: phys_reg is NULL
34261000: system.cpu.iq: iq checkpoint 2
34261000: system.cpu.iew: add to iq end
34261000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f6c=>0x13f70).(0=>1) [sn:107641] [tid:0] to IQ.
34261000: system.cpu.iq: Adding instruction [sn:107641] PC (0x13f6c=>0x13f70).(0=>1) to the IQ.
34261000: system.cpu.iq: iq checkpoint 0
34261000: system.cpu.iq: total_src_regs is 2
34261000: system.cpu.iq: Instruction PC (0x13f6c=>0x13f70).(0=>1) has src reg 29 that is being added to the dependency chain.
34261000: system.cpu.iq: iq checkpoint 1
34261000: system.cpu.iq: total dest regs is 0
34261000: system.cpu.iq: iq checkpoint 2
34261000: system.cpu.iew: add to iq end
34261000: system.cpu.iew: Execute: Executing instructions from IQ.
34261000: system.cpu.iew: Execute: Processing PC (0x13f40=>0x13f44).(0=>1), [tid:0] [sn:107630].
34261000: system.cpu.iew: iew checkpoint 0
34261000: system.cpu.iew: Execute: Calculating address for memory reference.
34261000: system.cpu.iew: iew is load checkpoint 1
34261000: system.cpu.iew.lsq.thread0: Executing load PC (0x13f40=>0x13f44).(0=>1), [sn:107630]
34261000: global: RegFile: Access to int register 246, has data 0x1bac8
34261000: system.cpu.iew.lsq.thread0: Read called, load idx: 16, store idx: 2, storeHead: 1 addr: 0xbac6
34261000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107630] PC (0x13f40=>0x13f44).(0=>1)
34261000: system.cpu.iew: Execute: Executing instructions from IQ.
34261000: system.cpu.iew: Execute: Processing PC (0x13f58=>0x13f5c).(0=>1), [tid:0] [sn:107636].
34261000: system.cpu.iew: iew checkpoint 0
34261000: system.cpu.iew: iew checkpoint 1 before exe
34261000: global: RegFile: Access to int register 113, has data 0x13798
34261000: global: regval is 81756
34261000: system.cpu: phys_reg is 0, val is 81756
34261000: global: RegFile: Setting int register 0 to 0x13f5c
34261000: global: setScalarResult
34261000: global: get into ~InstResult
34261000: system.cpu.iew: iew checkpoint 2 after exe
34261000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34261000: system.cpu.iew: Execute: Branch mispredict detected.
34261000: system.cpu.iew: Predicted target was PC: (0x13f5c=>0x13f60).(0=>1).
34261000: system.cpu.iew: Execute: Redirecting fetch to PC: (0x13f58=>0x13798).(0=>1).
34261000: system.cpu.iew: [tid:0]: Squashing from a specific instruction, PC: (0x13f58=>0x13798).(0=>1) [sn:107636].
34261000: system.cpu.iew: Execute: Executing instructions from IQ.
34261000: system.cpu.iew: Execute: Processing PC (0x13f5c=>0x13f60).(0=>1), [tid:0] [sn:107637].
34261000: system.cpu.iew: iew checkpoint 0
34261000: system.cpu.iew: iew checkpoint 1 before exe
34261000: global: RegFile: Access to int register 246, has data 0x1bac8
34261000: global: RegFile: Access to int register 0, has data 0
34261000: system.cpu.iew: iew checkpoint 2 after exe
34261000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34261000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34261000: system.cpu.iew: Sending instructions to commit, [sn:107636] PC (0x13f58=>0x13798).(0=>1).
34261000: system.cpu.iq: Waking dependents of completed instruction.
34261000: system.cpu.iq: Waking any dependents on vir_reg is 0(flat:0) and phys register 0 (IntRegClass).
34261000: system.cpu.iew: writebackInsts checkpoint 1
34261000: system.cpu.iew: Setting virtual Destination Register 0
34261000: system.cpu.scoreboard: 1 setreg phys_reg is 0
34261000: system.cpu.scoreboard: Setting reg 0 as ready
34261000: system.cpu.iew: Sending instructions to commit, [sn:107637] PC (0x13f5c=>0x13f60).(0=>1).
34261000: system.cpu.iq: Waking dependents of completed instruction.
34261000: system.cpu.iew: writebackInsts checkpoint 1
34261000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34261000: system.cpu.iq: Not able to schedule any instructions.
34261000: system.cpu.iew: Processing [tid:0]
34261000: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107610]
34261000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34261000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34261000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34261000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34261000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34261000: system.cpu.iew: IQ has 38 free entries (Can schedule: 0).  LQ has 24 free entries. SQ has 33 free entries.
34261000: system.cpu.iew: Activity this cycle.
34261000: system.cpu.commit: Getting instructions from Rename stage.
34261000: system.cpu.commit: Inserting PC (0x13f5c=>0x13f60).(0=>1) [sn:107642] [tid:0] into ROB.
34261000: system.cpu.rob: Adding inst PC (0x13f5c=>0x13f60).(0=>1) to the ROB.
34261000: system.cpu.rob: [tid:0] Now has 32 instructions.
34261000: system.cpu.commit: Trying to commit instructions in the ROB.
34261000: system.cpu.commit: Trying to commit head instruction, [sn:107611] [tid:0]
34261000: system.cpu.commit: Committing instruction with [sn:107611] PC (0x13f10=>0x13ef8).(0=>1)
34261000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13f10=>0x13ef8).(0=>1), [sn:107611]
34261000: system.cpu: Removing committed instruction [tid:0] PC (0x13f10=>0x13ef8).(0=>1) [sn:107611]
34261000: system.cpu.commit: Trying to commit head instruction, [sn:107612] [tid:0]
34261000: system.cpu.commit: Committing instruction with [sn:107612] PC (0x13ef8=>0x13efc).(0=>1)
34261000: system.cpu.rob: [tid:0]: Retiring head instruction, instruction PC (0x13ef8=>0x13efc).(0=>1), [sn:107612]
34261000: system.cpu: Removing committed instruction [tid:0] PC (0x13ef8=>0x13efc).(0=>1) [sn:107612]
34261000: global: RegFile: Access to int register 246, has data 0x1bac8
34261000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34261000: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34261000: system.cpu.commit: Activity This Cycle.
34261000: system.cpu.commit: Deactivating stage.
34261000: system.cpu: Activity: 11
34261000: system.cpu: FullO3CPU tick checkpoint 0
34261000: system.cpu: FullO3CPU tick checkpoint 0.1
34261000: system.cpu: FullO3CPU tick checkpoint 0.2
34261000: system.cpu: FullO3CPU tick checkpoint 0.3
34261000: system.cpu: FullO3CPU tick checkpoint 0.4
34261000: global: ~DefaultIEWDefaultCommit()
34261000: global: DynInst: [sn:107609] Instruction destroyed. Instcount for system.cpu = 37
34261000: global: ~BaseDynInst checkpoint 0
34261000: global: get into ~InstResult
34261000: global: DynInst: [sn:107607] Instruction destroyed. Instcount for system.cpu = 36
34261000: global: ~BaseDynInst checkpoint 0
34261000: global: get into ~InstResult
34261000: global: DefaultIEWDefaultCommit()
34261000: system.cpu: FullO3CPU tick checkpoint 0.5
34261000: system.cpu: Activity: 10
34261000: system.cpu: FullO3CPU tick checkpoint 1
34261000: system.cpu: Removing instruction, [tid:0] [sn:107611] PC (0x13f10=>0x13ef8).(0=>1)
 dest reg 0x56f1660 : 0x56f175c34261000: system.cpu: Removing instruction, [tid:0] [sn:107612] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f178c : 0x56f1b8834261000: system.cpu: FullO3CPU tick checkpoint 2
34261000: system.cpu: Scheduling next tick!
34261500: system.cpu.icache_port: Fetch unit received timing
34261500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34261500: system.cpu: CPU already running.
34261500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34261500: system.cpu.fetch: Activating stage.
34261500: system.cpu: Activity: 11
34261500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34261500: system.cpu.fetch: Running stage.
34261500: system.cpu.fetch: Attempting to fetch from [tid:0]
34261500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34261500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34261500: global: Requesting bytes 0x0001e7b7 from address 0x13eec
34261500: global: Decoding instruction 0x0001e7b7 at address 0x13eec
34261500: global: DynInst: [sn:107645] Instruction created. Instcount for system.cpu = 37
34261500: system.cpu.fetch: [tid:0]: Instruction PC 0x13eec (0) created [sn:107645].
34261500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 122880
34261500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34261500: global: Requesting bytes 0x2107b603 from address 0x13ef0
34261500: global: Decoding instruction 0x2107b603 at address 0x13ef0
34261500: global: DynInst: [sn:107646] Instruction created. Instcount for system.cpu = 38
34261500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef0 (0) created [sn:107646].
34261500: system.cpu.fetch: [tid:0]: Instruction is: ld a2, 528(a5)
34261500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34261500: global: Requesting bytes 0xfff00593 from address 0x13ef4
34261500: global: Decoding instruction 0xfff00593 at address 0x13ef4
34261500: global: DynInst: [sn:107647] Instruction created. Instcount for system.cpu = 39
34261500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef4 (0) created [sn:107647].
34261500: system.cpu.fetch: [tid:0]: Instruction is: addi a1, zero, -1
34261500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34261500: global: Requesting bytes 0x00868693 from address 0x13ef8
34261500: global: Decoding instruction 0x00868693 at address 0x13ef8
34261500: global: DynInst: [sn:107648] Instruction created. Instcount for system.cpu = 40
34261500: system.cpu.fetch: [tid:0]: Instruction PC 0x13ef8 (0) created [sn:107648].
34261500: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a3, 8
34261500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34261500: global: Requesting bytes 0xff86b703 from address 0x13efc
34261500: global: Decoding instruction 0xff86b703 at address 0x13efc
34261500: global: DynInst: [sn:107649] Instruction created. Instcount for system.cpu = 41
34261500: system.cpu.fetch: [tid:0]: Instruction PC 0x13efc (0) created [sn:107649].
34261500: system.cpu.fetch: [tid:0]: Instruction is: ld a4, -8(a3)
34261500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34261500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13f00=>0x13f04).(0=>1).
34261500: system.cpu.fetch: [tid:0] Fetching cache line 0x13f00 for addr 0x13f00
34261500: system.cpu: CPU already running.
34261500: system.cpu.fetch: Fetch: Doing instruction read.
34261500: system.cpu.fetch: [tid:0]: Doing Icache access.
34261500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34261500: system.cpu.fetch: Deactivating stage.
34261500: system.cpu: Activity: 10
34261500: system.cpu.fetch: [tid:0][sn:107645]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34261500: system.cpu.fetch: [tid:0][sn:107646]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34261500: system.cpu.fetch: [tid:0][sn:107647]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34261500: system.cpu.fetch: [tid:0][sn:107648]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34261500: system.cpu.fetch: [tid:0][sn:107649]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34261500: system.cpu.fetch: Activity this cycle.
34261500: system.cpu: Activity: 11
34261500: system.cpu.decode: Processing [tid:0]
34261500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34261500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34261500: system.cpu.rename: Processing [tid:0]
34261500: system.cpu.rename: [tid:0]: Free IQ: 38, Free ROB: 162, Free LQ: 24, Free SQ: 33, FreeRM 31(203 224 255 31 0)
34261500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34261500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 24, loadsInProgress: 1, loads dispatchedToLQ: 1
34261500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34261500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34261500: system.cpu.rename: [tid:0]: 5 insts pipelining from Rename | 4 insts dispatched to IQ last cycle.
34261500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34261500: system.cpu.rename: [tid:0]: Processing instruction [sn:107643] with PC (0x13fac=>0x13fb0).(0=>1).
34261500: system.cpu.rename: start rename src regs------------------------------------------------
34261500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 13
34261500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 13
34261500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34261500: system.cpu.scoreboard: getreg phys_reg is 13
34261500: system.cpu.rename: [tid:0]:virtual Register 13 (phys: 13) is not allocated.
34261500: global: idx is 0, vir_src is 13, physical reg is not allocated yet
34261500: system.cpu.rename: start rename dst regs------------------------------------------------
34261500: system.cpu.rename: renameDestRegs checkpoint 0
34261500: global: get into unified rename func
34261500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34261500: global: Renamed reg IntRegClass{13} to vir reg 18 (18) old mapping was 99 (99)
34261500: system.cpu.rename: Dest Rename result[0] is 18
34261500: system.cpu.scoreboard: get into unset reg func reg id is 18
34261500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 18 phys_reg is NULL 0.
34261500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:107643]. PC (0x13fac=>0x13fb0).(0=>1)
34261500: global: idx is 0, renamd_virdest is 18, renamed_dest should be NULL and is 0, previous_rename is 99
34261500: system.cpu.rename: toIEWIndex inst pc is (0x13fac=>0x13fb0).(0=>1)
34261500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34261500: system.cpu.rename: [tid:0]: Processing instruction [sn:107644] with PC (0x13fb0=>0x13fb4).(0=>1).
34261500: system.cpu.rename: start rename src regs------------------------------------------------
34261500: system.cpu.rename: start rename dst regs------------------------------------------------
34261500: system.cpu.rename: renameDestRegs checkpoint 0
34261500: global: get into unified rename func
34261500: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34261500: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34261500: system.cpu.rename: Dest Rename result[0] is 0
34261500: system.cpu.scoreboard: get into unset reg func reg id is 0
34261500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34261500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:107644]. PC (0x13fb0=>0x13fb4).(0=>1)
34261500: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34261500: system.cpu.rename: toIEWIndex inst pc is (0x13fb0=>0x13fb4).(0=>1)
34261500: system.cpu.rename: Activity this cycle.
34261500: system.cpu.rename: [tid:0]: Removing a committed instruction from the history buffer 0 (size=23), until [sn:107612].
34261500: system.cpu.rename: [tid:0]: Freeing up older rename of reg 91165152, [sn:107612].
34261500: system.cpu.rename: hb_it newPhysReg is 161 prevPhysReg is 40
34261500: system.cpu.freeList: Freeing register 40 (IntRegClass).
34261500: system.cpu.scoreboard: get into unset reg func reg id is 40
34261500: global: look up arch_reg is 13 , vir_reg is 40
34261500: global: lookup vir map for physical reg,vir_reg is 40 freelist freenum is 46
34261500: global: the phys_reg is 0x56f15b8, map size is 256
34261500: system.cpu.vir_freelist: Freeing register 122 (IntRegClass).
34261500: global: simpleFreeList addPhysReg 122, cnt_ref_size is 256
34261500: system.cpu.rename: remove commited inst finish
34261500: system.cpu.iew: Issue: Processing [tid:0]
34261500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34261500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13f5c=>0x13f60).(0=>1) [sn:107642] [tid:0] to IQ.
34261500: system.cpu.iq: Adding instruction [sn:107642] PC (0x13f5c=>0x13f60).(0=>1) to the IQ.
34261500: system.cpu.iq: iq checkpoint 0
34261500: system.cpu.iq: total_src_regs is 2
34261500: system.cpu.iq: Instruction PC (0x13f5c=>0x13f60).(0=>1) has src reg 99 that is being added to the dependency chain.
34261500: system.cpu.iq: iq checkpoint 1
34261500: system.cpu.iq: total dest regs is 0
34261500: system.cpu.iq: iq checkpoint 2
34261500: system.cpu.iew: add to iq end
34261500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34261500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34261500: system.cpu.iq: Not able to schedule any instructions.
34261500: system.cpu.iew: Processing [tid:0]
34261500: system.cpu.iq: [tid:0]: Committing instructions older than [sn:107612]
34261500: global: DynInst: [sn:107612] Instruction destroyed. Instcount for system.cpu = 40
34261500: global: ~BaseDynInst checkpoint 0
34261500: global: get into ~InstResult
34261500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34261500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34261500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
34261500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34261500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34261500: system.cpu.iew: IQ has 37 free entries (Can schedule: 0).  LQ has 24 free entries. SQ has 33 free entries.
34261500: system.cpu.iew: Activity this cycle.
34261500: system.cpu.commit: [tid:0]: Squashing due to branch mispred PC:0x13f58 [sn:107636]
34261500: system.cpu.commit: [tid:0]: Redirecting to PC 0x1379c
34261500: system.cpu.rob: Starting to squash within the ROB.
34261500: system.cpu.rob: [tid:0]: Squashing instructions until [sn:107636].
34261500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13f5c=>0x13f60).(0=>1), seq num 107642.
34261500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13f6c=>0x13f70).(0=>1), seq num 107641.
34261500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13f68=>0x13f6c).(0=>1), seq num 107640.
34261500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13f64=>0x13f68).(0=>1), seq num 107639.
34261500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13f60=>0x13f64).(0=>1), seq num 107638.
34261500: system.cpu.rob: [tid:0]: Squashing instruction PC (0x13f5c=>0x13f60).(0=>1), seq num 107637.
34261500: system.cpu.rob: [tid:0]: Done squashing instructions.
34261500: system.cpu.commit: [tid:0]: Marking PC (0x13f58=>0x13798).(0=>1), [sn:107636] ready within ROB.
34261500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34261500: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34261500: system.cpu.commit: Activity This Cycle.
34261500: system.cpu.commit: Activating stage.
34261500: system.cpu: Activity: 12
34261500: system.cpu: FullO3CPU tick checkpoint 0
34261500: system.cpu: FullO3CPU tick checkpoint 0.1
34261500: system.cpu: FullO3CPU tick checkpoint 0.2
34261500: system.cpu: FullO3CPU tick checkpoint 0.3
34261500: system.cpu: FullO3CPU tick checkpoint 0.4
34261500: global: ~DefaultIEWDefaultCommit()
34261500: global: DynInst: [sn:107608] Instruction destroyed. Instcount for system.cpu = 39
34261500: global: ~BaseDynInst checkpoint 0
34261500: global: get into ~InstResult
34261500: global: DefaultIEWDefaultCommit()
34261500: system.cpu: FullO3CPU tick checkpoint 0.5
34261500: system.cpu: Activity: 11
34261500: system.cpu: FullO3CPU tick checkpoint 1
34261500: system.cpu: FullO3CPU tick checkpoint 2
34261500: system.cpu: Scheduling next tick!
34262000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34262000: system.cpu.fetch: [tid:0]: Squashing instructions due to squash from commit.
34262000: system.cpu.fetch: [tid:0]: Squash from commit.
34262000: system.cpu.fetch: [tid:0]: Squashing, setting PC to: (0x13798=>0x1379c).(0=>1).
34262000: system.cpu.fetch: [tid:0]: Squashing outstanding Icache miss.
34262000: system.cpu: Thread 0: Deleting instructions from instruction list.
34262000: system.cpu: ROB is not empty, squashing insts not in ROB.
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107649] PC (0x13efc=>0x13f00).(0=>1)
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107648] PC (0x13ef8=>0x13efc).(0=>1)
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107647] PC (0x13ef4=>0x13ef8).(0=>1)
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107646] PC (0x13ef0=>0x13ef4).(0=>1)
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107645] PC (0x13eec=>0x13ef0).(0=>1)
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107644] PC (0x13fb0=>0x13fb4).(0=>1)
34262000: system.cpu: Squashing instruction, [tid:0] [sn:107643] PC (0x13fac=>0x13fb0).(0=>1)
34262000: system.cpu.fetch: Running stage.
34262000: system.cpu.fetch: There are no more threads available to fetch from.
34262000: system.cpu.fetch: [tid:0]: Fetch is squashing!
34262000: system.cpu.fetch: [tid:0]: Activating stage.
34262000: system.cpu: Activity: 12
34262000: system.cpu.decode: Processing [tid:0]
34262000: system.cpu.decode: [tid:0]: Squashing instructions due to squash from commit.
34262000: system.cpu.decode: [tid:0]: Squashing.
34262000: system.cpu.rename: Processing [tid:0]
34262000: system.cpu.rename: [tid:0]: Free IQ: 37, Free ROB: 162, Free LQ: 24, Free SQ: 33, FreeRM 31(203 224 255 31 0)
34262000: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
34262000: system.cpu.rename: [tid:0]: Squashing instructions due to squash from commit.
34262000: system.cpu.rename: [tid:0]: Squashing instructions.
34262000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107644.
34262000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107643.
34262000: system.cpu.rename: set renameMap 13 -> 99, freeList addReg 18
34262000: system.cpu.freeList: Freeing register 18 (IntRegClass).
34262000: system.cpu.scoreboard: getreg phys_reg is 18
34262000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107640.
34262000: system.cpu.rename: set renameMap 13 -> 161, freeList addReg 99
34262000: system.cpu.freeList: Freeing register 99 (IntRegClass).
34262000: system.cpu.scoreboard: getreg phys_reg is 99
34262000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107639.
34262000: system.cpu.rename: set renameMap 15 -> 187, freeList addReg 13
34262000: system.cpu.freeList: Freeing register 13 (IntRegClass).
34262000: system.cpu.scoreboard: getreg phys_reg is 13
34262000: system.cpu.rename: [tid:0]: Removing history entry with sequence number 107638.
34262000: system.cpu.rename: set renameMap 14 -> 168, freeList addReg 29
34262000: system.cpu.freeList: Freeing register 29 (IntRegClass).
34262000: system.cpu.scoreboard: getreg phys_reg is 29
34262000: system.cpu.rename: remove commited inst finish
34262000: system.cpu.iew: Issue: Processing [tid:0]
34262000: system.cpu.iew: [tid:0]: Squashing all instructions.
34262000: system.cpu.iq: [tid:0]: Starting to squash instructions in the IQ.
34262000: system.cpu.iq: [tid:0]: Squashing until sequence number 107636!
34262000: system.cpu.iq: [tid:0]: Instruction [sn:107642] PC (0x13f5c=>0x13f60).(0=>1) squashed.
34262000: system.cpu.iq: Instruction [sn:107642] squashed remove dependgraph 99
34262000: system.cpu.iq: [tid:0]: Instruction [sn:107641] PC (0x13f6c=>0x13f70).(0=>1) squashed.
34262000: system.cpu.iq: Instruction [sn:107641] squashed remove dependgraph 29
34262000: system.cpu.iq: [tid:0]: Instruction [sn:107640] PC (0x13f68=>0x13f6c).(0=>1) squashed.
34262000: system.cpu.iq: Instruction [sn:107640] squashed remove dependgraph 13
34262000: system.cpu.iq: [tid:0]: Instruction [sn:107639] PC (0x13f64=>0x13f68).(0=>1) squashed.
34262000: system.cpu.iq: Instruction [sn:107639] squashed remove dependgraph 187
34262000: system.cpu.iq: [tid:0]: Instruction [sn:107638] PC (0x13f60=>0x13f64).(0=>1) squashed.
34262000: system.cpu.iq: Instruction [sn:107638] squashed remove dependgraph 187
34262000: system.cpu.memDep0: Squashing inst [sn:107638]
34262000: global: StoreSet: Squashing until inum 107636
34262000: system.cpu.iew.lsq.thread0: Squashing until [sn:107636]!(Loads:9 Stores:0)
34262000: system.cpu.iew.lsq.thread0: Load Instruction PC (0x13f60=>0x13f64).(0=>1) squashed, [sn:107638]
34262000: system.cpu.iew: [tid:0]: Removing skidbuffer instructions until [sn:107636].
34262000: system.cpu.iew: [tid:0]: Removing incoming rename instructions
34262000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34262000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34262000: system.cpu.iq: Not able to schedule any instructions.
34262000: system.cpu.iew: Processing [tid:0]
34262000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34262000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34262000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34262000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34262000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34262000: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34262000: system.cpu.iew: Activity this cycle.
34262000: system.cpu: Activity: 13
34262000: system.cpu.commit: Getting instructions from Rename stage.
34262000: system.cpu.commit: Instruction PC (0x13fac=>0x13fb0).(0=>1) [sn:107643] [tid:0] was squashed, skipping.
34262000: system.cpu.commit: Instruction PC (0x13fb0=>0x13fb4).(0=>1) [sn:107644] [tid:0] was squashed, skipping.
34262000: system.cpu.commit: Trying to commit instructions in the ROB.
34262000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34262000: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34262000: system.cpu.commit: Deactivating stage.
34262000: system.cpu: Activity: 12
34262000: system.cpu: FullO3CPU tick checkpoint 0
34262000: system.cpu: FullO3CPU tick checkpoint 0.1
34262000: system.cpu: FullO3CPU tick checkpoint 0.2
34262000: system.cpu: FullO3CPU tick checkpoint 0.3
34262000: system.cpu: FullO3CPU tick checkpoint 0.4
34262000: global: ~DefaultIEWDefaultCommit()
34262000: global: DynInst: [sn:107610] Instruction destroyed. Instcount for system.cpu = 38
34262000: global: ~BaseDynInst checkpoint 0
34262000: global: get into ~InstResult
34262000: global: DefaultIEWDefaultCommit()
34262000: system.cpu: FullO3CPU tick checkpoint 0.5
34262000: system.cpu: Activity: 11
34262000: system.cpu: FullO3CPU tick checkpoint 1
34262000: system.cpu: Removing instruction, [tid:0] [sn:107649] PC (0x13efc=>0x13f00).(0=>1)
 dest reg 0x56f11e0 : 0x56f15b834262000: system.cpu: Removing instruction, [tid:0] [sn:107648] PC (0x13ef8=>0x13efc).(0=>1)
 dest reg 0x56f15a0 : 0x56f175c34262000: system.cpu: Removing instruction, [tid:0] [sn:107647] PC (0x13ef4=>0x13ef8).(0=>1)
 dest reg 0x56f19c0 : 0x56f1b4c34262000: system.cpu: Removing instruction, [tid:0] [sn:107646] PC (0x13ef0=>0x13ef4).(0=>1)
 dest reg 0x56f1594 : 0x56f175c34262000: system.cpu: Removing instruction, [tid:0] [sn:107645] PC (0x13eec=>0x13ef0).(0=>1)
 dest reg 0x56f1858 : 0x56f1b4c34262000: system.cpu: Removing instruction, [tid:0] [sn:107644] PC (0x13fb0=>0x13fb4).(0=>1)
 dest reg 0x56f1000 : 034262000: system.cpu: Removing instruction, [tid:0] [sn:107643] PC (0x13fac=>0x13fb0).(0=>1)
 dest reg 0x56f10d8 : 034262000: system.cpu: FullO3CPU tick checkpoint 2
34262000: system.cpu: Scheduling next tick!
34262500: system.cpu.icache_port: Fetch unit received timing
34262500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34262500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34262500: system.cpu.fetch: [tid:0]: Done squashing, switching to running.
34262500: system.cpu.fetch: Running stage.
34262500: system.cpu.fetch: Attempting to fetch from [tid:0]
34262500: system.cpu.fetch: [tid:0]: Attempting to translate and read instruction, starting at PC (0x13798=>0x1379c).(0=>1).
34262500: system.cpu.fetch: [tid:0] Fetching cache line 0x13780 for addr 0x13798
34262500: system.cpu: CPU already running.
34262500: system.cpu.fetch: Fetch: Doing instruction read.
34262500: system.cpu.fetch: [tid:0]: Doing Icache access.
34262500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34262500: system.cpu.fetch: Deactivating stage.
34262500: system.cpu: Activity: 10
34262500: system.cpu.decode: Processing [tid:0]
34262500: system.cpu.decode: [tid:0]: Done squashing, switching to running.
34262500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34262500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34262500: system.cpu.rename: Processing [tid:0]
34262500: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 162, Free LQ: 25, Free SQ: 33, FreeRM 31(207 224 255 31 0)
34262500: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34262500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 0, loads dispatchedToLQ: 0
34262500: system.cpu.rename: [tid:0]: Done squashing, switching to running.
34262500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34262500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34262500: system.cpu.rename: remove commited inst finish
34262500: system.cpu.iew: Issue: Processing [tid:0]
34262500: system.cpu.iew: [tid:0]: Done squashing, switching to running.
34262500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34262500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13fac=>0x13fb0).(0=>1) [sn:107643] [tid:0] to IQ.
34262500: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34262500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13fb0=>0x13fb4).(0=>1) [sn:107644] [tid:0] to IQ.
34262500: system.cpu.iew: [tid:0]: Issue: Squashed instruction encountered, not adding to IQ.
34262500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34262500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34262500: system.cpu.iq: Not able to schedule any instructions.
34262500: system.cpu.iew: Processing [tid:0]
34262500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34262500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34262500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34262500: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34262500: system.cpu.commit: Getting instructions from Rename stage.
34262500: system.cpu.commit: Trying to commit instructions in the ROB.
34262500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34262500: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34262500: system.cpu: FullO3CPU tick checkpoint 0
34262500: system.cpu: FullO3CPU tick checkpoint 0.1
34262500: system.cpu: FullO3CPU tick checkpoint 0.2
34262500: system.cpu: FullO3CPU tick checkpoint 0.3
34262500: system.cpu: FullO3CPU tick checkpoint 0.4
34262500: global: ~DefaultIEWDefaultCommit()
34262500: global: DynInst: [sn:107611] Instruction destroyed. Instcount for system.cpu = 37
34262500: global: ~BaseDynInst checkpoint 0
34262500: global: DefaultIEWDefaultCommit()
34262500: system.cpu: FullO3CPU tick checkpoint 0.5
34262500: system.cpu: Activity: 9
34262500: system.cpu: FullO3CPU tick checkpoint 1
34262500: system.cpu: FullO3CPU tick checkpoint 2
34262500: system.cpu: Scheduling next tick!
34263000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34263000: system.cpu.fetch: Running stage.
34263000: system.cpu.fetch: There are no more threads available to fetch from.
34263000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34263000: system.cpu.decode: Processing [tid:0]
34263000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34263000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34263000: system.cpu.rename: Processing [tid:0]
34263000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 162, Free LQ: 25, Free SQ: 33, FreeRM 31(207 224 255 31 0)
34263000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34263000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 0, loads dispatchedToLQ: 0
34263000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34263000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34263000: system.cpu.rename: remove commited inst finish
34263000: system.cpu.iew: Issue: Processing [tid:0]
34263000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34263000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34263000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34263000: system.cpu.iq: Not able to schedule any instructions.
34263000: system.cpu.iew: Processing [tid:0]
34263000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34263000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34263000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34263000: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34263000: system.cpu.commit: Getting instructions from Rename stage.
34263000: system.cpu.commit: Trying to commit instructions in the ROB.
34263000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34263000: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34263000: system.cpu: FullO3CPU tick checkpoint 0
34263000: system.cpu: FullO3CPU tick checkpoint 0.1
34263000: system.cpu: FullO3CPU tick checkpoint 0.2
34263000: system.cpu: FullO3CPU tick checkpoint 0.3
34263000: system.cpu: FullO3CPU tick checkpoint 0.4
34263000: global: ~DefaultIEWDefaultCommit()
34263000: global: DefaultIEWDefaultCommit()
34263000: system.cpu: FullO3CPU tick checkpoint 0.5
34263000: system.cpu: Activity: 8
34263000: system.cpu: FullO3CPU tick checkpoint 1
34263000: system.cpu: FullO3CPU tick checkpoint 2
34263000: system.cpu: Scheduling next tick!
34263500: system.cpu.icache_port: Fetch unit received timing
34263500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34263500: system.cpu: CPU already running.
34263500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34263500: system.cpu.fetch: Activating stage.
34263500: system.cpu: Activity: 9
34263500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34263500: system.cpu.fetch: Running stage.
34263500: system.cpu.fetch: Attempting to fetch from [tid:0]
34263500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34263500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34263500: global: Requesting bytes 0x0001c7b7 from address 0x13798
34263500: global: Decoding instruction 0x0001c7b7 at address 0x13798
34263500: global: DynInst: [sn:107650] Instruction created. Instcount for system.cpu = 38
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x13798 (0) created [sn:107650].
34263500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 114688
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34263500: global: Requesting bytes 0xd1078793 from address 0x1379c
34263500: global: Decoding instruction 0xd1078793 at address 0x1379c
34263500: global: DynInst: [sn:107651] Instruction created. Instcount for system.cpu = 39
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x1379c (0) created [sn:107651].
34263500: system.cpu.fetch: [tid:0]: Instruction is: addi a5, a5, -752
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34263500: global: Requesting bytes 0x02f13823 from address 0x137a0
34263500: global: Decoding instruction 0x02f13823 at address 0x137a0
34263500: global: DynInst: [sn:107652] Instruction created. Instcount for system.cpu = 40
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x137a0 (0) created [sn:107652].
34263500: system.cpu.fetch: [tid:0]: Instruction is: sd a5, 48(sp)
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34263500: global: Requesting bytes 0x00100793 from address 0x137a4
34263500: global: Decoding instruction 0x00100793 at address 0x137a4
34263500: global: DynInst: [sn:107653] Instruction created. Instcount for system.cpu = 41
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x137a4 (0) created [sn:107653].
34263500: system.cpu.fetch: [tid:0]: Instruction is: addi a5, zero, 1
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34263500: global: Requesting bytes 0x02f13c23 from address 0x137a8
34263500: global: Decoding instruction 0x02f13c23 at address 0x137a8
34263500: global: DynInst: [sn:107654] Instruction created. Instcount for system.cpu = 42
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x137a8 (0) created [sn:107654].
34263500: system.cpu.fetch: [tid:0]: Instruction is: sd a5, 56(sp)
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34263500: global: Requesting bytes 0x0504a703 from address 0x137ac
34263500: global: Decoding instruction 0x0504a703 at address 0x137ac
34263500: global: DynInst: [sn:107655] Instruction created. Instcount for system.cpu = 43
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x137ac (0) created [sn:107655].
34263500: system.cpu.fetch: [tid:0]: Instruction is: lw a4, 80(s1)
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34263500: global: Requesting bytes 0x02010793 from address 0x137b0
34263500: global: Decoding instruction 0x02010793 at address 0x137b0
34263500: global: DynInst: [sn:107656] Instruction created. Instcount for system.cpu = 44
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x137b0 (0) created [sn:107656].
34263500: system.cpu.fetch: [tid:0]: Instruction is: addi a5, sp, 32
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34263500: global: Requesting bytes 0x00150693 from address 0x137b4
34263500: global: Decoding instruction 0x00150693 at address 0x137b4
34263500: global: DynInst: [sn:107657] Instruction created. Instcount for system.cpu = 45
34263500: system.cpu.fetch: [tid:0]: Instruction PC 0x137b4 (0) created [sn:107657].
34263500: system.cpu.fetch: [tid:0]: Instruction is: addi a3, a0, 1
34263500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34263500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34263500: system.cpu.fetch: [tid:0][sn:107650]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34263500: system.cpu.fetch: [tid:0][sn:107651]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34263500: system.cpu.fetch: [tid:0][sn:107652]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34263500: system.cpu.fetch: [tid:0][sn:107653]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34263500: system.cpu.fetch: [tid:0][sn:107654]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34263500: system.cpu.fetch: [tid:0][sn:107655]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34263500: system.cpu.fetch: [tid:0][sn:107656]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34263500: system.cpu.fetch: [tid:0][sn:107657]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34263500: system.cpu.fetch: Activity this cycle.
34263500: system.cpu: Activity: 10
34263500: system.cpu.decode: Processing [tid:0]
34263500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34263500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34263500: system.cpu.rename: Processing [tid:0]
34263500: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 162, Free LQ: 25, Free SQ: 33, FreeRM 31(207 224 255 31 0)
34263500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34263500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 0, loads dispatchedToLQ: 0
34263500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34263500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34263500: system.cpu.rename: remove commited inst finish
34263500: system.cpu.iew: Issue: Processing [tid:0]
34263500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34263500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34263500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34263500: system.cpu.iq: Not able to schedule any instructions.
34263500: system.cpu.iew: Processing [tid:0]
34263500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34263500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34263500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34263500: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34263500: system.cpu.commit: Getting instructions from Rename stage.
34263500: system.cpu.commit: Trying to commit instructions in the ROB.
34263500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34263500: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34263500: system.cpu: FullO3CPU tick checkpoint 0
34263500: system.cpu: FullO3CPU tick checkpoint 0.1
34263500: system.cpu: FullO3CPU tick checkpoint 0.2
34263500: system.cpu: FullO3CPU tick checkpoint 0.3
34263500: system.cpu: FullO3CPU tick checkpoint 0.4
34263500: global: ~DefaultIEWDefaultCommit()
34263500: global: DefaultIEWDefaultCommit()
34263500: system.cpu: FullO3CPU tick checkpoint 0.5
34263500: system.cpu: Activity: 9
34263500: system.cpu: FullO3CPU tick checkpoint 1
34263500: system.cpu: FullO3CPU tick checkpoint 2
34263500: system.cpu: Scheduling next tick!
34264000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34264000: system.cpu.fetch: Running stage.
34264000: system.cpu.fetch: Attempting to fetch from [tid:0]
34264000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34264000: global: Requesting bytes 0x00f13423 from address 0x137b8
34264000: global: Decoding instruction 0x00f13423 at address 0x137b8
34264000: global: DynInst: [sn:107658] Instruction created. Instcount for system.cpu = 46
34264000: system.cpu.fetch: [tid:0]: Instruction PC 0x137b8 (0) created [sn:107658].
34264000: system.cpu.fetch: [tid:0]: Instruction is: sd a5, 8(sp)
34264000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34264000: global: Requesting bytes 0x00200793 from address 0x137bc
34264000: global: Decoding instruction 0x00200793 at address 0x137bc
34264000: global: DynInst: [sn:107659] Instruction created. Instcount for system.cpu = 47
34264000: system.cpu.fetch: [tid:0]: Instruction PC 0x137bc (0) created [sn:107659].
34264000: system.cpu.fetch: [tid:0]: Instruction is: addi a5, zero, 2
34264000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34264000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x137c0=>0x137c4).(0=>1).
34264000: system.cpu.fetch: [tid:0] Fetching cache line 0x137c0 for addr 0x137c0
34264000: system.cpu: CPU already running.
34264000: system.cpu.fetch: Fetch: Doing instruction read.
34264000: system.cpu.fetch: [tid:0]: Doing Icache access.
34264000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34264000: system.cpu.fetch: Deactivating stage.
34264000: system.cpu: Activity: 8
34264000: system.cpu.fetch: [tid:0][sn:107658]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34264000: system.cpu.fetch: [tid:0][sn:107659]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34264000: system.cpu.fetch: Activity this cycle.
34264000: system.cpu: Activity: 9
34264000: system.cpu.decode: Processing [tid:0]
34264000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34264000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107650] with PC (0x13798=>0x1379c).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107651] with PC (0x1379c=>0x137a0).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107652] with PC (0x137a0=>0x137a4).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107653] with PC (0x137a4=>0x137a8).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107654] with PC (0x137a8=>0x137ac).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107655] with PC (0x137ac=>0x137b0).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107656] with PC (0x137b0=>0x137b4).(0=>1)
34264000: system.cpu.decode: [tid:0]: Processing instruction [sn:107657] with PC (0x137b4=>0x137b8).(0=>1)
34264000: system.cpu.decode: Activity this cycle.
34264000: system.cpu.rename: Processing [tid:0]
34264000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 162, Free LQ: 25, Free SQ: 33, FreeRM 31(207 224 255 31 0)
34264000: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34264000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 0, loads dispatchedToLQ: 0
34264000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34264000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34264000: system.cpu.rename: remove commited inst finish
34264000: system.cpu.iew: Issue: Processing [tid:0]
34264000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34264000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34264000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34264000: system.cpu.iq: Not able to schedule any instructions.
34264000: system.cpu.iew: Processing [tid:0]
34264000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34264000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34264000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34264000: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34264000: system.cpu.commit: Getting instructions from Rename stage.
34264000: system.cpu.commit: Trying to commit instructions in the ROB.
34264000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34264000: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34264000: system.cpu: FullO3CPU tick checkpoint 0
34264000: system.cpu: FullO3CPU tick checkpoint 0.1
34264000: global: DynInst: [sn:107649] Instruction destroyed. Instcount for system.cpu = 46
34264000: global: ~BaseDynInst checkpoint 0
34264000: global: DynInst: [sn:107648] Instruction destroyed. Instcount for system.cpu = 45
34264000: global: ~BaseDynInst checkpoint 0
34264000: global: DynInst: [sn:107647] Instruction destroyed. Instcount for system.cpu = 44
34264000: global: ~BaseDynInst checkpoint 0
34264000: global: DynInst: [sn:107646] Instruction destroyed. Instcount for system.cpu = 43
34264000: global: ~BaseDynInst checkpoint 0
34264000: global: DynInst: [sn:107645] Instruction destroyed. Instcount for system.cpu = 42
34264000: global: ~BaseDynInst checkpoint 0
34264000: system.cpu: FullO3CPU tick checkpoint 0.2
34264000: system.cpu: FullO3CPU tick checkpoint 0.3
34264000: global: DynInst: [sn:107644] Instruction destroyed. Instcount for system.cpu = 41
34264000: global: ~BaseDynInst checkpoint 0
34264000: global: DynInst: [sn:107643] Instruction destroyed. Instcount for system.cpu = 40
34264000: global: ~BaseDynInst checkpoint 0
34264000: system.cpu: FullO3CPU tick checkpoint 0.4
34264000: global: ~DefaultIEWDefaultCommit()
34264000: global: DefaultIEWDefaultCommit()
34264000: system.cpu: FullO3CPU tick checkpoint 0.5
34264000: system.cpu: Activity: 8
34264000: system.cpu: FullO3CPU tick checkpoint 1
34264000: system.cpu: FullO3CPU tick checkpoint 2
34264000: system.cpu: Scheduling next tick!
34264500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34264500: system.cpu.fetch: Running stage.
34264500: system.cpu.fetch: There are no more threads available to fetch from.
34264500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34264500: system.cpu.decode: Processing [tid:0]
34264500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34264500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34264500: system.cpu.decode: [tid:0]: Processing instruction [sn:107658] with PC (0x137b8=>0x137bc).(0=>1)
34264500: system.cpu.decode: [tid:0]: Processing instruction [sn:107659] with PC (0x137bc=>0x137c0).(0=>1)
34264500: system.cpu.decode: Activity this cycle.
34264500: system.cpu: Activity: 9
34264500: system.cpu.rename: Processing [tid:0]
34264500: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 162, Free LQ: 25, Free SQ: 33, FreeRM 31(207 224 255 31 0)
34264500: system.cpu.rename: [tid:0]: 0 instructions not yet in ROB
34264500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 0, loads dispatchedToLQ: 0
34264500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34264500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34264500: system.cpu.rename: [tid:0]: 0 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107650] with PC (0x13798=>0x1379c).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: renameDestRegs checkpoint 0
34264500: global: get into unified rename func
34264500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34264500: global: Renamed reg IntRegClass{15} to vir reg 148 (148) old mapping was 187 (187)
34264500: system.cpu.rename: Dest Rename result[0] is 148
34264500: system.cpu.scoreboard: get into unset reg func reg id is 148
34264500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 148 phys_reg is NULL 0.
34264500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=18), [sn:107650]. PC (0x13798=>0x1379c).(0=>1)
34264500: global: idx is 0, renamd_virdest is 148, renamed_dest should be NULL and is 0, previous_rename is 187
34264500: system.cpu.rename: toIEWIndex inst pc is (0x13798=>0x1379c).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107651] with PC (0x1379c=>0x137a0).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 148
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 148
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 148
34264500: system.cpu.rename: [tid:0]:virtual Register 148 (phys: 148) is not allocated.
34264500: global: idx is 0, vir_src is 148, physical reg is not allocated yet
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: renameDestRegs checkpoint 0
34264500: global: get into unified rename func
34264500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34264500: global: Renamed reg IntRegClass{15} to vir reg 1 (1) old mapping was 148 (148)
34264500: system.cpu.rename: Dest Rename result[0] is 1
34264500: system.cpu.scoreboard: get into unset reg func reg id is 1
34264500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 1 phys_reg is NULL 0.
34264500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=19), [sn:107651]. PC (0x1379c=>0x137a0).(0=>1)
34264500: global: idx is 0, renamd_virdest is 1, renamed_dest should be NULL and is 0, previous_rename is 148
34264500: system.cpu.rename: toIEWIndex inst pc is (0x1379c=>0x137a0).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 0, stores dispatchedToSQ: 0
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107652] with PC (0x137a0=>0x137a4).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 23
34264500: global: look up arch_reg is 2 , vir_reg is 23
34264500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34264500: global: the phys_reg is 0x56f1354, map size is 256
34264500: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34264500: global: [sn:107652] has 1 ready out of 2 sources. RTI 0)
34264500: global: [sn:0] canIssue <extra arg>%
34264500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34264500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 1
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 1
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 1
34264500: system.cpu.rename: [tid:0]:virtual Register 1 (phys: 1) is not allocated.
34264500: global: idx is 1, vir_src is 1, physical reg is not allocated yet
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: toIEWIndex inst pc is (0x137a0=>0x137a4).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107653] with PC (0x137a4=>0x137a8).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 0
34264500: global: look up arch_reg is 0 , vir_reg is 0
34264500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 47
34264500: global: the phys_reg is 0x56f1000, map size is 256
34264500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34264500: global: [sn:107653] has 1 ready out of 1 sources. RTI 0)
34264500: global: [sn:1] canIssue <extra arg>%
34264500: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: renameDestRegs checkpoint 0
34264500: global: get into unified rename func
34264500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34264500: global: Renamed reg IntRegClass{15} to vir reg 117 (117) old mapping was 1 (1)
34264500: system.cpu.rename: Dest Rename result[0] is 117
34264500: system.cpu.scoreboard: get into unset reg func reg id is 117
34264500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 117 phys_reg is NULL 0.
34264500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=20), [sn:107653]. PC (0x137a4=>0x137a8).(0=>1)
34264500: global: idx is 0, renamd_virdest is 117, renamed_dest should be NULL and is 0, previous_rename is 1
34264500: system.cpu.rename: toIEWIndex inst pc is (0x137a4=>0x137a8).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 1, stores dispatchedToSQ: 0
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107654] with PC (0x137a8=>0x137ac).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 23
34264500: global: look up arch_reg is 2 , vir_reg is 23
34264500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34264500: global: the phys_reg is 0x56f1354, map size is 256
34264500: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34264500: global: [sn:107654] has 1 ready out of 2 sources. RTI 0)
34264500: global: [sn:0] canIssue <extra arg>%
34264500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34264500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 117
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 117
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 117
34264500: system.cpu.rename: [tid:0]:virtual Register 117 (phys: 117) is not allocated.
34264500: global: idx is 1, vir_src is 117, physical reg is not allocated yet
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: toIEWIndex inst pc is (0x137a8=>0x137ac).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 0, loads dispatchedToLQ: 0
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107655] with PC (0x137ac=>0x137b0).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 176
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 176
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 176
34264500: global: look up arch_reg is 9 , vir_reg is 176
34264500: global: lookup vir map for physical reg,vir_reg is 176 freelist freenum is 47
34264500: global: the phys_reg is 0x56f1078, map size is 256
34264500: system.cpu.rename: [tid:0]: virtual Register 176 (flat: 176) is allocated.
34264500: global: [sn:107655] has 1 ready out of 1 sources. RTI 0)
34264500: global: [sn:1] canIssue <extra arg>%
34264500: global: idx is 0 , vir_renamed_src is 176, phys_renamed_src is 10
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: renameDestRegs checkpoint 0
34264500: global: get into unified rename func
34264500: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34264500: global: Renamed reg IntRegClass{14} to vir reg 5 (5) old mapping was 168 (168)
34264500: system.cpu.rename: Dest Rename result[0] is 5
34264500: system.cpu.scoreboard: get into unset reg func reg id is 5
34264500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 5 phys_reg is NULL 0.
34264500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=21), [sn:107655]. PC (0x137ac=>0x137b0).(0=>1)
34264500: global: idx is 0, renamd_virdest is 5, renamed_dest should be NULL and is 0, previous_rename is 168
34264500: system.cpu.rename: toIEWIndex inst pc is (0x137ac=>0x137b0).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107656] with PC (0x137b0=>0x137b4).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 23
34264500: global: look up arch_reg is 2 , vir_reg is 23
34264500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34264500: global: the phys_reg is 0x56f1354, map size is 256
34264500: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34264500: global: [sn:107656] has 1 ready out of 1 sources. RTI 0)
34264500: global: [sn:1] canIssue <extra arg>%
34264500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: renameDestRegs checkpoint 0
34264500: global: get into unified rename func
34264500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34264500: global: Renamed reg IntRegClass{15} to vir reg 8 (8) old mapping was 117 (117)
34264500: system.cpu.rename: Dest Rename result[0] is 8
34264500: system.cpu.scoreboard: get into unset reg func reg id is 8
34264500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 8 phys_reg is NULL 0.
34264500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=22), [sn:107656]. PC (0x137b0=>0x137b4).(0=>1)
34264500: global: idx is 0, renamd_virdest is 8, renamed_dest should be NULL and is 0, previous_rename is 117
34264500: system.cpu.rename: toIEWIndex inst pc is (0x137b0=>0x137b4).(0=>1)
34264500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34264500: system.cpu.rename: [tid:0]: Processing instruction [sn:107657] with PC (0x137b4=>0x137b8).(0=>1).
34264500: system.cpu.rename: start rename src regs------------------------------------------------
34264500: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 87
34264500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 87
34264500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34264500: system.cpu.scoreboard: getreg phys_reg is 87
34264500: system.cpu.rename: [tid:0]:virtual Register 87 (phys: 87) is not allocated.
34264500: global: idx is 0, vir_src is 87, physical reg is not allocated yet
34264500: system.cpu.rename: start rename dst regs------------------------------------------------
34264500: system.cpu.rename: renameDestRegs checkpoint 0
34264500: global: get into unified rename func
34264500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34264500: global: Renamed reg IntRegClass{13} to vir reg 7 (7) old mapping was 161 (161)
34264500: system.cpu.rename: Dest Rename result[0] is 7
34264500: system.cpu.scoreboard: get into unset reg func reg id is 7
34264500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 7 phys_reg is NULL 0.
34264500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=23), [sn:107657]. PC (0x137b4=>0x137b8).(0=>1)
34264500: global: idx is 0, renamd_virdest is 7, renamed_dest should be NULL and is 0, previous_rename is 161
34264500: system.cpu.rename: toIEWIndex inst pc is (0x137b4=>0x137b8).(0=>1)
34264500: system.cpu.rename: Activity this cycle.
34264500: system.cpu.rename: remove commited inst finish
34264500: system.cpu.iew: Issue: Processing [tid:0]
34264500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34264500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34264500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34264500: system.cpu.iq: Not able to schedule any instructions.
34264500: system.cpu.iew: Processing [tid:0]
34264500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34264500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34264500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34264500: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34264500: system.cpu.commit: Getting instructions from Rename stage.
34264500: system.cpu.commit: Trying to commit instructions in the ROB.
34264500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34264500: system.cpu.commit: [tid:0]: ROB has 30 insts & 162 free entries.
34264500: system.cpu: FullO3CPU tick checkpoint 0
34264500: system.cpu: FullO3CPU tick checkpoint 0.1
34264500: system.cpu: FullO3CPU tick checkpoint 0.2
34264500: system.cpu: FullO3CPU tick checkpoint 0.3
34264500: system.cpu: FullO3CPU tick checkpoint 0.4
34264500: global: ~DefaultIEWDefaultCommit()
34264500: global: DefaultIEWDefaultCommit()
34264500: system.cpu: FullO3CPU tick checkpoint 0.5
34264500: system.cpu: Activity: 8
34264500: system.cpu: FullO3CPU tick checkpoint 1
34264500: system.cpu: FullO3CPU tick checkpoint 2
34264500: system.cpu: Scheduling next tick!
34265000: system.cpu.icache_port: Fetch unit received timing
34265000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34265000: system.cpu: CPU already running.
34265000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34265000: system.cpu.fetch: Activating stage.
34265000: system.cpu: Activity: 9
34265000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34265000: system.cpu.fetch: Running stage.
34265000: system.cpu.fetch: Attempting to fetch from [tid:0]
34265000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34265000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34265000: global: Requesting bytes 0x02813023 from address 0x137c0
34265000: global: Decoding instruction 0x02813023 at address 0x137c0
34265000: global: DynInst: [sn:107660] Instruction created. Instcount for system.cpu = 41
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137c0 (0) created [sn:107660].
34265000: system.cpu.fetch: [tid:0]: Instruction is: sd s0, 32(sp)
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34265000: global: Requesting bytes 0x02a13423 from address 0x137c4
34265000: global: Decoding instruction 0x02a13423 at address 0x137c4
34265000: global: DynInst: [sn:107661] Instruction created. Instcount for system.cpu = 42
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137c4 (0) created [sn:107661].
34265000: system.cpu.fetch: [tid:0]: Instruction is: sd a0, 40(sp)
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34265000: global: Requesting bytes 0x00d13c23 from address 0x137c8
34265000: global: Decoding instruction 0x00d13c23 at address 0x137c8
34265000: global: DynInst: [sn:107662] Instruction created. Instcount for system.cpu = 43
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137c8 (0) created [sn:107662].
34265000: system.cpu.fetch: [tid:0]: Instruction is: sd a3, 24(sp)
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34265000: global: Requesting bytes 0x00f12823 from address 0x137cc
34265000: global: Decoding instruction 0x00f12823 at address 0x137cc
34265000: global: DynInst: [sn:107663] Instruction created. Instcount for system.cpu = 44
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137cc (0) created [sn:107663].
34265000: system.cpu.fetch: [tid:0]: Instruction is: sw a5, 16(sp)
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34265000: global: Requesting bytes 0x0104b403 from address 0x137d0
34265000: global: Decoding instruction 0x0104b403 at address 0x137d0
34265000: global: DynInst: [sn:107664] Instruction created. Instcount for system.cpu = 45
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137d0 (0) created [sn:107664].
34265000: system.cpu.fetch: [tid:0]: Instruction is: ld s0, 16(s1)
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34265000: global: Requesting bytes 0x06070063 from address 0x137d4
34265000: global: Decoding instruction 0x06070063 at address 0x137d4
34265000: global: DynInst: [sn:107665] Instruction created. Instcount for system.cpu = 46
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137d4 (0) created [sn:107665].
34265000: system.cpu.fetch: [tid:0]: Instruction is: beq a4, zero, 96
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34265000: system.cpu.fetch: [tid:0]: [sn:107665]:Branch predicted to be not taken.
34265000: system.cpu.fetch: [tid:0]: [sn:107665] Branch predicted to go to (0x137d8=>0x137dc).(0=>1).
34265000: global: Requesting bytes 0x01041783 from address 0x137d8
34265000: global: Decoding instruction 0x01041783 at address 0x137d8
34265000: global: DynInst: [sn:107666] Instruction created. Instcount for system.cpu = 47
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137d8 (0) created [sn:107666].
34265000: system.cpu.fetch: [tid:0]: Instruction is: lh a5, 16(s0)
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34265000: global: Requesting bytes 0x03279713 from address 0x137dc
34265000: global: Decoding instruction 0x03279713 at address 0x137dc
34265000: global: DynInst: [sn:107667] Instruction created. Instcount for system.cpu = 48
34265000: system.cpu.fetch: [tid:0]: Instruction PC 0x137dc (0) created [sn:107667].
34265000: system.cpu.fetch: [tid:0]: Instruction is: slli a4, a5, 50
34265000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34265000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34265000: system.cpu.fetch: [tid:0][sn:107660]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34265000: system.cpu.fetch: [tid:0][sn:107661]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34265000: system.cpu.fetch: [tid:0][sn:107662]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34265000: system.cpu.fetch: [tid:0][sn:107663]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34265000: system.cpu.fetch: [tid:0][sn:107664]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34265000: system.cpu.fetch: [tid:0][sn:107665]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34265000: system.cpu.fetch: [tid:0][sn:107666]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34265000: system.cpu.fetch: [tid:0][sn:107667]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34265000: system.cpu.fetch: Activity this cycle.
34265000: system.cpu: Activity: 10
34265000: system.cpu.decode: Processing [tid:0]
34265000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34265000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34265000: system.cpu.rename: Processing [tid:0]
34265000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 162, Free LQ: 25, Free SQ: 33, FreeRM 31(201 224 255 31 0)
34265000: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34265000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 1, loads dispatchedToLQ: 0
34265000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34265000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34265000: system.cpu.rename: [tid:0]: 8 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34265000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34265000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 2, stores dispatchedToSQ: 0
34265000: system.cpu.rename: [tid:0]: Processing instruction [sn:107658] with PC (0x137b8=>0x137bc).(0=>1).
34265000: system.cpu.rename: start rename src regs------------------------------------------------
34265000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34265000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34265000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34265000: system.cpu.scoreboard: getreg phys_reg is 23
34265000: global: look up arch_reg is 2 , vir_reg is 23
34265000: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34265000: global: the phys_reg is 0x56f1354, map size is 256
34265000: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34265000: global: [sn:107658] has 1 ready out of 2 sources. RTI 0)
34265000: global: [sn:0] canIssue <extra arg>%
34265000: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34265000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 8
34265000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 8
34265000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34265000: system.cpu.scoreboard: getreg phys_reg is 8
34265000: system.cpu.rename: [tid:0]:virtual Register 8 (phys: 8) is not allocated.
34265000: global: idx is 1, vir_src is 8, physical reg is not allocated yet
34265000: system.cpu.rename: start rename dst regs------------------------------------------------
34265000: system.cpu.rename: toIEWIndex inst pc is (0x137b8=>0x137bc).(0=>1)
34265000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34265000: system.cpu.rename: [tid:0]: Processing instruction [sn:107659] with PC (0x137bc=>0x137c0).(0=>1).
34265000: system.cpu.rename: start rename src regs------------------------------------------------
34265000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34265000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34265000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34265000: system.cpu.scoreboard: getreg phys_reg is 0
34265000: global: look up arch_reg is 0 , vir_reg is 0
34265000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 47
34265000: global: the phys_reg is 0x56f1000, map size is 256
34265000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34265000: global: [sn:107659] has 1 ready out of 1 sources. RTI 0)
34265000: global: [sn:1] canIssue <extra arg>%
34265000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34265000: system.cpu.rename: start rename dst regs------------------------------------------------
34265000: system.cpu.rename: renameDestRegs checkpoint 0
34265000: global: get into unified rename func
34265000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34265000: global: Renamed reg IntRegClass{15} to vir reg 38 (38) old mapping was 8 (8)
34265000: system.cpu.rename: Dest Rename result[0] is 38
34265000: system.cpu.scoreboard: get into unset reg func reg id is 38
34265000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 38 phys_reg is NULL 0.
34265000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=24), [sn:107659]. PC (0x137bc=>0x137c0).(0=>1)
34265000: global: idx is 0, renamd_virdest is 38, renamed_dest should be NULL and is 0, previous_rename is 8
34265000: system.cpu.rename: toIEWIndex inst pc is (0x137bc=>0x137c0).(0=>1)
34265000: system.cpu.rename: Activity this cycle.
34265000: system.cpu.rename: remove commited inst finish
34265000: system.cpu.iew: Issue: Processing [tid:0]
34265000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34265000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34265000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34265000: system.cpu.iq: Not able to schedule any instructions.
34265000: system.cpu.iew: Processing [tid:0]
34265000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34265000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 0
34265000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 8
34265000: system.cpu.iew: IQ has 42 free entries (Can schedule: 0).  LQ has 25 free entries. SQ has 33 free entries.
34265000: system.cpu.commit: Getting instructions from Rename stage.
34265000: system.cpu.commit: Inserting PC (0x13798=>0x1379c).(0=>1) [sn:107650] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x13798=>0x1379c).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 31 instructions.
34265000: system.cpu.commit: Inserting PC (0x1379c=>0x137a0).(0=>1) [sn:107651] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x1379c=>0x137a0).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 32 instructions.
34265000: system.cpu.commit: Inserting PC (0x137a0=>0x137a4).(0=>1) [sn:107652] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x137a0=>0x137a4).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 33 instructions.
34265000: system.cpu.commit: Inserting PC (0x137a4=>0x137a8).(0=>1) [sn:107653] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x137a4=>0x137a8).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 34 instructions.
34265000: system.cpu.commit: Inserting PC (0x137a8=>0x137ac).(0=>1) [sn:107654] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x137a8=>0x137ac).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 35 instructions.
34265000: system.cpu.commit: Inserting PC (0x137ac=>0x137b0).(0=>1) [sn:107655] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x137ac=>0x137b0).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 36 instructions.
34265000: system.cpu.commit: Inserting PC (0x137b0=>0x137b4).(0=>1) [sn:107656] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x137b0=>0x137b4).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 37 instructions.
34265000: system.cpu.commit: Inserting PC (0x137b4=>0x137b8).(0=>1) [sn:107657] [tid:0] into ROB.
34265000: system.cpu.rob: Adding inst PC (0x137b4=>0x137b8).(0=>1) to the ROB.
34265000: system.cpu.rob: [tid:0] Now has 38 instructions.
34265000: system.cpu.commit: Trying to commit instructions in the ROB.
34265000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34265000: system.cpu.commit: [tid:0]: ROB has 38 insts & 154 free entries.
34265000: system.cpu.commit: Activity This Cycle.
34265000: system.cpu: FullO3CPU tick checkpoint 0
34265000: system.cpu: FullO3CPU tick checkpoint 0.1
34265000: system.cpu: FullO3CPU tick checkpoint 0.2
34265000: system.cpu: FullO3CPU tick checkpoint 0.3
34265000: system.cpu: FullO3CPU tick checkpoint 0.4
34265000: global: ~DefaultIEWDefaultCommit()
34265000: global: DefaultIEWDefaultCommit()
34265000: system.cpu: FullO3CPU tick checkpoint 0.5
34265000: system.cpu: Activity: 9
34265000: system.cpu: FullO3CPU tick checkpoint 1
34265000: system.cpu: FullO3CPU tick checkpoint 2
34265000: system.cpu: Scheduling next tick!
34265500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34265500: system.cpu.fetch: Running stage.
34265500: system.cpu.fetch: Attempting to fetch from [tid:0]
34265500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34265500: global: Requesting bytes 0x02074263 from address 0x137e0
34265500: global: Decoding instruction 0x02074263 at address 0x137e0
34265500: global: DynInst: [sn:107668] Instruction created. Instcount for system.cpu = 49
34265500: system.cpu.fetch: [tid:0]: Instruction PC 0x137e0 (0) created [sn:107668].
34265500: system.cpu.fetch: [tid:0]: Instruction is: blt a4, zero, 36
34265500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34265500: system.cpu.fetch: [tid:0]: [sn:107668]:  Branch predicted to be taken to (0x13804=>0x13808).(0=>1).
34265500: system.cpu.fetch: [tid:0]: [sn:107668] Branch predicted to go to (0x13804=>0x13808).(0=>1).
34265500: system.cpu.fetch: Branch detected with PC = (0x137e0=>0x137e4).(0=>1)
34265500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34265500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x13804=>0x13808).(0=>1).
34265500: system.cpu.fetch: [tid:0] Fetching cache line 0x13800 for addr 0x13804
34265500: system.cpu: CPU already running.
34265500: system.cpu.fetch: Fetch: Doing instruction read.
34265500: system.cpu.fetch: [tid:0]: Doing Icache access.
34265500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34265500: system.cpu.fetch: Deactivating stage.
34265500: system.cpu: Activity: 8
34265500: system.cpu.fetch: [tid:0][sn:107668]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34265500: system.cpu.fetch: Activity this cycle.
34265500: system.cpu: Activity: 9
34265500: system.cpu.decode: Processing [tid:0]
34265500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34265500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107660] with PC (0x137c0=>0x137c4).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107661] with PC (0x137c4=>0x137c8).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107662] with PC (0x137c8=>0x137cc).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107663] with PC (0x137cc=>0x137d0).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107664] with PC (0x137d0=>0x137d4).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107665] with PC (0x137d4=>0x137d8).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107666] with PC (0x137d8=>0x137dc).(0=>1)
34265500: system.cpu.decode: [tid:0]: Processing instruction [sn:107667] with PC (0x137dc=>0x137e0).(0=>1)
34265500: system.cpu.decode: Activity this cycle.
34265500: system.cpu.rename: Processing [tid:0]
34265500: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 154, Free LQ: 25, Free SQ: 33, FreeRM 31(200 224 255 31 0)
34265500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34265500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 1, loads dispatchedToLQ: 0
34265500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34265500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34265500: system.cpu.rename: remove commited inst finish
34265500: system.cpu.iew: Issue: Processing [tid:0]
34265500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13798=>0x1379c).(0=>1) [sn:107650] [tid:0] to IQ.
34265500: system.cpu.iq: Adding instruction [sn:107650] PC (0x13798=>0x1379c).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 0
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 1
34265500: system.cpu.iq: renamed vir reg is 148
34265500: system.cpu.iq: phys_reg is NULL
34265500: system.cpu.iq: iq checkpoint 2
34265500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13798=>0x1379c).(0=>1) opclass:1 [sn:107650].
34265500: system.cpu.iq: addIfReady checkpoint 0
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1379c=>0x137a0).(0=>1) [sn:107651] [tid:0] to IQ.
34265500: system.cpu.iq: Adding instruction [sn:107651] PC (0x1379c=>0x137a0).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 1
34265500: system.cpu.iq: Instruction PC (0x1379c=>0x137a0).(0=>1) has src reg 148 that is being added to the dependency chain.
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 1
34265500: system.cpu.iq: renamed vir reg is 1
34265500: system.cpu.iq: phys_reg is NULL
34265500: system.cpu.iq: iq checkpoint 2
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137a0=>0x137a4).(0=>1) [sn:107652] [tid:0] to IQ.
34265500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34265500: system.cpu.iew.lsq.thread0: Inserting store PC (0x137a0=>0x137a4).(0=>1), idx:1 [sn:107652]
34265500: system.cpu.iq: Adding instruction [sn:107652] PC (0x137a0=>0x137a4).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 2
34265500: system.cpu.iq: Instruction PC (0x137a0=>0x137a4).(0=>1) has src reg 1 that is being added to the dependency chain.
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 0
34265500: system.cpu.iq: iq checkpoint 2
34265500: global: Inst 0x137a0 with index 488 had no SSID
34265500: system.cpu.memDep0: No dependency for inst PC (0x137a0=>0x137a4).(0=>1) [sn:107652].
34265500: system.cpu.memDep0: Inserting store/atomic PC (0x137a0=>0x137a4).(0=>1) [sn:107652].
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137a4=>0x137a8).(0=>1) [sn:107653] [tid:0] to IQ.
34265500: system.cpu.iq: Adding instruction [sn:107653] PC (0x137a4=>0x137a8).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 1
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 1
34265500: system.cpu.iq: renamed vir reg is 117
34265500: system.cpu.iq: phys_reg is NULL
34265500: system.cpu.iq: iq checkpoint 2
34265500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x137a4=>0x137a8).(0=>1) opclass:1 [sn:107653].
34265500: system.cpu.iq: addIfReady checkpoint 0
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137a8=>0x137ac).(0=>1) [sn:107654] [tid:0] to IQ.
34265500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34265500: system.cpu.iew.lsq.thread0: Inserting store PC (0x137a8=>0x137ac).(0=>1), idx:2 [sn:107654]
34265500: system.cpu.iq: Adding instruction [sn:107654] PC (0x137a8=>0x137ac).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 2
34265500: system.cpu.iq: Instruction PC (0x137a8=>0x137ac).(0=>1) has src reg 117 that is being added to the dependency chain.
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 0
34265500: system.cpu.iq: iq checkpoint 2
34265500: global: Inst 0x137a8 with index 490 had no SSID
34265500: system.cpu.memDep0: No dependency for inst PC (0x137a8=>0x137ac).(0=>1) [sn:107654].
34265500: system.cpu.memDep0: Inserting store/atomic PC (0x137a8=>0x137ac).(0=>1) [sn:107654].
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137ac=>0x137b0).(0=>1) [sn:107655] [tid:0] to IQ.
34265500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34265500: system.cpu.iew.lsq.thread0: Inserting load PC (0x137ac=>0x137b0).(0=>1), idx:17 [sn:107655]
34265500: system.cpu.iq: Adding instruction [sn:107655] PC (0x137ac=>0x137b0).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 1
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 1
34265500: system.cpu.iq: renamed vir reg is 5
34265500: system.cpu.iq: phys_reg is NULL
34265500: system.cpu.iq: iq checkpoint 2
34265500: global: Inst 0x137ac with index 491 had no SSID
34265500: system.cpu.memDep0: No dependency for inst PC (0x137ac=>0x137b0).(0=>1) [sn:107655].
34265500: system.cpu.memDep0: Adding instruction [sn:107655] to the ready list.
34265500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137ac=>0x137b0).(0=>1) opclass:47 [sn:107655].
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137b0=>0x137b4).(0=>1) [sn:107656] [tid:0] to IQ.
34265500: system.cpu.iq: Adding instruction [sn:107656] PC (0x137b0=>0x137b4).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 1
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 1
34265500: system.cpu.iq: renamed vir reg is 8
34265500: system.cpu.iq: phys_reg is NULL
34265500: system.cpu.iq: iq checkpoint 2
34265500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x137b0=>0x137b4).(0=>1) opclass:1 [sn:107656].
34265500: system.cpu.iq: addIfReady checkpoint 0
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137b4=>0x137b8).(0=>1) [sn:107657] [tid:0] to IQ.
34265500: system.cpu.iq: Adding instruction [sn:107657] PC (0x137b4=>0x137b8).(0=>1) to the IQ.
34265500: system.cpu.iq: iq checkpoint 0
34265500: system.cpu.iq: total_src_regs is 1
34265500: system.cpu.iq: Instruction PC (0x137b4=>0x137b8).(0=>1) has src reg 87 that is being added to the dependency chain.
34265500: system.cpu.iq: iq checkpoint 1
34265500: system.cpu.iq: total dest regs is 1
34265500: system.cpu.iq: renamed vir reg is 7
34265500: system.cpu.iq: phys_reg is NULL
34265500: system.cpu.iq: iq checkpoint 2
34265500: system.cpu.iew: add to iq end
34265500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34265500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34265500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13798=>0x1379c).(0=>1) [sn:107650]
34265500: system.cpu.iq: Thread 0: Issuing instruction PC (0x137a4=>0x137a8).(0=>1) [sn:107653]
34265500: system.cpu.iq: Thread 0: Issuing instruction PC (0x137ac=>0x137b0).(0=>1) [sn:107655]
34265500: system.cpu.memDep0: Issuing instruction PC 0x137ac [sn:107655].
34265500: system.cpu.iq: Thread 0: Issuing instruction PC (0x137b0=>0x137b4).(0=>1) [sn:107656]
34265500: system.cpu.iew: Processing [tid:0]
34265500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34265500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 2
34265500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34265500: system.cpu.iew: IQ has 37 free entries (Can schedule: 0).  LQ has 24 free entries. SQ has 31 free entries.
34265500: system.cpu.commit: Getting instructions from Rename stage.
34265500: system.cpu.commit: Inserting PC (0x137b8=>0x137bc).(0=>1) [sn:107658] [tid:0] into ROB.
34265500: system.cpu.rob: Adding inst PC (0x137b8=>0x137bc).(0=>1) to the ROB.
34265500: system.cpu.rob: [tid:0] Now has 39 instructions.
34265500: system.cpu.commit: Inserting PC (0x137bc=>0x137c0).(0=>1) [sn:107659] [tid:0] into ROB.
34265500: system.cpu.rob: Adding inst PC (0x137bc=>0x137c0).(0=>1) to the ROB.
34265500: system.cpu.rob: [tid:0] Now has 40 instructions.
34265500: system.cpu.commit: Trying to commit instructions in the ROB.
34265500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34265500: system.cpu.commit: [tid:0]: ROB has 40 insts & 152 free entries.
34265500: system.cpu.commit: Activity This Cycle.
34265500: system.cpu: FullO3CPU tick checkpoint 0
34265500: system.cpu: FullO3CPU tick checkpoint 0.1
34265500: system.cpu: FullO3CPU tick checkpoint 0.2
34265500: system.cpu: FullO3CPU tick checkpoint 0.3
34265500: system.cpu: FullO3CPU tick checkpoint 0.4
34265500: global: ~DefaultIEWDefaultCommit()
34265500: global: DefaultIEWDefaultCommit()
34265500: system.cpu: FullO3CPU tick checkpoint 0.5
34265500: system.cpu: Activity: 8
34265500: system.cpu: FullO3CPU tick checkpoint 1
34265500: system.cpu: FullO3CPU tick checkpoint 2
34265500: system.cpu: Scheduling next tick!
34266000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34266000: system.cpu.fetch: Running stage.
34266000: system.cpu.fetch: There are no more threads available to fetch from.
34266000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34266000: system.cpu.decode: Processing [tid:0]
34266000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34266000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34266000: system.cpu.decode: [tid:0]: Processing instruction [sn:107668] with PC (0x137e0=>0x137e4).(0=>1)
34266000: system.cpu.decode: Activity this cycle.
34266000: system.cpu: Activity: 9
34266000: system.cpu.rename: Processing [tid:0]
34266000: system.cpu.rename: [tid:0]: Free IQ: 42, Free ROB: 152, Free LQ: 25, Free SQ: 33, FreeRM 31(200 224 255 31 0)
34266000: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34266000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 1, loads dispatchedToLQ: 1
34266000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34266000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34266000: system.cpu.rename: [tid:0]: 10 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 3, stores dispatchedToSQ: 2
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107660] with PC (0x137c0=>0x137c4).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 23
34266000: global: look up arch_reg is 2 , vir_reg is 23
34266000: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34266000: global: the phys_reg is 0x56f1354, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34266000: global: [sn:107660] has 1 ready out of 2 sources. RTI 0)
34266000: global: [sn:0] canIssue <extra arg>%
34266000: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34266000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 169
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 169
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 169
34266000: global: look up arch_reg is 8 , vir_reg is 169
34266000: global: lookup vir map for physical reg,vir_reg is 169 freelist freenum is 47
34266000: global: the phys_reg is 0x56f12a0, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 169 (flat: 169) is allocated.
34266000: global: [sn:107660] has 2 ready out of 2 sources. RTI 0)
34266000: global: [sn:1] canIssue <extra arg>%
34266000: global: idx is 1 , vir_renamed_src is 169, phys_renamed_src is 56
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137c0=>0x137c4).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 4, stores dispatchedToSQ: 2
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107661] with PC (0x137c4=>0x137c8).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 23
34266000: global: look up arch_reg is 2 , vir_reg is 23
34266000: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34266000: global: the phys_reg is 0x56f1354, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34266000: global: [sn:107661] has 1 ready out of 2 sources. RTI 0)
34266000: global: [sn:0] canIssue <extra arg>%
34266000: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34266000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 87
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 87
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 87
34266000: system.cpu.rename: [tid:0]:virtual Register 87 (phys: 87) is not allocated.
34266000: global: idx is 1, vir_src is 87, physical reg is not allocated yet
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137c4=>0x137c8).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 5, stores dispatchedToSQ: 2
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107662] with PC (0x137c8=>0x137cc).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 23
34266000: global: look up arch_reg is 2 , vir_reg is 23
34266000: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34266000: global: the phys_reg is 0x56f1354, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34266000: global: [sn:107662] has 1 ready out of 2 sources. RTI 0)
34266000: global: [sn:0] canIssue <extra arg>%
34266000: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34266000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 7
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 7
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 7
34266000: system.cpu.rename: [tid:0]:virtual Register 7 (phys: 7) is not allocated.
34266000: global: idx is 1, vir_src is 7, physical reg is not allocated yet
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137c8=>0x137cc).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 33, storesInProgress: 6, stores dispatchedToSQ: 2
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107663] with PC (0x137cc=>0x137d0).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 23
34266000: global: look up arch_reg is 2 , vir_reg is 23
34266000: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 47
34266000: global: the phys_reg is 0x56f1354, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34266000: global: [sn:107663] has 1 ready out of 2 sources. RTI 0)
34266000: global: [sn:0] canIssue <extra arg>%
34266000: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34266000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 38
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 38
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 38
34266000: system.cpu.rename: [tid:0]:virtual Register 38 (phys: 38) is not allocated.
34266000: global: idx is 1, vir_src is 38, physical reg is not allocated yet
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137cc=>0x137d0).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 1, loads dispatchedToLQ: 1
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107664] with PC (0x137d0=>0x137d4).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 176
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 176
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 176
34266000: global: look up arch_reg is 9 , vir_reg is 176
34266000: global: lookup vir map for physical reg,vir_reg is 176 freelist freenum is 47
34266000: global: the phys_reg is 0x56f1078, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 176 (flat: 176) is allocated.
34266000: global: [sn:107664] has 1 ready out of 1 sources. RTI 0)
34266000: global: [sn:1] canIssue <extra arg>%
34266000: global: idx is 0 , vir_renamed_src is 176, phys_renamed_src is 10
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: renameDestRegs checkpoint 0
34266000: global: get into unified rename func
34266000: global: get into simple rename func with arch_reg is 8,map size is 33,freelist is XX
34266000: global: Renamed reg IntRegClass{8} to vir reg 182 (182) old mapping was 169 (169)
34266000: system.cpu.rename: Dest Rename result[0] is 182
34266000: system.cpu.scoreboard: get into unset reg func reg id is 182
34266000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 8 (IntRegClass) to virtual reg 182 phys_reg is NULL 0.
34266000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=25), [sn:107664]. PC (0x137d0=>0x137d4).(0=>1)
34266000: global: idx is 0, renamd_virdest is 182, renamed_dest should be NULL and is 0, previous_rename is 169
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137d0=>0x137d4).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107665] with PC (0x137d4=>0x137d8).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 5
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 5
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 5
34266000: system.cpu.rename: [tid:0]:virtual Register 5 (phys: 5) is not allocated.
34266000: global: idx is 0, vir_src is 5, physical reg is not allocated yet
34266000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 0
34266000: global: look up arch_reg is 0 , vir_reg is 0
34266000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 47
34266000: global: the phys_reg is 0x56f1000, map size is 256
34266000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34266000: global: [sn:107665] has 1 ready out of 2 sources. RTI 0)
34266000: global: [sn:0] canIssue <extra arg>%
34266000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137d4=>0x137d8).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 25, loadsInProgress: 2, loads dispatchedToLQ: 1
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107666] with PC (0x137d8=>0x137dc).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 182
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 182
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 182
34266000: system.cpu.rename: [tid:0]:virtual Register 182 (phys: 182) is not allocated.
34266000: global: idx is 0, vir_src is 182, physical reg is not allocated yet
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: renameDestRegs checkpoint 0
34266000: global: get into unified rename func
34266000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34266000: global: Renamed reg IntRegClass{15} to vir reg 227 (227) old mapping was 38 (38)
34266000: system.cpu.rename: Dest Rename result[0] is 227
34266000: system.cpu.scoreboard: get into unset reg func reg id is 227
34266000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 227 phys_reg is NULL 0.
34266000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=26), [sn:107666]. PC (0x137d8=>0x137dc).(0=>1)
34266000: global: idx is 0, renamd_virdest is 227, renamed_dest should be NULL and is 0, previous_rename is 38
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137d8=>0x137dc).(0=>1)
34266000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266000: system.cpu.rename: [tid:0]: Processing instruction [sn:107667] with PC (0x137dc=>0x137e0).(0=>1).
34266000: system.cpu.rename: start rename src regs------------------------------------------------
34266000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 227
34266000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 227
34266000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266000: system.cpu.scoreboard: getreg phys_reg is 227
34266000: system.cpu.rename: [tid:0]:virtual Register 227 (phys: 227) is not allocated.
34266000: global: idx is 0, vir_src is 227, physical reg is not allocated yet
34266000: system.cpu.rename: start rename dst regs------------------------------------------------
34266000: system.cpu.rename: renameDestRegs checkpoint 0
34266000: global: get into unified rename func
34266000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34266000: global: Renamed reg IntRegClass{14} to vir reg 252 (252) old mapping was 5 (5)
34266000: system.cpu.rename: Dest Rename result[0] is 252
34266000: system.cpu.scoreboard: get into unset reg func reg id is 252
34266000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 252 phys_reg is NULL 0.
34266000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=27), [sn:107667]. PC (0x137dc=>0x137e0).(0=>1)
34266000: global: idx is 0, renamd_virdest is 252, renamed_dest should be NULL and is 0, previous_rename is 5
34266000: system.cpu.rename: toIEWIndex inst pc is (0x137dc=>0x137e0).(0=>1)
34266000: system.cpu.rename: Activity this cycle.
34266000: system.cpu.rename: remove commited inst finish
34266000: system.cpu.iew: Issue: Processing [tid:0]
34266000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34266000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137b8=>0x137bc).(0=>1) [sn:107658] [tid:0] to IQ.
34266000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34266000: system.cpu.iew.lsq.thread0: Inserting store PC (0x137b8=>0x137bc).(0=>1), idx:3 [sn:107658]
34266000: system.cpu.iq: Adding instruction [sn:107658] PC (0x137b8=>0x137bc).(0=>1) to the IQ.
34266000: system.cpu.iq: iq checkpoint 0
34266000: system.cpu.iq: total_src_regs is 2
34266000: system.cpu.iq: Instruction PC (0x137b8=>0x137bc).(0=>1) has src reg 8 that is being added to the dependency chain.
34266000: system.cpu.iq: iq checkpoint 1
34266000: system.cpu.iq: total dest regs is 0
34266000: system.cpu.iq: iq checkpoint 2
34266000: global: Inst 0x137b8 with index 494 had no SSID
34266000: system.cpu.memDep0: No dependency for inst PC (0x137b8=>0x137bc).(0=>1) [sn:107658].
34266000: system.cpu.memDep0: Inserting store/atomic PC (0x137b8=>0x137bc).(0=>1) [sn:107658].
34266000: system.cpu.iew: add to iq end
34266000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137bc=>0x137c0).(0=>1) [sn:107659] [tid:0] to IQ.
34266000: system.cpu.iq: Adding instruction [sn:107659] PC (0x137bc=>0x137c0).(0=>1) to the IQ.
34266000: system.cpu.iq: iq checkpoint 0
34266000: system.cpu.iq: total_src_regs is 1
34266000: system.cpu.iq: iq checkpoint 1
34266000: system.cpu.iq: total dest regs is 1
34266000: system.cpu.iq: renamed vir reg is 38
34266000: system.cpu.iq: phys_reg is NULL
34266000: system.cpu.iq: iq checkpoint 2
34266000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x137bc=>0x137c0).(0=>1) opclass:1 [sn:107659].
34266000: system.cpu.iq: addIfReady checkpoint 0
34266000: system.cpu.iew: add to iq end
34266000: system.cpu.iew: Execute: Executing instructions from IQ.
34266000: system.cpu.iew: Execute: Processing PC (0x13798=>0x1379c).(0=>1), [tid:0] [sn:107650].
34266000: system.cpu.iew: iew checkpoint 0
34266000: system.cpu.iew: iew checkpoint 1 before exe
34266000: global: the arch_reg is 15 , the vir reg is 148
34266000: global: look up arch_reg is 15 , vir_reg is 148
34266000: global: lookup vir map for physical reg,vir_reg is 148 freelist freenum is 47
34266000: global: the phys_reg is 0, map size is 256
34266000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34266000: global: get dest phys reg is 252
34266000: global: regval is 114688
34266000: system.cpu: phys_reg is 252, val is 114688
34266000: global: RegFile: Setting int register 252 to 0x1c000
34266000: global: setScalarResult
34266000: global: get into ~InstResult
34266000: system.cpu.iew: iew checkpoint 2 after exe
34266000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34266000: system.cpu.iew: Execute: Executing instructions from IQ.
34266000: system.cpu.iew: Execute: Processing PC (0x137a4=>0x137a8).(0=>1), [tid:0] [sn:107653].
34266000: system.cpu.iew: iew checkpoint 0
34266000: system.cpu.iew: iew checkpoint 1 before exe
34266000: global: RegFile: Access to int register 0, has data 0
34266000: global: the arch_reg is 15 , the vir reg is 117
34266000: global: look up arch_reg is 15 , vir_reg is 117
34266000: global: lookup vir map for physical reg,vir_reg is 117 freelist freenum is 46
34266000: global: the phys_reg is 0, map size is 256
34266000: global: get dest phys reg is 15
34266000: global: regval is 1
34266000: system.cpu: phys_reg is 15, val is 1
34266000: global: RegFile: Setting int register 15 to 0x1
34266000: global: setScalarResult
34266000: global: get into ~InstResult
34266000: system.cpu.iew: iew checkpoint 2 after exe
34266000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34266000: system.cpu.iew: Execute: Executing instructions from IQ.
34266000: system.cpu.iew: Execute: Processing PC (0x137ac=>0x137b0).(0=>1), [tid:0] [sn:107655].
34266000: system.cpu.iew: iew checkpoint 0
34266000: system.cpu.iew: Execute: Calculating address for memory reference.
34266000: system.cpu.iew: iew is load checkpoint 1
34266000: system.cpu.iew.lsq.thread0: Executing load PC (0x137ac=>0x137b0).(0=>1), [sn:107655]
34266000: global: RegFile: Access to int register 10, has data 0x1d218
34266000: system.cpu.iew.lsq.thread0: Read called, load idx: 17, store idx: 4, storeHead: 1 addr: 0xd268
34266000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107655] PC (0x137ac=>0x137b0).(0=>1)
34266000: system.cpu.iew: Execute: Executing instructions from IQ.
34266000: system.cpu.iew: Execute: Processing PC (0x137b0=>0x137b4).(0=>1), [tid:0] [sn:107656].
34266000: system.cpu.iew: iew checkpoint 0
34266000: system.cpu.iew: iew checkpoint 1 before exe
34266000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34266000: global: the arch_reg is 15 , the vir reg is 8
34266000: global: look up arch_reg is 15 , vir_reg is 8
34266000: global: lookup vir map for physical reg,vir_reg is 8 freelist freenum is 46
34266000: global: the phys_reg is 0, map size is 256
34266000: global: get dest phys reg is 169
34266000: global: regval is 9223372036854775376
34266000: system.cpu: phys_reg is 169, val is 9223372036854775376
34266000: global: RegFile: Setting int register 169 to 0x7ffffffffffffe50
34266000: global: setScalarResult
34266000: global: get into ~InstResult
34266000: system.cpu.iew: iew checkpoint 2 after exe
34266000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34266000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34266000: system.cpu.iew: Sending instructions to commit, [sn:107650] PC (0x13798=>0x1379c).(0=>1).
34266000: system.cpu.iq: Waking dependents of completed instruction.
34266000: system.cpu.iq: Waking any dependents on vir_reg is 148(flat:148) and phys register 252 (IntRegClass).
34266000: system.cpu.iq: Waking up a dependent instruction, [sn:107651] PC (0x1379c=>0x137a0).(0=>1).
34266000: global: reWritePhysRegs rewrite vir_reg 148 to phys_reg 252
34266000: global: [sn:107651] has 1 ready out of 1 sources. RTI 0)
34266000: global: [sn:1] canIssue <extra arg>%
34266000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1379c=>0x137a0).(0=>1) opclass:1 [sn:107651].
34266000: system.cpu.iq: addIfReady checkpoint 0
34266000: system.cpu.iew: writebackInsts checkpoint 1
34266000: system.cpu.iew: Setting virtual Destination Register 148
34266000: system.cpu.scoreboard: 1 setreg phys_reg is 148
34266000: system.cpu.scoreboard: Setting reg 148 as ready
34266000: system.cpu.iew: Sending instructions to commit, [sn:107653] PC (0x137a4=>0x137a8).(0=>1).
34266000: system.cpu.iq: Waking dependents of completed instruction.
34266000: system.cpu.iq: Waking any dependents on vir_reg is 117(flat:117) and phys register 15 (IntRegClass).
34266000: system.cpu.iq: Waking up a dependent instruction, [sn:107654] PC (0x137a8=>0x137ac).(0=>1).
34266000: global: reWritePhysRegs rewrite vir_reg 117 to phys_reg 15
34266000: global: [sn:107654] has 2 ready out of 2 sources. RTI 0)
34266000: global: [sn:1] canIssue <extra arg>%
34266000: system.cpu.iq: Checking if memory instruction can issue.
34266000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x137a8=>0x137ac).(0=>1) [sn:107654].
34266000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34266000: system.cpu.memDep0: Adding instruction [sn:107654] to the ready list.
34266000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137a8=>0x137ac).(0=>1) opclass:48 [sn:107654].
34266000: system.cpu.iew: writebackInsts checkpoint 1
34266000: system.cpu.iew: Setting virtual Destination Register 117
34266000: system.cpu.scoreboard: 1 setreg phys_reg is 117
34266000: system.cpu.scoreboard: Setting reg 117 as ready
34266000: system.cpu.iew: Sending instructions to commit, [sn:107656] PC (0x137b0=>0x137b4).(0=>1).
34266000: system.cpu.iq: Waking dependents of completed instruction.
34266000: system.cpu.iq: Waking any dependents on vir_reg is 8(flat:8) and phys register 169 (IntRegClass).
34266000: system.cpu.iq: Waking up a dependent instruction, [sn:107658] PC (0x137b8=>0x137bc).(0=>1).
34266000: global: reWritePhysRegs rewrite vir_reg 8 to phys_reg 169
34266000: global: [sn:107658] has 2 ready out of 2 sources. RTI 0)
34266000: global: [sn:1] canIssue <extra arg>%
34266000: system.cpu.iq: Checking if memory instruction can issue.
34266000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x137b8=>0x137bc).(0=>1) [sn:107658].
34266000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34266000: system.cpu.memDep0: Adding instruction [sn:107658] to the ready list.
34266000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137b8=>0x137bc).(0=>1) opclass:48 [sn:107658].
34266000: system.cpu.iew: writebackInsts checkpoint 1
34266000: system.cpu.iew: Setting virtual Destination Register 8
34266000: system.cpu.scoreboard: 1 setreg phys_reg is 8
34266000: system.cpu.scoreboard: Setting reg 8 as ready
34266000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34266000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1379c=>0x137a0).(0=>1) [sn:107651]
34266000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137a8=>0x137ac).(0=>1) [sn:107654]
34266000: system.cpu.memDep0: Issuing instruction PC 0x137a8 [sn:107654].
34266000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137b8=>0x137bc).(0=>1) [sn:107658]
34266000: system.cpu.memDep0: Issuing instruction PC 0x137b8 [sn:107658].
34266000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137bc=>0x137c0).(0=>1) [sn:107659]
34266000: system.cpu.iew: Processing [tid:0]
34266000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34266000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34266000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34266000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34266000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34266000: system.cpu.iew: IQ has 37 free entries (Can schedule: 0).  LQ has 24 free entries. SQ has 30 free entries.
34266000: system.cpu.iew: Activity this cycle.
34266000: system.cpu.commit: Getting instructions from Rename stage.
34266000: system.cpu.commit: Trying to commit instructions in the ROB.
34266000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34266000: system.cpu.commit: [tid:0]: ROB has 40 insts & 152 free entries.
34266000: system.cpu: FullO3CPU tick checkpoint 0
34266000: system.cpu: FullO3CPU tick checkpoint 0.1
34266000: system.cpu: FullO3CPU tick checkpoint 0.2
34266000: system.cpu: FullO3CPU tick checkpoint 0.3
34266000: system.cpu: FullO3CPU tick checkpoint 0.4
34266000: global: ~DefaultIEWDefaultCommit()
34266000: global: DefaultIEWDefaultCommit()
34266000: system.cpu: FullO3CPU tick checkpoint 0.5
34266000: system.cpu: Activity: 8
34266000: system.cpu: FullO3CPU tick checkpoint 1
34266000: system.cpu: FullO3CPU tick checkpoint 2
34266000: system.cpu: Scheduling next tick!
34266500: system.cpu.icache_port: Fetch unit received timing
34266500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34266500: system.cpu: CPU already running.
34266500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34266500: system.cpu.fetch: Activating stage.
34266500: system.cpu: Activity: 9
34266500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34266500: system.cpu.fetch: Running stage.
34266500: system.cpu.fetch: Attempting to fetch from [tid:0]
34266500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34266500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34266500: global: Requesting bytes 0x00810613 from address 0x13804
34266500: global: Decoding instruction 0x00810613 at address 0x13804
34266500: global: DynInst: [sn:107669] Instruction created. Instcount for system.cpu = 50
34266500: system.cpu.fetch: [tid:0]: Instruction PC 0x13804 (0) created [sn:107669].
34266500: system.cpu.fetch: [tid:0]: Instruction is: addi a2, sp, 8
34266500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34266500: global: Requesting bytes 0x00040593 from address 0x13808
34266500: global: Decoding instruction 0x00040593 at address 0x13808
34266500: global: DynInst: [sn:107670] Instruction created. Instcount for system.cpu = 51
34266500: system.cpu.fetch: [tid:0]: Instruction PC 0x13808 (0) created [sn:107670].
34266500: system.cpu.fetch: [tid:0]: Instruction is: addi a1, s0, 0
34266500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34266500: global: Requesting bytes 0x00048513 from address 0x1380c
34266500: global: Decoding instruction 0x00048513 at address 0x1380c
34266500: global: DynInst: [sn:107671] Instruction created. Instcount for system.cpu = 52
34266500: system.cpu.fetch: [tid:0]: Instruction PC 0x1380c (0) created [sn:107671].
34266500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, s1, 0
34266500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34266500: global: Requesting bytes 0x5e5030ef from address 0x13810
34266500: global: Decoding instruction 0x5e5030ef at address 0x13810
34266500: global: DynInst: [sn:107672] Instruction created. Instcount for system.cpu = 53
34266500: system.cpu.fetch: [tid:0]: Instruction PC 0x13810 (0) created [sn:107672].
34266500: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 15844
34266500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34266500: system.cpu.fetch: [tid:0]: [sn:107672]:  Branch predicted to be taken to (0x175f4=>0x175f8).(0=>1).
34266500: system.cpu.fetch: [tid:0]: [sn:107672] Branch predicted to go to (0x175f4=>0x175f8).(0=>1).
34266500: system.cpu.fetch: Branch detected with PC = (0x13810=>0x13814).(0=>1)
34266500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34266500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x175f4=>0x175f8).(0=>1).
34266500: system.cpu.fetch: [tid:0] Fetching cache line 0x175c0 for addr 0x175f4
34266500: system.cpu: CPU already running.
34266500: system.cpu.fetch: Fetch: Doing instruction read.
34266500: system.cpu.fetch: [tid:0]: Doing Icache access.
34266500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34266500: system.cpu.fetch: Deactivating stage.
34266500: system.cpu: Activity: 8
34266500: system.cpu.fetch: [tid:0][sn:107669]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34266500: system.cpu.fetch: [tid:0][sn:107670]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34266500: system.cpu.fetch: [tid:0][sn:107671]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34266500: system.cpu.fetch: [tid:0][sn:107672]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34266500: system.cpu.fetch: Activity this cycle.
34266500: system.cpu: Activity: 9
34266500: system.cpu.decode: Processing [tid:0]
34266500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34266500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34266500: system.cpu.rename: Processing [tid:0]
34266500: system.cpu.rename: [tid:0]: Free IQ: 37, Free ROB: 152, Free LQ: 24, Free SQ: 30, FreeRM 31(197 224 255 31 0)
34266500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34266500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 24, loadsInProgress: 2, loads dispatchedToLQ: 0
34266500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34266500: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
34266500: system.cpu.rename: [tid:0]: 10 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
34266500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34266500: system.cpu.rename: [tid:0]: Processing instruction [sn:107668] with PC (0x137e0=>0x137e4).(0=>1).
34266500: system.cpu.rename: start rename src regs------------------------------------------------
34266500: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 252
34266500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 252
34266500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266500: system.cpu.scoreboard: getreg phys_reg is 252
34266500: system.cpu.rename: [tid:0]:virtual Register 252 (phys: 252) is not allocated.
34266500: global: idx is 0, vir_src is 252, physical reg is not allocated yet
34266500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34266500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34266500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34266500: system.cpu.scoreboard: getreg phys_reg is 0
34266500: global: look up arch_reg is 0 , vir_reg is 0
34266500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 46
34266500: global: the phys_reg is 0x56f1000, map size is 256
34266500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34266500: global: [sn:107668] has 1 ready out of 2 sources. RTI 0)
34266500: global: [sn:0] canIssue <extra arg>%
34266500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34266500: system.cpu.rename: start rename dst regs------------------------------------------------
34266500: system.cpu.rename: toIEWIndex inst pc is (0x137e0=>0x137e4).(0=>1)
34266500: system.cpu.rename: Activity this cycle.
34266500: system.cpu.rename: remove commited inst finish
34266500: system.cpu.iew: Issue: Processing [tid:0]
34266500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34266500: system.cpu.iew: Execute: Executing instructions from IQ.
34266500: system.cpu.iew: Execute: Processing PC (0x1379c=>0x137a0).(0=>1), [tid:0] [sn:107651].
34266500: system.cpu.iew: iew checkpoint 0
34266500: system.cpu.iew: iew checkpoint 1 before exe
34266500: global: RegFile: Access to int register 252, has data 0x1c000
34266500: global: the arch_reg is 15 , the vir reg is 1
34266500: global: look up arch_reg is 15 , vir_reg is 1
34266500: global: lookup vir map for physical reg,vir_reg is 1 freelist freenum is 46
34266500: global: the phys_reg is 0, map size is 256
34266500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34266500: global: get dest phys reg is 196
34266500: global: regval is 113936
34266500: system.cpu: phys_reg is 196, val is 113936
34266500: global: RegFile: Setting int register 196 to 0x1bd10
34266500: global: setScalarResult
34266500: global: get into ~InstResult
34266500: system.cpu.iew: iew checkpoint 2 after exe
34266500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34266500: system.cpu.iew: Execute: Executing instructions from IQ.
34266500: system.cpu.iew: Execute: Processing PC (0x137a8=>0x137ac).(0=>1), [tid:0] [sn:107654].
34266500: system.cpu.iew: iew checkpoint 0
34266500: system.cpu.iew: Execute: Calculating address for memory reference.
34266500: system.cpu.iew.lsq.thread0: Executing store PC (0x137a8=>0x137ac).(0=>1) [sn:107654]
34266500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34266500: global: RegFile: Access to int register 15, has data 0x1
34266500: system.cpu.iew.lsq.thread0: Doing write to store idx 2, addr 0x11e68 | storeHead:1 [sn:107654]
34266500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34266500: system.cpu.iew: Activity this cycle.
34266500: system.cpu.iew: Execute: Executing instructions from IQ.
34266500: system.cpu.iew: Execute: Processing PC (0x137b8=>0x137bc).(0=>1), [tid:0] [sn:107658].
34266500: system.cpu.iew: iew checkpoint 0
34266500: system.cpu.iew: Execute: Calculating address for memory reference.
34266500: system.cpu.iew.lsq.thread0: Executing store PC (0x137b8=>0x137bc).(0=>1) [sn:107658]
34266500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34266500: global: RegFile: Access to int register 169, has data 0x7ffffffffffffe50
34266500: system.cpu.iew.lsq.thread0: Doing write to store idx 3, addr 0x11e38 | storeHead:1 [sn:107658]
34266500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34266500: system.cpu.iew: Activity this cycle.
34266500: system.cpu.iew: Execute: Executing instructions from IQ.
34266500: system.cpu.iew: Execute: Processing PC (0x137bc=>0x137c0).(0=>1), [tid:0] [sn:107659].
34266500: system.cpu.iew: iew checkpoint 0
34266500: system.cpu.iew: iew checkpoint 1 before exe
34266500: global: RegFile: Access to int register 0, has data 0
34266500: global: the arch_reg is 15 , the vir reg is 38
34266500: global: look up arch_reg is 15 , vir_reg is 38
34266500: global: lookup vir map for physical reg,vir_reg is 38 freelist freenum is 45
34266500: global: the phys_reg is 0, map size is 256
34266500: global: get dest phys reg is 27
34266500: global: regval is 2
34266500: system.cpu: phys_reg is 27, val is 2
34266500: global: RegFile: Setting int register 27 to 0x2
34266500: global: setScalarResult
34266500: global: get into ~InstResult
34266500: system.cpu.iew: iew checkpoint 2 after exe
34266500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34266500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34266500: system.cpu.iew: Sending instructions to commit, [sn:107651] PC (0x1379c=>0x137a0).(0=>1).
34266500: system.cpu.iq: Waking dependents of completed instruction.
34266500: system.cpu.iq: Waking any dependents on vir_reg is 1(flat:1) and phys register 196 (IntRegClass).
34266500: system.cpu.iq: Waking up a dependent instruction, [sn:107652] PC (0x137a0=>0x137a4).(0=>1).
34266500: global: reWritePhysRegs rewrite vir_reg 1 to phys_reg 196
34266500: global: [sn:107652] has 2 ready out of 2 sources. RTI 0)
34266500: global: [sn:1] canIssue <extra arg>%
34266500: system.cpu.iq: Checking if memory instruction can issue.
34266500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x137a0=>0x137a4).(0=>1) [sn:107652].
34266500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34266500: system.cpu.memDep0: Adding instruction [sn:107652] to the ready list.
34266500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137a0=>0x137a4).(0=>1) opclass:48 [sn:107652].
34266500: system.cpu.iew: writebackInsts checkpoint 1
34266500: system.cpu.iew: Setting virtual Destination Register 1
34266500: system.cpu.scoreboard: 1 setreg phys_reg is 1
34266500: system.cpu.scoreboard: Setting reg 1 as ready
34266500: system.cpu.iew: Sending instructions to commit, [sn:107654] PC (0x137a8=>0x137ac).(0=>1).
34266500: system.cpu.iq: Waking dependents of completed instruction.
34266500: system.cpu.iq: Completing mem instruction PC: (0x137a8=>0x137ac).(0=>1) [sn:107654]
34266500: system.cpu.memDep0: Completed mem instruction PC (0x137a8=>0x137ac).(0=>1) [sn:107654].
34266500: system.cpu.iew: writebackInsts checkpoint 1
34266500: system.cpu.iew: Sending instructions to commit, [sn:107658] PC (0x137b8=>0x137bc).(0=>1).
34266500: system.cpu.iq: Waking dependents of completed instruction.
34266500: system.cpu.iq: Completing mem instruction PC: (0x137b8=>0x137bc).(0=>1) [sn:107658]
34266500: system.cpu.memDep0: Completed mem instruction PC (0x137b8=>0x137bc).(0=>1) [sn:107658].
34266500: system.cpu.iew: writebackInsts checkpoint 1
34266500: system.cpu.iew: Sending instructions to commit, [sn:107659] PC (0x137bc=>0x137c0).(0=>1).
34266500: system.cpu.iq: Waking dependents of completed instruction.
34266500: system.cpu.iq: Waking any dependents on vir_reg is 38(flat:38) and phys register 27 (IntRegClass).
34266500: system.cpu.iew: writebackInsts checkpoint 1
34266500: system.cpu.iew: Setting virtual Destination Register 38
34266500: system.cpu.scoreboard: 1 setreg phys_reg is 38
34266500: system.cpu.scoreboard: Setting reg 38 as ready
34266500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34266500: system.cpu.iq: Thread 0: Issuing instruction PC (0x137a0=>0x137a4).(0=>1) [sn:107652]
34266500: system.cpu.memDep0: Issuing instruction PC 0x137a0 [sn:107652].
34266500: system.cpu.iew: Processing [tid:0]
34266500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34266500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34266500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34266500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 3
34266500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 9
34266500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 24 free entries. SQ has 30 free entries.
34266500: system.cpu.iew: Activity this cycle.
34266500: system.cpu.commit: Getting instructions from Rename stage.
34266500: system.cpu.commit: Inserting PC (0x137c0=>0x137c4).(0=>1) [sn:107660] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137c0=>0x137c4).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 41 instructions.
34266500: system.cpu.commit: Inserting PC (0x137c4=>0x137c8).(0=>1) [sn:107661] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137c4=>0x137c8).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 42 instructions.
34266500: system.cpu.commit: Inserting PC (0x137c8=>0x137cc).(0=>1) [sn:107662] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137c8=>0x137cc).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 43 instructions.
34266500: system.cpu.commit: Inserting PC (0x137cc=>0x137d0).(0=>1) [sn:107663] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137cc=>0x137d0).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 44 instructions.
34266500: system.cpu.commit: Inserting PC (0x137d0=>0x137d4).(0=>1) [sn:107664] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137d0=>0x137d4).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 45 instructions.
34266500: system.cpu.commit: Inserting PC (0x137d4=>0x137d8).(0=>1) [sn:107665] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137d4=>0x137d8).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 46 instructions.
34266500: system.cpu.commit: Inserting PC (0x137d8=>0x137dc).(0=>1) [sn:107666] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137d8=>0x137dc).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 47 instructions.
34266500: system.cpu.commit: Inserting PC (0x137dc=>0x137e0).(0=>1) [sn:107667] [tid:0] into ROB.
34266500: system.cpu.rob: Adding inst PC (0x137dc=>0x137e0).(0=>1) to the ROB.
34266500: system.cpu.rob: [tid:0] Now has 48 instructions.
34266500: system.cpu.commit: Trying to commit instructions in the ROB.
34266500: system.cpu.commit: [tid:0]: Marking PC (0x13798=>0x1379c).(0=>1), [sn:107650] ready within ROB.
34266500: system.cpu.commit: [tid:0]: Marking PC (0x137a4=>0x137a8).(0=>1), [sn:107653] ready within ROB.
34266500: system.cpu.commit: [tid:0]: Marking PC (0x137b0=>0x137b4).(0=>1), [sn:107656] ready within ROB.
34266500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34266500: system.cpu.commit: [tid:0]: ROB has 48 insts & 144 free entries.
34266500: system.cpu.commit: Activity This Cycle.
34266500: system.cpu: FullO3CPU tick checkpoint 0
34266500: system.cpu: FullO3CPU tick checkpoint 0.1
34266500: system.cpu: FullO3CPU tick checkpoint 0.2
34266500: system.cpu: FullO3CPU tick checkpoint 0.3
34266500: system.cpu: FullO3CPU tick checkpoint 0.4
34266500: global: ~DefaultIEWDefaultCommit()
34266500: global: DefaultIEWDefaultCommit()
34266500: system.cpu: FullO3CPU tick checkpoint 0.5
34266500: system.cpu: Activity: 8
34266500: system.cpu: FullO3CPU tick checkpoint 1
34266500: system.cpu: FullO3CPU tick checkpoint 2
34266500: system.cpu: Scheduling next tick!
34267000: system.cpu: CPU already running.
34267000: global: the arch_reg is 14 , the vir reg is 5
34267000: global: look up arch_reg is 14 , vir_reg is 5
34267000: global: lookup vir map for physical reg,vir_reg is 5 freelist freenum is 45
34267000: global: the phys_reg is 0, map size is 256
34267000: global: get dest phys reg is 15
34267000: global: regval is 1
34267000: system.cpu: phys_reg is 15, val is 1
34267000: global: RegFile: Setting int register 15 to 0x1
34267000: global: setScalarResult
34267000: global: get into ~InstResult
34267000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34267000: system.cpu.iew: Activity this cycle.
34267000: system.cpu: Activity: 9
34267000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34267000: system.cpu.fetch: Running stage.
34267000: system.cpu.fetch: There are no more threads available to fetch from.
34267000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34267000: system.cpu.decode: Processing [tid:0]
34267000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34267000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34267000: system.cpu.decode: [tid:0]: Processing instruction [sn:107669] with PC (0x13804=>0x13808).(0=>1)
34267000: system.cpu.decode: [tid:0]: Processing instruction [sn:107670] with PC (0x13808=>0x1380c).(0=>1)
34267000: system.cpu.decode: [tid:0]: Processing instruction [sn:107671] with PC (0x1380c=>0x13810).(0=>1)
34267000: system.cpu.decode: [tid:0]: Processing instruction [sn:107672] with PC (0x13810=>0x13814).(0=>1)
34267000: system.cpu.decode: Activity this cycle.
34267000: system.cpu.rename: Processing [tid:0]
34267000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 144, Free LQ: 24, Free SQ: 30, FreeRM 31(197 224 255 31 0)
34267000: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34267000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 24, loadsInProgress: 2, loads dispatchedToLQ: 0
34267000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34267000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34267000: system.cpu.rename: remove commited inst finish
34267000: system.cpu.iew: Issue: Processing [tid:0]
34267000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137c0=>0x137c4).(0=>1) [sn:107660] [tid:0] to IQ.
34267000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34267000: system.cpu.iew.lsq.thread0: Inserting store PC (0x137c0=>0x137c4).(0=>1), idx:4 [sn:107660]
34267000: system.cpu.iq: Adding instruction [sn:107660] PC (0x137c0=>0x137c4).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 2
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 0
34267000: system.cpu.iq: iq checkpoint 2
34267000: global: Inst 0x137c0 with index 496 had no SSID
34267000: system.cpu.memDep0: No dependency for inst PC (0x137c0=>0x137c4).(0=>1) [sn:107660].
34267000: system.cpu.memDep0: Adding instruction [sn:107660] to the ready list.
34267000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137c0=>0x137c4).(0=>1) opclass:48 [sn:107660].
34267000: system.cpu.memDep0: Inserting store/atomic PC (0x137c0=>0x137c4).(0=>1) [sn:107660].
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137c4=>0x137c8).(0=>1) [sn:107661] [tid:0] to IQ.
34267000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34267000: system.cpu.iew.lsq.thread0: Inserting store PC (0x137c4=>0x137c8).(0=>1), idx:5 [sn:107661]
34267000: system.cpu.iq: Adding instruction [sn:107661] PC (0x137c4=>0x137c8).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 2
34267000: system.cpu.iq: Instruction PC (0x137c4=>0x137c8).(0=>1) has src reg 87 that is being added to the dependency chain.
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 0
34267000: system.cpu.iq: iq checkpoint 2
34267000: global: Inst 0x137c4 with index 497 and SSID 366 had no dependency
34267000: system.cpu.memDep0: No dependency for inst PC (0x137c4=>0x137c8).(0=>1) [sn:107661].
34267000: system.cpu.memDep0: Inserting store/atomic PC (0x137c4=>0x137c8).(0=>1) [sn:107661].
34267000: global: Store 0x137c4 updated the LFST, SSID: 366
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137c8=>0x137cc).(0=>1) [sn:107662] [tid:0] to IQ.
34267000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34267000: system.cpu.iew.lsq.thread0: Inserting store PC (0x137c8=>0x137cc).(0=>1), idx:6 [sn:107662]
34267000: system.cpu.iq: Adding instruction [sn:107662] PC (0x137c8=>0x137cc).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 2
34267000: system.cpu.iq: Instruction PC (0x137c8=>0x137cc).(0=>1) has src reg 7 that is being added to the dependency chain.
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 0
34267000: system.cpu.iq: iq checkpoint 2
34267000: global: Inst 0x137c8 with index 498 had no SSID
34267000: system.cpu.memDep0: No dependency for inst PC (0x137c8=>0x137cc).(0=>1) [sn:107662].
34267000: system.cpu.memDep0: Inserting store/atomic PC (0x137c8=>0x137cc).(0=>1) [sn:107662].
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137cc=>0x137d0).(0=>1) [sn:107663] [tid:0] to IQ.
34267000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34267000: system.cpu.iew.lsq.thread0: Inserting store PC (0x137cc=>0x137d0).(0=>1), idx:7 [sn:107663]
34267000: system.cpu.iq: Adding instruction [sn:107663] PC (0x137cc=>0x137d0).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 2
34267000: global: look up arch_reg is 15 , vir_reg is 38
34267000: global: lookup vir map for physical reg,vir_reg is 38 freelist freenum is 45
34267000: global: the phys_reg is 0x56f1144, map size is 256
34267000: system.cpu.iq: Instruction PC (0x137cc=>0x137d0).(0=>1) has arch_reg 15 vir_src reg 38 phys_reg 27 that became ready before it reached the IQ.
34267000: global: idx is 1 , vir_renamed_src is 38, phys_renamed_src is 27
34267000: global: [sn:107663] has 2 ready out of 2 sources. RTI 0)
34267000: global: [sn:1] canIssue <extra arg>%
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 0
34267000: system.cpu.iq: iq checkpoint 2
34267000: global: Inst 0x137cc with index 499 had no SSID
34267000: system.cpu.memDep0: No dependency for inst PC (0x137cc=>0x137d0).(0=>1) [sn:107663].
34267000: system.cpu.memDep0: Adding instruction [sn:107663] to the ready list.
34267000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137cc=>0x137d0).(0=>1) opclass:48 [sn:107663].
34267000: system.cpu.memDep0: Inserting store/atomic PC (0x137cc=>0x137d0).(0=>1) [sn:107663].
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137d0=>0x137d4).(0=>1) [sn:107664] [tid:0] to IQ.
34267000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34267000: system.cpu.iew.lsq.thread0: Inserting load PC (0x137d0=>0x137d4).(0=>1), idx:18 [sn:107664]
34267000: system.cpu.iq: Adding instruction [sn:107664] PC (0x137d0=>0x137d4).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 1
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 1
34267000: system.cpu.iq: renamed vir reg is 182
34267000: system.cpu.iq: phys_reg is NULL
34267000: system.cpu.iq: iq checkpoint 2
34267000: global: Inst 0x137d0 with index 500 had no SSID
34267000: system.cpu.memDep0: No dependency for inst PC (0x137d0=>0x137d4).(0=>1) [sn:107664].
34267000: system.cpu.memDep0: Adding instruction [sn:107664] to the ready list.
34267000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137d0=>0x137d4).(0=>1) opclass:47 [sn:107664].
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137d4=>0x137d8).(0=>1) [sn:107665] [tid:0] to IQ.
34267000: system.cpu.iq: Adding instruction [sn:107665] PC (0x137d4=>0x137d8).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 2
34267000: system.cpu.iq: Instruction PC (0x137d4=>0x137d8).(0=>1) has src reg 5 that is being added to the dependency chain.
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 0
34267000: system.cpu.iq: iq checkpoint 2
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137d8=>0x137dc).(0=>1) [sn:107666] [tid:0] to IQ.
34267000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34267000: system.cpu.iew.lsq.thread0: Inserting load PC (0x137d8=>0x137dc).(0=>1), idx:19 [sn:107666]
34267000: system.cpu.iq: Adding instruction [sn:107666] PC (0x137d8=>0x137dc).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 1
34267000: system.cpu.iq: Instruction PC (0x137d8=>0x137dc).(0=>1) has src reg 182 that is being added to the dependency chain.
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 1
34267000: system.cpu.iq: renamed vir reg is 227
34267000: system.cpu.iq: phys_reg is NULL
34267000: system.cpu.iq: iq checkpoint 2
34267000: global: Inst 0x137d8 with index 502 had no SSID
34267000: system.cpu.memDep0: No dependency for inst PC (0x137d8=>0x137dc).(0=>1) [sn:107666].
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137dc=>0x137e0).(0=>1) [sn:107667] [tid:0] to IQ.
34267000: system.cpu.iq: Adding instruction [sn:107667] PC (0x137dc=>0x137e0).(0=>1) to the IQ.
34267000: system.cpu.iq: iq checkpoint 0
34267000: system.cpu.iq: total_src_regs is 1
34267000: system.cpu.iq: Instruction PC (0x137dc=>0x137e0).(0=>1) has src reg 227 that is being added to the dependency chain.
34267000: system.cpu.iq: iq checkpoint 1
34267000: system.cpu.iq: total dest regs is 1
34267000: system.cpu.iq: renamed vir reg is 252
34267000: system.cpu.iq: phys_reg is NULL
34267000: system.cpu.iq: iq checkpoint 2
34267000: system.cpu.iew: add to iq end
34267000: system.cpu.iew: Execute: Executing instructions from IQ.
34267000: system.cpu.iew: Execute: Processing PC (0x137a0=>0x137a4).(0=>1), [tid:0] [sn:107652].
34267000: system.cpu.iew: iew checkpoint 0
34267000: system.cpu.iew: Execute: Calculating address for memory reference.
34267000: system.cpu.iew.lsq.thread0: Executing store PC (0x137a0=>0x137a4).(0=>1) [sn:107652]
34267000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34267000: global: RegFile: Access to int register 196, has data 0x1bd10
34267000: system.cpu.iew.lsq.thread0: Doing write to store idx 1, addr 0x11e60 | storeHead:1 [sn:107652]
34267000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34267000: system.cpu.iew: Activity this cycle.
34267000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34267000: system.cpu.iew: Sending instructions to commit, [sn:107655] PC (0x137ac=>0x137b0).(0=>1).
34267000: system.cpu.iq: Waking dependents of completed instruction.
34267000: system.cpu.iq: Completing mem instruction PC: (0x137ac=>0x137b0).(0=>1) [sn:107655]
34267000: system.cpu.memDep0: Completed mem instruction PC (0x137ac=>0x137b0).(0=>1) [sn:107655].
34267000: system.cpu.iq: Waking any dependents on vir_reg is 5(flat:5) and phys register 15 (IntRegClass).
34267000: system.cpu.iq: Waking up a dependent instruction, [sn:107665] PC (0x137d4=>0x137d8).(0=>1).
34267000: global: reWritePhysRegs rewrite vir_reg 5 to phys_reg 15
34267000: global: [sn:107665] has 2 ready out of 2 sources. RTI 0)
34267000: global: [sn:1] canIssue <extra arg>%
34267000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x137d4=>0x137d8).(0=>1) opclass:1 [sn:107665].
34267000: system.cpu.iq: addIfReady checkpoint 0
34267000: system.cpu.iew: writebackInsts checkpoint 1
34267000: system.cpu.iew: Setting virtual Destination Register 5
34267000: system.cpu.scoreboard: 1 setreg phys_reg is 5
34267000: system.cpu.scoreboard: Setting reg 5 as ready
34267000: system.cpu.iew: Sending instructions to commit, [sn:107652] PC (0x137a0=>0x137a4).(0=>1).
34267000: system.cpu.iq: Waking dependents of completed instruction.
34267000: system.cpu.iq: Completing mem instruction PC: (0x137a0=>0x137a4).(0=>1) [sn:107652]
34267000: system.cpu.memDep0: Completed mem instruction PC (0x137a0=>0x137a4).(0=>1) [sn:107652].
34267000: system.cpu.iew: writebackInsts checkpoint 1
34267000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34267000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137c0=>0x137c4).(0=>1) [sn:107660]
34267000: system.cpu.memDep0: Issuing instruction PC 0x137c0 [sn:107660].
34267000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137cc=>0x137d0).(0=>1) [sn:107663]
34267000: system.cpu.memDep0: Issuing instruction PC 0x137cc [sn:107663].
34267000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137d0=>0x137d4).(0=>1) [sn:107664]
34267000: system.cpu.memDep0: Issuing instruction PC 0x137d0 [sn:107664].
34267000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137d4=>0x137d8).(0=>1) [sn:107665]
34267000: system.cpu.iew: Processing [tid:0]
34267000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34267000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34267000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34267000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34267000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34267000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 22 free entries. SQ has 26 free entries.
34267000: system.cpu.iew: Activity this cycle.
34267000: system.cpu.commit: Getting instructions from Rename stage.
34267000: system.cpu.commit: Inserting PC (0x137e0=>0x137e4).(0=>1) [sn:107668] [tid:0] into ROB.
34267000: system.cpu.rob: Adding inst PC (0x137e0=>0x137e4).(0=>1) to the ROB.
34267000: system.cpu.rob: [tid:0] Now has 49 instructions.
34267000: system.cpu.commit: Trying to commit instructions in the ROB.
34267000: system.cpu.commit: [tid:0]: Marking PC (0x1379c=>0x137a0).(0=>1), [sn:107651] ready within ROB.
34267000: system.cpu.commit: [tid:0]: Marking PC (0x137a8=>0x137ac).(0=>1), [sn:107654] ready within ROB.
34267000: system.cpu.commit: [tid:0]: Marking PC (0x137b8=>0x137bc).(0=>1), [sn:107658] ready within ROB.
34267000: system.cpu.commit: [tid:0]: Marking PC (0x137bc=>0x137c0).(0=>1), [sn:107659] ready within ROB.
34267000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34267000: system.cpu.commit: [tid:0]: ROB has 49 insts & 143 free entries.
34267000: system.cpu.commit: Activity This Cycle.
34267000: system.cpu: FullO3CPU tick checkpoint 0
34267000: system.cpu: FullO3CPU tick checkpoint 0.1
34267000: system.cpu: FullO3CPU tick checkpoint 0.2
34267000: system.cpu: FullO3CPU tick checkpoint 0.3
34267000: system.cpu: FullO3CPU tick checkpoint 0.4
34267000: global: ~DefaultIEWDefaultCommit()
34267000: global: DefaultIEWDefaultCommit()
34267000: system.cpu: FullO3CPU tick checkpoint 0.5
34267000: system.cpu: Activity: 8
34267000: system.cpu: FullO3CPU tick checkpoint 1
34267000: system.cpu: FullO3CPU tick checkpoint 2
34267000: system.cpu: Scheduling next tick!
34267500: system.cpu.icache_port: Fetch unit received timing
34267500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34267500: system.cpu: CPU already running.
34267500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34267500: system.cpu.fetch: Activating stage.
34267500: system.cpu: Activity: 9
34267500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34267500: system.cpu.fetch: Running stage.
34267500: system.cpu.fetch: Attempting to fetch from [tid:0]
34267500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34267500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34267500: global: Requesting bytes 0x01063783 from address 0x175f4
34267500: global: Decoding instruction 0x01063783 at address 0x175f4
34267500: global: DynInst: [sn:107673] Instruction created. Instcount for system.cpu = 54
34267500: system.cpu.fetch: [tid:0]: Instruction PC 0x175f4 (0) created [sn:107673].
34267500: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 16(a2)
34267500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34267500: global: Requesting bytes 0x26078863 from address 0x175f8
34267500: global: Decoding instruction 0x26078863 at address 0x175f8
34267500: global: DynInst: [sn:107674] Instruction created. Instcount for system.cpu = 55
34267500: system.cpu.fetch: [tid:0]: Instruction PC 0x175f8 (0) created [sn:107674].
34267500: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 624
34267500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34267500: system.cpu.fetch: [tid:0]: [sn:107674]:Branch predicted to be not taken.
34267500: system.cpu.fetch: [tid:0]: [sn:107674] Branch predicted to go to (0x175fc=>0x17600).(0=>1).
34267500: global: Requesting bytes 0x0105d703 from address 0x175fc
34267500: global: Decoding instruction 0x0105d703 at address 0x175fc
34267500: global: DynInst: [sn:107675] Instruction created. Instcount for system.cpu = 56
34267500: system.cpu.fetch: [tid:0]: Instruction PC 0x175fc (0) created [sn:107675].
34267500: system.cpu.fetch: [tid:0]: Instruction is: lhu a4, 16(a1)
34267500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34267500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17600=>0x17604).(0=>1).
34267500: system.cpu.fetch: [tid:0] Fetching cache line 0x17600 for addr 0x17600
34267500: system.cpu: CPU already running.
34267500: system.cpu.fetch: Fetch: Doing instruction read.
34267500: system.cpu.fetch: [tid:0]: Doing Icache access.
34267500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34267500: system.cpu.fetch: Deactivating stage.
34267500: system.cpu: Activity: 8
34267500: system.cpu.fetch: [tid:0][sn:107673]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34267500: system.cpu.fetch: [tid:0][sn:107674]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34267500: system.cpu.fetch: [tid:0][sn:107675]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34267500: system.cpu.fetch: Activity this cycle.
34267500: system.cpu: Activity: 9
34267500: system.cpu.decode: Processing [tid:0]
34267500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34267500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34267500: system.cpu.rename: Processing [tid:0]
34267500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 143, Free LQ: 22, Free SQ: 26, FreeRM 31(197 224 255 31 0)
34267500: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34267500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 2, loads dispatchedToLQ: 2
34267500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34267500: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34267500: system.cpu.rename: [tid:0]: 9 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34267500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34267500: system.cpu.rename: [tid:0]: Processing instruction [sn:107669] with PC (0x13804=>0x13808).(0=>1).
34267500: system.cpu.rename: start rename src regs------------------------------------------------
34267500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34267500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34267500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34267500: system.cpu.scoreboard: getreg phys_reg is 23
34267500: global: look up arch_reg is 2 , vir_reg is 23
34267500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 45
34267500: global: the phys_reg is 0x56f1354, map size is 256
34267500: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34267500: global: [sn:107669] has 1 ready out of 1 sources. RTI 0)
34267500: global: [sn:1] canIssue <extra arg>%
34267500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34267500: system.cpu.rename: start rename dst regs------------------------------------------------
34267500: system.cpu.rename: renameDestRegs checkpoint 0
34267500: global: get into unified rename func
34267500: global: get into simple rename func with arch_reg is 12,map size is 33,freelist is XX
34267500: global: Renamed reg IntRegClass{12} to vir reg 160 (160) old mapping was 76 (76)
34267500: system.cpu.rename: Dest Rename result[0] is 160
34267500: system.cpu.scoreboard: get into unset reg func reg id is 160
34267500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 12 (IntRegClass) to virtual reg 160 phys_reg is NULL 0.
34267500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=28), [sn:107669]. PC (0x13804=>0x13808).(0=>1)
34267500: global: idx is 0, renamd_virdest is 160, renamed_dest should be NULL and is 0, previous_rename is 76
34267500: system.cpu.rename: toIEWIndex inst pc is (0x13804=>0x13808).(0=>1)
34267500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34267500: system.cpu.rename: [tid:0]: Processing instruction [sn:107670] with PC (0x13808=>0x1380c).(0=>1).
34267500: system.cpu.rename: start rename src regs------------------------------------------------
34267500: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 182
34267500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 182
34267500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34267500: system.cpu.scoreboard: getreg phys_reg is 182
34267500: system.cpu.rename: [tid:0]:virtual Register 182 (phys: 182) is not allocated.
34267500: global: idx is 0, vir_src is 182, physical reg is not allocated yet
34267500: system.cpu.rename: start rename dst regs------------------------------------------------
34267500: system.cpu.rename: renameDestRegs checkpoint 0
34267500: global: get into unified rename func
34267500: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34267500: global: Renamed reg IntRegClass{11} to vir reg 98 (98) old mapping was 154 (154)
34267500: system.cpu.rename: Dest Rename result[0] is 98
34267500: system.cpu.scoreboard: get into unset reg func reg id is 98
34267500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 98 phys_reg is NULL 0.
34267500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=29), [sn:107670]. PC (0x13808=>0x1380c).(0=>1)
34267500: global: idx is 0, renamd_virdest is 98, renamed_dest should be NULL and is 0, previous_rename is 154
34267500: system.cpu.rename: toIEWIndex inst pc is (0x13808=>0x1380c).(0=>1)
34267500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34267500: system.cpu.rename: [tid:0]: Processing instruction [sn:107671] with PC (0x1380c=>0x13810).(0=>1).
34267500: system.cpu.rename: start rename src regs------------------------------------------------
34267500: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 176
34267500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 176
34267500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34267500: system.cpu.scoreboard: getreg phys_reg is 176
34267500: global: look up arch_reg is 9 , vir_reg is 176
34267500: global: lookup vir map for physical reg,vir_reg is 176 freelist freenum is 45
34267500: global: the phys_reg is 0x56f1078, map size is 256
34267500: system.cpu.rename: [tid:0]: virtual Register 176 (flat: 176) is allocated.
34267500: global: [sn:107671] has 1 ready out of 1 sources. RTI 0)
34267500: global: [sn:1] canIssue <extra arg>%
34267500: global: idx is 0 , vir_renamed_src is 176, phys_renamed_src is 10
34267500: system.cpu.rename: start rename dst regs------------------------------------------------
34267500: system.cpu.rename: renameDestRegs checkpoint 0
34267500: global: get into unified rename func
34267500: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34267500: global: Renamed reg IntRegClass{10} to vir reg 46 (46) old mapping was 87 (87)
34267500: system.cpu.rename: Dest Rename result[0] is 46
34267500: system.cpu.scoreboard: get into unset reg func reg id is 46
34267500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 46 phys_reg is NULL 0.
34267500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=30), [sn:107671]. PC (0x1380c=>0x13810).(0=>1)
34267500: global: idx is 0, renamd_virdest is 46, renamed_dest should be NULL and is 0, previous_rename is 87
34267500: system.cpu.rename: toIEWIndex inst pc is (0x1380c=>0x13810).(0=>1)
34267500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34267500: system.cpu.rename: [tid:0]: Processing instruction [sn:107672] with PC (0x13810=>0x13814).(0=>1).
34267500: system.cpu.rename: start rename src regs------------------------------------------------
34267500: system.cpu.rename: start rename dst regs------------------------------------------------
34267500: system.cpu.rename: renameDestRegs checkpoint 0
34267500: global: get into unified rename func
34267500: global: get into simple rename func with arch_reg is 1,map size is 33,freelist is XX
34267500: global: Renamed reg IntRegClass{1} to vir reg 47 (47) old mapping was 215 (215)
34267500: system.cpu.rename: Dest Rename result[0] is 47
34267500: system.cpu.scoreboard: get into unset reg func reg id is 47
34267500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 1 (IntRegClass) to virtual reg 47 phys_reg is NULL 0.
34267500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=31), [sn:107672]. PC (0x13810=>0x13814).(0=>1)
34267500: global: idx is 0, renamd_virdest is 47, renamed_dest should be NULL and is 0, previous_rename is 215
34267500: system.cpu.rename: toIEWIndex inst pc is (0x13810=>0x13814).(0=>1)
34267500: system.cpu.rename: Activity this cycle.
34267500: system.cpu.rename: remove commited inst finish
34267500: system.cpu.iew: Issue: Processing [tid:0]
34267500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34267500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x137e0=>0x137e4).(0=>1) [sn:107668] [tid:0] to IQ.
34267500: system.cpu.iq: Adding instruction [sn:107668] PC (0x137e0=>0x137e4).(0=>1) to the IQ.
34267500: system.cpu.iq: iq checkpoint 0
34267500: system.cpu.iq: total_src_regs is 2
34267500: system.cpu.iq: Instruction PC (0x137e0=>0x137e4).(0=>1) has src reg 252 that is being added to the dependency chain.
34267500: system.cpu.iq: iq checkpoint 1
34267500: system.cpu.iq: total dest regs is 0
34267500: system.cpu.iq: iq checkpoint 2
34267500: system.cpu.iew: add to iq end
34267500: system.cpu.iew: Execute: Executing instructions from IQ.
34267500: system.cpu.iew: Execute: Processing PC (0x137c0=>0x137c4).(0=>1), [tid:0] [sn:107660].
34267500: system.cpu.iew: iew checkpoint 0
34267500: system.cpu.iew: Execute: Calculating address for memory reference.
34267500: system.cpu.iew.lsq.thread0: Executing store PC (0x137c0=>0x137c4).(0=>1) [sn:107660]
34267500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34267500: global: RegFile: Access to int register 56, has data 0x1ba90
34267500: system.cpu.iew.lsq.thread0: Doing write to store idx 4, addr 0x11e50 | storeHead:1 [sn:107660]
34267500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34267500: system.cpu.iew: Activity this cycle.
34267500: system.cpu.iew: Execute: Executing instructions from IQ.
34267500: system.cpu.iew: Execute: Processing PC (0x137cc=>0x137d0).(0=>1), [tid:0] [sn:107663].
34267500: system.cpu.iew: iew checkpoint 0
34267500: system.cpu.iew: Execute: Calculating address for memory reference.
34267500: system.cpu.iew.lsq.thread0: Executing store PC (0x137cc=>0x137d0).(0=>1) [sn:107663]
34267500: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34267500: global: RegFile: Access to int register 27, has data 0x2
34267500: system.cpu.iew.lsq.thread0: Doing write to store idx 7, addr 0x11e40 | storeHead:1 [sn:107663]
34267500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34267500: system.cpu.iew: Activity this cycle.
34267500: system.cpu.iew: Execute: Executing instructions from IQ.
34267500: system.cpu.iew: Execute: Processing PC (0x137d0=>0x137d4).(0=>1), [tid:0] [sn:107664].
34267500: system.cpu.iew: iew checkpoint 0
34267500: system.cpu.iew: Execute: Calculating address for memory reference.
34267500: system.cpu.iew: iew is load checkpoint 1
34267500: system.cpu.iew.lsq.thread0: Executing load PC (0x137d0=>0x137d4).(0=>1), [sn:107664]
34267500: global: RegFile: Access to int register 10, has data 0x1d218
34267500: system.cpu.iew.lsq.thread0: Read called, load idx: 18, store idx: 9, storeHead: 1 addr: 0xd228
34267500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107664] PC (0x137d0=>0x137d4).(0=>1)
34267500: system.cpu.iew: Execute: Executing instructions from IQ.
34267500: system.cpu.iew: Execute: Processing PC (0x137d4=>0x137d8).(0=>1), [tid:0] [sn:107665].
34267500: system.cpu.iew: iew checkpoint 0
34267500: system.cpu.iew: iew checkpoint 1 before exe
34267500: global: RegFile: Access to int register 15, has data 0x1
34267500: global: RegFile: Access to int register 0, has data 0
34267500: system.cpu.iew: iew checkpoint 2 after exe
34267500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34267500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34267500: system.cpu.iew: Sending instructions to commit, [sn:107660] PC (0x137c0=>0x137c4).(0=>1).
34267500: system.cpu.iq: Waking dependents of completed instruction.
34267500: system.cpu.iq: Completing mem instruction PC: (0x137c0=>0x137c4).(0=>1) [sn:107660]
34267500: system.cpu.memDep0: Completed mem instruction PC (0x137c0=>0x137c4).(0=>1) [sn:107660].
34267500: system.cpu.iew: writebackInsts checkpoint 1
34267500: system.cpu.iew: Sending instructions to commit, [sn:107663] PC (0x137cc=>0x137d0).(0=>1).
34267500: system.cpu.iq: Waking dependents of completed instruction.
34267500: system.cpu.iq: Completing mem instruction PC: (0x137cc=>0x137d0).(0=>1) [sn:107663]
34267500: system.cpu.memDep0: Completed mem instruction PC (0x137cc=>0x137d0).(0=>1) [sn:107663].
34267500: system.cpu.iew: writebackInsts checkpoint 1
34267500: system.cpu.iew: Sending instructions to commit, [sn:107665] PC (0x137d4=>0x137d8).(0=>1).
34267500: system.cpu.iq: Waking dependents of completed instruction.
34267500: system.cpu.iew: writebackInsts checkpoint 1
34267500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34267500: system.cpu.iq: Not able to schedule any instructions.
34267500: system.cpu.iew: Processing [tid:0]
34267500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34267500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34267500: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
34267500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34267500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34267500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 22 free entries. SQ has 26 free entries.
34267500: system.cpu.iew: Activity this cycle.
34267500: system.cpu.commit: Getting instructions from Rename stage.
34267500: system.cpu.commit: Trying to commit instructions in the ROB.
34267500: system.cpu.commit: [tid:0]: Marking PC (0x137ac=>0x137b0).(0=>1), [sn:107655] ready within ROB.
34267500: system.cpu.commit: [tid:0]: Marking PC (0x137a0=>0x137a4).(0=>1), [sn:107652] ready within ROB.
34267500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34267500: system.cpu.commit: [tid:0]: ROB has 49 insts & 143 free entries.
34267500: system.cpu: FullO3CPU tick checkpoint 0
34267500: system.cpu: FullO3CPU tick checkpoint 0.1
34267500: system.cpu: FullO3CPU tick checkpoint 0.2
34267500: system.cpu: FullO3CPU tick checkpoint 0.3
34267500: system.cpu: FullO3CPU tick checkpoint 0.4
34267500: global: ~DefaultIEWDefaultCommit()
34267500: global: DefaultIEWDefaultCommit()
34267500: system.cpu: FullO3CPU tick checkpoint 0.5
34267500: system.cpu: FullO3CPU tick checkpoint 1
34267500: system.cpu: FullO3CPU tick checkpoint 2
34267500: system.cpu: Scheduling next tick!
34268000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34268000: system.cpu.fetch: Running stage.
34268000: system.cpu.fetch: There are no more threads available to fetch from.
34268000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34268000: system.cpu.decode: Processing [tid:0]
34268000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34268000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34268000: system.cpu.decode: [tid:0]: Processing instruction [sn:107673] with PC (0x175f4=>0x175f8).(0=>1)
34268000: system.cpu.decode: [tid:0]: Processing instruction [sn:107674] with PC (0x175f8=>0x175fc).(0=>1)
34268000: system.cpu.decode: [tid:0]: Processing instruction [sn:107675] with PC (0x175fc=>0x17600).(0=>1)
34268000: system.cpu.decode: Activity this cycle.
34268000: system.cpu: Activity: 10
34268000: system.cpu.rename: Processing [tid:0]
34268000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 143, Free LQ: 22, Free SQ: 26, FreeRM 31(193 224 255 31 0)
34268000: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34268000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 0, loads dispatchedToLQ: 0
34268000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34268000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34268000: system.cpu.rename: remove commited inst finish
34268000: system.cpu.iew: Issue: Processing [tid:0]
34268000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34268000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34268000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34268000: system.cpu.iq: Not able to schedule any instructions.
34268000: system.cpu.iew: Processing [tid:0]
34268000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34268000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34268000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34268000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 22 free entries. SQ has 26 free entries.
34268000: system.cpu.commit: Getting instructions from Rename stage.
34268000: system.cpu.commit: Inserting PC (0x13804=>0x13808).(0=>1) [sn:107669] [tid:0] into ROB.
34268000: system.cpu.rob: Adding inst PC (0x13804=>0x13808).(0=>1) to the ROB.
34268000: system.cpu.rob: [tid:0] Now has 50 instructions.
34268000: system.cpu.commit: Inserting PC (0x13808=>0x1380c).(0=>1) [sn:107670] [tid:0] into ROB.
34268000: system.cpu.rob: Adding inst PC (0x13808=>0x1380c).(0=>1) to the ROB.
34268000: system.cpu.rob: [tid:0] Now has 51 instructions.
34268000: system.cpu.commit: Inserting PC (0x1380c=>0x13810).(0=>1) [sn:107671] [tid:0] into ROB.
34268000: system.cpu.rob: Adding inst PC (0x1380c=>0x13810).(0=>1) to the ROB.
34268000: system.cpu.rob: [tid:0] Now has 52 instructions.
34268000: system.cpu.commit: Inserting PC (0x13810=>0x13814).(0=>1) [sn:107672] [tid:0] into ROB.
34268000: system.cpu.rob: Adding inst PC (0x13810=>0x13814).(0=>1) to the ROB.
34268000: system.cpu.rob: [tid:0] Now has 53 instructions.
34268000: system.cpu.commit: Trying to commit instructions in the ROB.
34268000: system.cpu.commit: [tid:0]: Marking PC (0x137c0=>0x137c4).(0=>1), [sn:107660] ready within ROB.
34268000: system.cpu.commit: [tid:0]: Marking PC (0x137cc=>0x137d0).(0=>1), [sn:107663] ready within ROB.
34268000: system.cpu.commit: [tid:0]: Marking PC (0x137d4=>0x137d8).(0=>1), [sn:107665] ready within ROB.
34268000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34268000: system.cpu.commit: [tid:0]: ROB has 53 insts & 139 free entries.
34268000: system.cpu.commit: Activity This Cycle.
34268000: system.cpu: FullO3CPU tick checkpoint 0
34268000: system.cpu: FullO3CPU tick checkpoint 0.1
34268000: system.cpu: FullO3CPU tick checkpoint 0.2
34268000: system.cpu: FullO3CPU tick checkpoint 0.3
34268000: system.cpu: FullO3CPU tick checkpoint 0.4
34268000: global: ~DefaultIEWDefaultCommit()
34268000: global: DefaultIEWDefaultCommit()
34268000: system.cpu: FullO3CPU tick checkpoint 0.5
34268000: system.cpu: FullO3CPU tick checkpoint 1
34268000: system.cpu: FullO3CPU tick checkpoint 2
34268000: system.cpu: Scheduling next tick!
34268500: system.cpu: CPU already running.
34268500: global: the arch_reg is 8 , the vir reg is 182
34268500: global: look up arch_reg is 8 , vir_reg is 182
34268500: global: lookup vir map for physical reg,vir_reg is 182 freelist freenum is 45
34268500: global: the phys_reg is 0, map size is 256
34268500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34268500: global: get dest phys reg is 51
34268500: global: regval is 120832
34268500: system.cpu: phys_reg is 51, val is 120832
34268500: global: RegFile: Setting int register 51 to 0x1d800
34268500: global: setScalarResult
34268500: global: get into ~InstResult
34268500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34268500: system.cpu.iew: Activity this cycle.
34268500: system.cpu: Activity: 11
34268500: system.cpu.icache_port: Fetch unit received timing
34268500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34268500: system.cpu: CPU already running.
34268500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34268500: system.cpu.fetch: Activating stage.
34268500: system.cpu: Activity: 12
34268500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34268500: system.cpu.fetch: Running stage.
34268500: system.cpu.fetch: Attempting to fetch from [tid:0]
34268500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34268500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34268500: global: Requesting bytes 0xf8010113 from address 0x17600
34268500: global: Decoding instruction 0xf8010113 at address 0x17600
34268500: global: DynInst: [sn:107676] Instruction created. Instcount for system.cpu = 57
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x17600 (0) created [sn:107676].
34268500: system.cpu.fetch: [tid:0]: Instruction is: addi sp, sp, -128
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34268500: global: Requesting bytes 0x06813823 from address 0x17604
34268500: global: Decoding instruction 0x06813823 at address 0x17604
34268500: global: DynInst: [sn:107677] Instruction created. Instcount for system.cpu = 58
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x17604 (0) created [sn:107677].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd s0, 112(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34268500: global: Requesting bytes 0x05513423 from address 0x17608
34268500: global: Decoding instruction 0x05513423 at address 0x17608
34268500: global: DynInst: [sn:107678] Instruction created. Instcount for system.cpu = 59
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x17608 (0) created [sn:107678].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd s5, 72(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34268500: global: Requesting bytes 0x05613023 from address 0x1760c
34268500: global: Decoding instruction 0x05613023 at address 0x1760c
34268500: global: DynInst: [sn:107679] Instruction created. Instcount for system.cpu = 60
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x1760c (0) created [sn:107679].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd s6, 64(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34268500: global: Requesting bytes 0x06113c23 from address 0x17610
34268500: global: Decoding instruction 0x06113c23 at address 0x17610
34268500: global: DynInst: [sn:107680] Instruction created. Instcount for system.cpu = 61
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x17610 (0) created [sn:107680].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd ra, 120(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34268500: global: Requesting bytes 0x06913423 from address 0x17614
34268500: global: Decoding instruction 0x06913423 at address 0x17614
34268500: global: DynInst: [sn:107681] Instruction created. Instcount for system.cpu = 62
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x17614 (0) created [sn:107681].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd s1, 104(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34268500: global: Requesting bytes 0x07213023 from address 0x17618
34268500: global: Decoding instruction 0x07213023 at address 0x17618
34268500: global: DynInst: [sn:107682] Instruction created. Instcount for system.cpu = 63
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x17618 (0) created [sn:107682].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd s2, 96(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34268500: global: Requesting bytes 0x05313c23 from address 0x1761c
34268500: global: Decoding instruction 0x05313c23 at address 0x1761c
34268500: global: DynInst: [sn:107683] Instruction created. Instcount for system.cpu = 64
34268500: system.cpu.fetch: [tid:0]: Instruction PC 0x1761c (0) created [sn:107683].
34268500: system.cpu.fetch: [tid:0]: Instruction is: sd s3, 88(sp)
34268500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34268500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34268500: system.cpu.fetch: [tid:0][sn:107676]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34268500: system.cpu.fetch: [tid:0][sn:107677]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34268500: system.cpu.fetch: [tid:0][sn:107678]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34268500: system.cpu.fetch: [tid:0][sn:107679]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34268500: system.cpu.fetch: [tid:0][sn:107680]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34268500: system.cpu.fetch: [tid:0][sn:107681]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34268500: system.cpu.fetch: [tid:0][sn:107682]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34268500: system.cpu.fetch: [tid:0][sn:107683]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34268500: system.cpu.fetch: Activity this cycle.
34268500: system.cpu.decode: Processing [tid:0]
34268500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34268500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34268500: system.cpu.rename: Processing [tid:0]
34268500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 139, Free LQ: 22, Free SQ: 26, FreeRM 31(193 224 255 31 0)
34268500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34268500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 0, loads dispatchedToLQ: 0
34268500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34268500: system.cpu.rename: [tid:0]: 3 available instructions to send iew.
34268500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34268500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34268500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 0, loads dispatchedToLQ: 0
34268500: system.cpu.rename: [tid:0]: Processing instruction [sn:107673] with PC (0x175f4=>0x175f8).(0=>1).
34268500: system.cpu.rename: start rename src regs------------------------------------------------
34268500: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 160
34268500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 160
34268500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34268500: system.cpu.scoreboard: getreg phys_reg is 160
34268500: system.cpu.rename: [tid:0]:virtual Register 160 (phys: 160) is not allocated.
34268500: global: idx is 0, vir_src is 160, physical reg is not allocated yet
34268500: system.cpu.rename: start rename dst regs------------------------------------------------
34268500: system.cpu.rename: renameDestRegs checkpoint 0
34268500: global: get into unified rename func
34268500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34268500: global: Renamed reg IntRegClass{15} to vir reg 118 (118) old mapping was 227 (227)
34268500: system.cpu.rename: Dest Rename result[0] is 118
34268500: system.cpu.scoreboard: get into unset reg func reg id is 118
34268500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 118 phys_reg is NULL 0.
34268500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=32), [sn:107673]. PC (0x175f4=>0x175f8).(0=>1)
34268500: global: idx is 0, renamd_virdest is 118, renamed_dest should be NULL and is 0, previous_rename is 227
34268500: system.cpu.rename: toIEWIndex inst pc is (0x175f4=>0x175f8).(0=>1)
34268500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34268500: system.cpu.rename: [tid:0]: Processing instruction [sn:107674] with PC (0x175f8=>0x175fc).(0=>1).
34268500: system.cpu.rename: start rename src regs------------------------------------------------
34268500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 118
34268500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 118
34268500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34268500: system.cpu.scoreboard: getreg phys_reg is 118
34268500: system.cpu.rename: [tid:0]:virtual Register 118 (phys: 118) is not allocated.
34268500: global: idx is 0, vir_src is 118, physical reg is not allocated yet
34268500: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34268500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34268500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34268500: system.cpu.scoreboard: getreg phys_reg is 0
34268500: global: look up arch_reg is 0 , vir_reg is 0
34268500: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 44
34268500: global: the phys_reg is 0x56f1000, map size is 256
34268500: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34268500: global: [sn:107674] has 1 ready out of 2 sources. RTI 0)
34268500: global: [sn:0] canIssue <extra arg>%
34268500: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34268500: system.cpu.rename: start rename dst regs------------------------------------------------
34268500: system.cpu.rename: toIEWIndex inst pc is (0x175f8=>0x175fc).(0=>1)
34268500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34268500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 1, loads dispatchedToLQ: 0
34268500: system.cpu.rename: [tid:0]: Processing instruction [sn:107675] with PC (0x175fc=>0x17600).(0=>1).
34268500: system.cpu.rename: start rename src regs------------------------------------------------
34268500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 98
34268500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 98
34268500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34268500: system.cpu.scoreboard: getreg phys_reg is 98
34268500: system.cpu.rename: [tid:0]:virtual Register 98 (phys: 98) is not allocated.
34268500: global: idx is 0, vir_src is 98, physical reg is not allocated yet
34268500: system.cpu.rename: start rename dst regs------------------------------------------------
34268500: system.cpu.rename: renameDestRegs checkpoint 0
34268500: global: get into unified rename func
34268500: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34268500: global: Renamed reg IntRegClass{14} to vir reg 106 (106) old mapping was 252 (252)
34268500: system.cpu.rename: Dest Rename result[0] is 106
34268500: system.cpu.scoreboard: get into unset reg func reg id is 106
34268500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 106 phys_reg is NULL 0.
34268500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=33), [sn:107675]. PC (0x175fc=>0x17600).(0=>1)
34268500: global: idx is 0, renamd_virdest is 106, renamed_dest should be NULL and is 0, previous_rename is 252
34268500: system.cpu.rename: toIEWIndex inst pc is (0x175fc=>0x17600).(0=>1)
34268500: system.cpu.rename: Activity this cycle.
34268500: system.cpu.rename: remove commited inst finish
34268500: system.cpu.iew: Issue: Processing [tid:0]
34268500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34268500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13804=>0x13808).(0=>1) [sn:107669] [tid:0] to IQ.
34268500: system.cpu.iq: Adding instruction [sn:107669] PC (0x13804=>0x13808).(0=>1) to the IQ.
34268500: system.cpu.iq: iq checkpoint 0
34268500: system.cpu.iq: total_src_regs is 1
34268500: system.cpu.iq: iq checkpoint 1
34268500: system.cpu.iq: total dest regs is 1
34268500: system.cpu.iq: renamed vir reg is 160
34268500: system.cpu.iq: phys_reg is NULL
34268500: system.cpu.iq: iq checkpoint 2
34268500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13804=>0x13808).(0=>1) opclass:1 [sn:107669].
34268500: system.cpu.iq: addIfReady checkpoint 0
34268500: system.cpu.iew: add to iq end
34268500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13808=>0x1380c).(0=>1) [sn:107670] [tid:0] to IQ.
34268500: system.cpu.iq: Adding instruction [sn:107670] PC (0x13808=>0x1380c).(0=>1) to the IQ.
34268500: system.cpu.iq: iq checkpoint 0
34268500: system.cpu.iq: total_src_regs is 1
34268500: system.cpu.iq: Instruction PC (0x13808=>0x1380c).(0=>1) has src reg 182 that is being added to the dependency chain.
34268500: system.cpu.iq: iq checkpoint 1
34268500: system.cpu.iq: total dest regs is 1
34268500: system.cpu.iq: renamed vir reg is 98
34268500: system.cpu.iq: phys_reg is NULL
34268500: system.cpu.iq: iq checkpoint 2
34268500: system.cpu.iew: add to iq end
34268500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1380c=>0x13810).(0=>1) [sn:107671] [tid:0] to IQ.
34268500: system.cpu.iq: Adding instruction [sn:107671] PC (0x1380c=>0x13810).(0=>1) to the IQ.
34268500: system.cpu.iq: iq checkpoint 0
34268500: system.cpu.iq: total_src_regs is 1
34268500: system.cpu.iq: iq checkpoint 1
34268500: system.cpu.iq: total dest regs is 1
34268500: system.cpu.iq: renamed vir reg is 46
34268500: system.cpu.iq: phys_reg is NULL
34268500: system.cpu.iq: iq checkpoint 2
34268500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1380c=>0x13810).(0=>1) opclass:1 [sn:107671].
34268500: system.cpu.iq: addIfReady checkpoint 0
34268500: system.cpu.iew: add to iq end
34268500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x13810=>0x13814).(0=>1) [sn:107672] [tid:0] to IQ.
34268500: system.cpu.iq: Adding instruction [sn:107672] PC (0x13810=>0x13814).(0=>1) to the IQ.
34268500: system.cpu.iq: iq checkpoint 0
34268500: system.cpu.iq: total_src_regs is 0
34268500: system.cpu.iq: iq checkpoint 1
34268500: system.cpu.iq: total dest regs is 1
34268500: system.cpu.iq: renamed vir reg is 47
34268500: system.cpu.iq: phys_reg is NULL
34268500: system.cpu.iq: iq checkpoint 2
34268500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13810=>0x13814).(0=>1) opclass:1 [sn:107672].
34268500: system.cpu.iq: addIfReady checkpoint 0
34268500: system.cpu.iew: add to iq end
34268500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34268500: system.cpu.iew: Sending instructions to commit, [sn:107664] PC (0x137d0=>0x137d4).(0=>1).
34268500: system.cpu.iq: Waking dependents of completed instruction.
34268500: system.cpu.iq: Completing mem instruction PC: (0x137d0=>0x137d4).(0=>1) [sn:107664]
34268500: system.cpu.memDep0: Completed mem instruction PC (0x137d0=>0x137d4).(0=>1) [sn:107664].
34268500: system.cpu.iq: Waking any dependents on vir_reg is 182(flat:182) and phys register 51 (IntRegClass).
34268500: system.cpu.iq: Waking up a dependent instruction, [sn:107670] PC (0x13808=>0x1380c).(0=>1).
34268500: global: reWritePhysRegs rewrite vir_reg 182 to phys_reg 51
34268500: global: [sn:107670] has 1 ready out of 1 sources. RTI 0)
34268500: global: [sn:1] canIssue <extra arg>%
34268500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x13808=>0x1380c).(0=>1) opclass:1 [sn:107670].
34268500: system.cpu.iq: addIfReady checkpoint 0
34268500: system.cpu.iq: Waking up a dependent instruction, [sn:107666] PC (0x137d8=>0x137dc).(0=>1).
34268500: global: reWritePhysRegs rewrite vir_reg 182 to phys_reg 51
34268500: global: [sn:107666] has 1 ready out of 1 sources. RTI 0)
34268500: global: [sn:1] canIssue <extra arg>%
34268500: system.cpu.iq: Checking if memory instruction can issue.
34268500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x137d8=>0x137dc).(0=>1) [sn:107666].
34268500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34268500: system.cpu.memDep0: Adding instruction [sn:107666] to the ready list.
34268500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x137d8=>0x137dc).(0=>1) opclass:47 [sn:107666].
34268500: system.cpu.iew: writebackInsts checkpoint 1
34268500: system.cpu.iew: Setting virtual Destination Register 182
34268500: system.cpu.scoreboard: 1 setreg phys_reg is 182
34268500: system.cpu.scoreboard: Setting reg 182 as ready
34268500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34268500: system.cpu.iq: Thread 0: Issuing instruction PC (0x137d8=>0x137dc).(0=>1) [sn:107666]
34268500: system.cpu.memDep0: Issuing instruction PC 0x137d8 [sn:107666].
34268500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13804=>0x13808).(0=>1) [sn:107669]
34268500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13808=>0x1380c).(0=>1) [sn:107670]
34268500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1380c=>0x13810).(0=>1) [sn:107671]
34268500: system.cpu.iq: Thread 0: Issuing instruction PC (0x13810=>0x13814).(0=>1) [sn:107672]
34268500: system.cpu.iew: Processing [tid:0]
34268500: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34268500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34268500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34268500: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 22 free entries. SQ has 26 free entries.
34268500: system.cpu.commit: Getting instructions from Rename stage.
34268500: system.cpu.commit: Trying to commit instructions in the ROB.
34268500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34268500: system.cpu.commit: [tid:0]: ROB has 53 insts & 139 free entries.
34268500: system.cpu: FullO3CPU tick checkpoint 0
34268500: system.cpu: FullO3CPU tick checkpoint 0.1
34268500: system.cpu: FullO3CPU tick checkpoint 0.2
34268500: system.cpu: FullO3CPU tick checkpoint 0.3
34268500: system.cpu: FullO3CPU tick checkpoint 0.4
34268500: global: ~DefaultIEWDefaultCommit()
34268500: global: DefaultIEWDefaultCommit()
34268500: system.cpu: FullO3CPU tick checkpoint 0.5
34268500: system.cpu: Activity: 11
34268500: system.cpu: FullO3CPU tick checkpoint 1
34268500: system.cpu: FullO3CPU tick checkpoint 2
34268500: system.cpu: Scheduling next tick!
34269000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34269000: system.cpu.fetch: Running stage.
34269000: system.cpu.fetch: Attempting to fetch from [tid:0]
34269000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34269000: global: Requesting bytes 0x05413823 from address 0x17620
34269000: global: Decoding instruction 0x05413823 at address 0x17620
34269000: global: DynInst: [sn:107684] Instruction created. Instcount for system.cpu = 65
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x17620 (0) created [sn:107684].
34269000: system.cpu.fetch: [tid:0]: Instruction is: sd s4, 80(sp)
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34269000: global: Requesting bytes 0x03713c23 from address 0x17624
34269000: global: Decoding instruction 0x03713c23 at address 0x17624
34269000: global: DynInst: [sn:107685] Instruction created. Instcount for system.cpu = 66
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x17624 (0) created [sn:107685].
34269000: system.cpu.fetch: [tid:0]: Instruction is: sd s7, 56(sp)
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34269000: global: Requesting bytes 0x03813823 from address 0x17628
34269000: global: Decoding instruction 0x03813823 at address 0x17628
34269000: global: DynInst: [sn:107686] Instruction created. Instcount for system.cpu = 67
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x17628 (0) created [sn:107686].
34269000: system.cpu.fetch: [tid:0]: Instruction is: sd s8, 48(sp)
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34269000: global: Requesting bytes 0x03913423 from address 0x1762c
34269000: global: Decoding instruction 0x03913423 at address 0x1762c
34269000: global: DynInst: [sn:107687] Instruction created. Instcount for system.cpu = 68
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x1762c (0) created [sn:107687].
34269000: system.cpu.fetch: [tid:0]: Instruction is: sd s9, 40(sp)
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34269000: global: Requesting bytes 0x03a13023 from address 0x17630
34269000: global: Decoding instruction 0x03a13023 at address 0x17630
34269000: global: DynInst: [sn:107688] Instruction created. Instcount for system.cpu = 69
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x17630 (0) created [sn:107688].
34269000: system.cpu.fetch: [tid:0]: Instruction is: sd s10, 32(sp)
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34269000: global: Requesting bytes 0x01b13c23 from address 0x17634
34269000: global: Decoding instruction 0x01b13c23 at address 0x17634
34269000: global: DynInst: [sn:107689] Instruction created. Instcount for system.cpu = 70
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x17634 (0) created [sn:107689].
34269000: system.cpu.fetch: [tid:0]: Instruction is: sd s11, 24(sp)
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34269000: global: Requesting bytes 0x00877793 from address 0x17638
34269000: global: Decoding instruction 0x00877793 at address 0x17638
34269000: global: DynInst: [sn:107690] Instruction created. Instcount for system.cpu = 71
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x17638 (0) created [sn:107690].
34269000: system.cpu.fetch: [tid:0]: Instruction is: andi a5, a4, 8
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34269000: global: Requesting bytes 0x00058413 from address 0x1763c
34269000: global: Decoding instruction 0x00058413 at address 0x1763c
34269000: global: DynInst: [sn:107691] Instruction created. Instcount for system.cpu = 72
34269000: system.cpu.fetch: [tid:0]: Instruction PC 0x1763c (0) created [sn:107691].
34269000: system.cpu.fetch: [tid:0]: Instruction is: addi s0, a1, 0
34269000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34269000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34269000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17640=>0x17644).(0=>1).
34269000: system.cpu.fetch: [tid:0] Fetching cache line 0x17640 for addr 0x17640
34269000: system.cpu: CPU already running.
34269000: system.cpu.fetch: Fetch: Doing instruction read.
34269000: system.cpu.fetch: [tid:0]: Doing Icache access.
34269000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34269000: system.cpu.fetch: Deactivating stage.
34269000: system.cpu: Activity: 10
34269000: system.cpu.fetch: [tid:0][sn:107684]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34269000: system.cpu.fetch: [tid:0][sn:107685]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34269000: system.cpu.fetch: [tid:0][sn:107686]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34269000: system.cpu.fetch: [tid:0][sn:107687]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34269000: system.cpu.fetch: [tid:0][sn:107688]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34269000: system.cpu.fetch: [tid:0][sn:107689]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34269000: system.cpu.fetch: [tid:0][sn:107690]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34269000: system.cpu.fetch: [tid:0][sn:107691]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34269000: system.cpu.fetch: Activity this cycle.
34269000: system.cpu: Activity: 11
34269000: system.cpu.decode: Processing [tid:0]
34269000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34269000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107676] with PC (0x17600=>0x17604).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107677] with PC (0x17604=>0x17608).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107678] with PC (0x17608=>0x1760c).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107679] with PC (0x1760c=>0x17610).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107680] with PC (0x17610=>0x17614).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107681] with PC (0x17614=>0x17618).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107682] with PC (0x17618=>0x1761c).(0=>1)
34269000: system.cpu.decode: [tid:0]: Processing instruction [sn:107683] with PC (0x1761c=>0x17620).(0=>1)
34269000: system.cpu.decode: Activity this cycle.
34269000: system.cpu.rename: Processing [tid:0]
34269000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 139, Free LQ: 22, Free SQ: 26, FreeRM 31(191 224 255 31 0)
34269000: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34269000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 2, loads dispatchedToLQ: 0
34269000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34269000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34269000: system.cpu.rename: remove commited inst finish
34269000: system.cpu.iew: Issue: Processing [tid:0]
34269000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34269000: system.cpu.iew: Execute: Executing instructions from IQ.
34269000: system.cpu.iew: Execute: Processing PC (0x137d8=>0x137dc).(0=>1), [tid:0] [sn:107666].
34269000: system.cpu.iew: iew checkpoint 0
34269000: system.cpu.iew: Execute: Calculating address for memory reference.
34269000: system.cpu.iew: iew is load checkpoint 1
34269000: system.cpu.iew.lsq.thread0: Executing load PC (0x137d8=>0x137dc).(0=>1), [sn:107666]
34269000: global: RegFile: Access to int register 51, has data 0x1d800
34269000: system.cpu.iew.lsq.thread0: Read called, load idx: 19, store idx: 9, storeHead: 1 addr: 0xd810
34269000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107666] PC (0x137d8=>0x137dc).(0=>1)
34269000: system.cpu.iew: Execute: Executing instructions from IQ.
34269000: system.cpu.iew: Execute: Processing PC (0x13804=>0x13808).(0=>1), [tid:0] [sn:107669].
34269000: system.cpu.iew: iew checkpoint 0
34269000: system.cpu.iew: iew checkpoint 1 before exe
34269000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34269000: global: the arch_reg is 12 , the vir reg is 160
34269000: global: look up arch_reg is 12 , vir_reg is 160
34269000: global: lookup vir map for physical reg,vir_reg is 160 freelist freenum is 44
34269000: global: the phys_reg is 0, map size is 256
34269000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34269000: global: get dest phys reg is 143
34269000: global: regval is 9223372036854775352
34269000: system.cpu: phys_reg is 143, val is 9223372036854775352
34269000: global: RegFile: Setting int register 143 to 0x7ffffffffffffe38
34269000: global: setScalarResult
34269000: global: get into ~InstResult
34269000: system.cpu.iew: iew checkpoint 2 after exe
34269000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34269000: system.cpu.iew: Execute: Executing instructions from IQ.
34269000: system.cpu.iew: Execute: Processing PC (0x13808=>0x1380c).(0=>1), [tid:0] [sn:107670].
34269000: system.cpu.iew: iew checkpoint 0
34269000: system.cpu.iew: iew checkpoint 1 before exe
34269000: global: RegFile: Access to int register 51, has data 0x1d800
34269000: global: the arch_reg is 11 , the vir reg is 98
34269000: global: look up arch_reg is 11 , vir_reg is 98
34269000: global: lookup vir map for physical reg,vir_reg is 98 freelist freenum is 43
34269000: global: the phys_reg is 0, map size is 256
34269000: global: get dest phys reg is 51
34269000: global: regval is 120832
34269000: system.cpu: phys_reg is 51, val is 120832
34269000: global: RegFile: Setting int register 51 to 0x1d800
34269000: global: setScalarResult
34269000: global: get into ~InstResult
34269000: system.cpu.iew: iew checkpoint 2 after exe
34269000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34269000: system.cpu.iew: Execute: Executing instructions from IQ.
34269000: system.cpu.iew: Execute: Processing PC (0x1380c=>0x13810).(0=>1), [tid:0] [sn:107671].
34269000: system.cpu.iew: iew checkpoint 0
34269000: system.cpu.iew: iew checkpoint 1 before exe
34269000: global: RegFile: Access to int register 10, has data 0x1d218
34269000: global: the arch_reg is 10 , the vir reg is 46
34269000: global: look up arch_reg is 10 , vir_reg is 46
34269000: global: lookup vir map for physical reg,vir_reg is 46 freelist freenum is 43
34269000: global: the phys_reg is 0, map size is 256
34269000: global: get dest phys reg is 10
34269000: global: regval is 119320
34269000: system.cpu: phys_reg is 10, val is 119320
34269000: global: RegFile: Setting int register 10 to 0x1d218
34269000: global: setScalarResult
34269000: global: get into ~InstResult
34269000: system.cpu.iew: iew checkpoint 2 after exe
34269000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34269000: system.cpu.iew: Execute: Executing instructions from IQ.
34269000: system.cpu.iew: Execute: Processing PC (0x13810=>0x13814).(0=>1), [tid:0] [sn:107672].
34269000: system.cpu.iew: iew checkpoint 0
34269000: system.cpu.iew: iew checkpoint 1 before exe
34269000: global: the arch_reg is 1 , the vir reg is 47
34269000: global: look up arch_reg is 1 , vir_reg is 47
34269000: global: lookup vir map for physical reg,vir_reg is 47 freelist freenum is 43
34269000: global: the phys_reg is 0, map size is 256
34269000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34269000: global: get dest phys reg is 178
34269000: global: regval is 79892
34269000: system.cpu: phys_reg is 178, val is 79892
34269000: global: RegFile: Setting int register 178 to 0x13814
34269000: global: setScalarResult
34269000: global: get into ~InstResult
34269000: system.cpu.iew: iew checkpoint 2 after exe
34269000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34269000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34269000: system.cpu.iew: Sending instructions to commit, [sn:107669] PC (0x13804=>0x13808).(0=>1).
34269000: system.cpu.iq: Waking dependents of completed instruction.
34269000: system.cpu.iq: Waking any dependents on vir_reg is 160(flat:160) and phys register 143 (IntRegClass).
34269000: system.cpu.iew: writebackInsts checkpoint 1
34269000: system.cpu.iew: Setting virtual Destination Register 160
34269000: system.cpu.scoreboard: 1 setreg phys_reg is 160
34269000: system.cpu.scoreboard: Setting reg 160 as ready
34269000: system.cpu.iew: Sending instructions to commit, [sn:107670] PC (0x13808=>0x1380c).(0=>1).
34269000: system.cpu.iq: Waking dependents of completed instruction.
34269000: system.cpu.iq: Waking any dependents on vir_reg is 98(flat:98) and phys register 51 (IntRegClass).
34269000: system.cpu.iew: writebackInsts checkpoint 1
34269000: system.cpu.iew: Setting virtual Destination Register 98
34269000: system.cpu.scoreboard: 1 setreg phys_reg is 98
34269000: system.cpu.scoreboard: Setting reg 98 as ready
34269000: system.cpu.iew: Sending instructions to commit, [sn:107671] PC (0x1380c=>0x13810).(0=>1).
34269000: system.cpu.iq: Waking dependents of completed instruction.
34269000: system.cpu.iq: Waking any dependents on vir_reg is 46(flat:46) and phys register 10 (IntRegClass).
34269000: system.cpu.iew: writebackInsts checkpoint 1
34269000: system.cpu.iew: Setting virtual Destination Register 46
34269000: system.cpu.scoreboard: 1 setreg phys_reg is 46
34269000: system.cpu.scoreboard: Setting reg 46 as ready
34269000: system.cpu.iew: Sending instructions to commit, [sn:107672] PC (0x13810=>0x175f4).(0=>1).
34269000: system.cpu.iq: Waking dependents of completed instruction.
34269000: system.cpu.iq: Waking any dependents on vir_reg is 47(flat:47) and phys register 178 (IntRegClass).
34269000: system.cpu.iew: writebackInsts checkpoint 1
34269000: system.cpu.iew: Setting virtual Destination Register 47
34269000: system.cpu.scoreboard: 1 setreg phys_reg is 47
34269000: system.cpu.scoreboard: Setting reg 47 as ready
34269000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34269000: system.cpu.iq: Not able to schedule any instructions.
34269000: system.cpu.iew: Processing [tid:0]
34269000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34269000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34269000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34269000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34269000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 11
34269000: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 22 free entries. SQ has 26 free entries.
34269000: system.cpu.iew: Activity this cycle.
34269000: system.cpu.commit: Getting instructions from Rename stage.
34269000: system.cpu.commit: Inserting PC (0x175f4=>0x175f8).(0=>1) [sn:107673] [tid:0] into ROB.
34269000: system.cpu.rob: Adding inst PC (0x175f4=>0x175f8).(0=>1) to the ROB.
34269000: system.cpu.rob: [tid:0] Now has 54 instructions.
34269000: system.cpu.commit: Inserting PC (0x175f8=>0x175fc).(0=>1) [sn:107674] [tid:0] into ROB.
34269000: system.cpu.rob: Adding inst PC (0x175f8=>0x175fc).(0=>1) to the ROB.
34269000: system.cpu.rob: [tid:0] Now has 55 instructions.
34269000: system.cpu.commit: Inserting PC (0x175fc=>0x17600).(0=>1) [sn:107675] [tid:0] into ROB.
34269000: system.cpu.rob: Adding inst PC (0x175fc=>0x17600).(0=>1) to the ROB.
34269000: system.cpu.rob: [tid:0] Now has 56 instructions.
34269000: system.cpu.commit: Trying to commit instructions in the ROB.
34269000: system.cpu.commit: [tid:0]: Marking PC (0x137d0=>0x137d4).(0=>1), [sn:107664] ready within ROB.
34269000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34269000: system.cpu.commit: [tid:0]: ROB has 56 insts & 136 free entries.
34269000: system.cpu.commit: Activity This Cycle.
34269000: system.cpu: FullO3CPU tick checkpoint 0
34269000: system.cpu: FullO3CPU tick checkpoint 0.1
34269000: system.cpu: FullO3CPU tick checkpoint 0.2
34269000: system.cpu: FullO3CPU tick checkpoint 0.3
34269000: system.cpu: FullO3CPU tick checkpoint 0.4
34269000: global: ~DefaultIEWDefaultCommit()
34269000: global: DefaultIEWDefaultCommit()
34269000: system.cpu: FullO3CPU tick checkpoint 0.5
34269000: system.cpu: Activity: 10
34269000: system.cpu: FullO3CPU tick checkpoint 1
34269000: system.cpu: FullO3CPU tick checkpoint 2
34269000: system.cpu: Scheduling next tick!
34269500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34269500: system.cpu.fetch: Running stage.
34269500: system.cpu.fetch: There are no more threads available to fetch from.
34269500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34269500: system.cpu.decode: Processing [tid:0]
34269500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34269500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107684] with PC (0x17620=>0x17624).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107685] with PC (0x17624=>0x17628).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107686] with PC (0x17628=>0x1762c).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107687] with PC (0x1762c=>0x17630).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107688] with PC (0x17630=>0x17634).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107689] with PC (0x17634=>0x17638).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107690] with PC (0x17638=>0x1763c).(0=>1)
34269500: system.cpu.decode: [tid:0]: Processing instruction [sn:107691] with PC (0x1763c=>0x17640).(0=>1)
34269500: system.cpu.decode: Activity this cycle.
34269500: system.cpu: Activity: 11
34269500: system.cpu.rename: Processing [tid:0]
34269500: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 136, Free LQ: 22, Free SQ: 26, FreeRM 31(191 224 255 31 0)
34269500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
34269500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 2, loads dispatchedToLQ: 0
34269500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34269500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34269500: system.cpu.rename: [tid:0]: 3 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107676] with PC (0x17600=>0x17604).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 23
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 23
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 23
34269500: global: look up arch_reg is 2 , vir_reg is 23
34269500: global: lookup vir map for physical reg,vir_reg is 23 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1354, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 23 (flat: 23) is allocated.
34269500: global: [sn:107676] has 1 ready out of 1 sources. RTI 0)
34269500: global: [sn:1] canIssue <extra arg>%
34269500: global: idx is 0 , vir_renamed_src is 23, phys_renamed_src is 71
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: renameDestRegs checkpoint 0
34269500: global: get into unified rename func
34269500: global: get into simple rename func with arch_reg is 2,map size is 33,freelist is XX
34269500: global: Renamed reg IntRegClass{2} to vir reg 180 (180) old mapping was 23 (23)
34269500: system.cpu.rename: Dest Rename result[0] is 180
34269500: system.cpu.scoreboard: get into unset reg func reg id is 180
34269500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 2 (IntRegClass) to virtual reg 180 phys_reg is NULL 0.
34269500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=34), [sn:107676]. PC (0x17600=>0x17604).(0=>1)
34269500: global: idx is 0, renamd_virdest is 180, renamed_dest should be NULL and is 0, previous_rename is 23
34269500: system.cpu.rename: toIEWIndex inst pc is (0x17600=>0x17604).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 0, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107677] with PC (0x17604=>0x17608).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 8 [flat:8] renamed_virtual reg is 182
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 8,got vir reg 182
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 182
34269500: global: look up arch_reg is 8 , vir_reg is 182
34269500: global: lookup vir map for physical reg,vir_reg is 182 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1264, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 182 (flat: 182) is allocated.
34269500: global: [sn:107677] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 182, phys_renamed_src is 51
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x17604=>0x17608).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 1, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107678] with PC (0x17608=>0x1760c).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 21 [flat:21] renamed_virtual reg is 129
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 21,got vir reg 129
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 129
34269500: global: look up arch_reg is 21 , vir_reg is 129
34269500: global: lookup vir map for physical reg,vir_reg is 129 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1000, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 129 (flat: 129) is allocated.
34269500: global: [sn:107678] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 129, phys_renamed_src is 0
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x17608=>0x1760c).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 2, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107679] with PC (0x1760c=>0x17610).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 22 [flat:22] renamed_virtual reg is 15
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 22,got vir reg 15
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 15
34269500: global: look up arch_reg is 22 , vir_reg is 15
34269500: global: lookup vir map for physical reg,vir_reg is 15 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1000, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 15 (flat: 15) is allocated.
34269500: global: [sn:107679] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 15, phys_renamed_src is 0
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x1760c=>0x17610).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 3, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107680] with PC (0x17610=>0x17614).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 1 [flat:1] renamed_virtual reg is 47
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 1,got vir reg 47
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 47
34269500: global: look up arch_reg is 1 , vir_reg is 47
34269500: global: lookup vir map for physical reg,vir_reg is 47 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1858, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 47 (flat: 47) is allocated.
34269500: global: [sn:107680] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 47, phys_renamed_src is 178
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x17610=>0x17614).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 4, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107681] with PC (0x17614=>0x17618).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 176
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 176
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 176
34269500: global: look up arch_reg is 9 , vir_reg is 176
34269500: global: lookup vir map for physical reg,vir_reg is 176 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1078, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 176 (flat: 176) is allocated.
34269500: global: [sn:107681] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 176, phys_renamed_src is 10
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x17614=>0x17618).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 5, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107682] with PC (0x17618=>0x1761c).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 113
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 113
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 113
34269500: global: look up arch_reg is 18 , vir_reg is 113
34269500: global: lookup vir map for physical reg,vir_reg is 113 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1144, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 113 (flat: 113) is allocated.
34269500: global: [sn:107682] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 113, phys_renamed_src is 27
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x17618=>0x1761c).(0=>1)
34269500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34269500: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 6, stores dispatchedToSQ: 0
34269500: system.cpu.rename: [tid:0]: Processing instruction [sn:107683] with PC (0x1761c=>0x17620).(0=>1).
34269500: system.cpu.rename: start rename src regs------------------------------------------------
34269500: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 180
34269500: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34269500: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34269500: system.cpu.rename: arch reg 19 [flat:19] renamed_virtual reg is 140
34269500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 19,got vir reg 140
34269500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34269500: system.cpu.scoreboard: getreg phys_reg is 140
34269500: global: look up arch_reg is 19 , vir_reg is 140
34269500: global: lookup vir map for physical reg,vir_reg is 140 freelist freenum is 42
34269500: global: the phys_reg is 0x56f10b4, map size is 256
34269500: system.cpu.rename: [tid:0]: virtual Register 140 (flat: 140) is allocated.
34269500: global: [sn:107683] has 1 ready out of 2 sources. RTI 0)
34269500: global: [sn:0] canIssue <extra arg>%
34269500: global: idx is 1 , vir_renamed_src is 140, phys_renamed_src is 15
34269500: system.cpu.rename: start rename dst regs------------------------------------------------
34269500: system.cpu.rename: toIEWIndex inst pc is (0x1761c=>0x17620).(0=>1)
34269500: system.cpu.rename: Activity this cycle.
34269500: system.cpu.rename: remove commited inst finish
34269500: system.cpu.iew: Issue: Processing [tid:0]
34269500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34269500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x175f4=>0x175f8).(0=>1) [sn:107673] [tid:0] to IQ.
34269500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34269500: system.cpu.iew.lsq.thread0: Inserting load PC (0x175f4=>0x175f8).(0=>1), idx:20 [sn:107673]
34269500: system.cpu.iq: Adding instruction [sn:107673] PC (0x175f4=>0x175f8).(0=>1) to the IQ.
34269500: system.cpu.iq: iq checkpoint 0
34269500: system.cpu.iq: total_src_regs is 1
34269500: global: look up arch_reg is 12 , vir_reg is 160
34269500: global: lookup vir map for physical reg,vir_reg is 160 freelist freenum is 42
34269500: global: the phys_reg is 0x56f16b4, map size is 256
34269500: system.cpu.iq: Instruction PC (0x175f4=>0x175f8).(0=>1) has arch_reg 12 vir_src reg 160 phys_reg 143 that became ready before it reached the IQ.
34269500: global: idx is 0 , vir_renamed_src is 160, phys_renamed_src is 143
34269500: global: [sn:107673] has 1 ready out of 1 sources. RTI 0)
34269500: global: [sn:1] canIssue <extra arg>%
34269500: system.cpu.iq: iq checkpoint 1
34269500: system.cpu.iq: total dest regs is 1
34269500: system.cpu.iq: renamed vir reg is 118
34269500: system.cpu.iq: phys_reg is NULL
34269500: system.cpu.iq: iq checkpoint 2
34269500: global: Inst 0x175f4 with index 381 had no SSID
34269500: system.cpu.memDep0: No dependency for inst PC (0x175f4=>0x175f8).(0=>1) [sn:107673].
34269500: system.cpu.memDep0: Adding instruction [sn:107673] to the ready list.
34269500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x175f4=>0x175f8).(0=>1) opclass:47 [sn:107673].
34269500: system.cpu.iew: add to iq end
34269500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x175f8=>0x175fc).(0=>1) [sn:107674] [tid:0] to IQ.
34269500: system.cpu.iq: Adding instruction [sn:107674] PC (0x175f8=>0x175fc).(0=>1) to the IQ.
34269500: system.cpu.iq: iq checkpoint 0
34269500: system.cpu.iq: total_src_regs is 2
34269500: system.cpu.iq: Instruction PC (0x175f8=>0x175fc).(0=>1) has src reg 118 that is being added to the dependency chain.
34269500: system.cpu.iq: iq checkpoint 1
34269500: system.cpu.iq: total dest regs is 0
34269500: system.cpu.iq: iq checkpoint 2
34269500: system.cpu.iew: add to iq end
34269500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x175fc=>0x17600).(0=>1) [sn:107675] [tid:0] to IQ.
34269500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34269500: system.cpu.iew.lsq.thread0: Inserting load PC (0x175fc=>0x17600).(0=>1), idx:21 [sn:107675]
34269500: system.cpu.iq: Adding instruction [sn:107675] PC (0x175fc=>0x17600).(0=>1) to the IQ.
34269500: system.cpu.iq: iq checkpoint 0
34269500: system.cpu.iq: total_src_regs is 1
34269500: global: look up arch_reg is 11 , vir_reg is 98
34269500: global: lookup vir map for physical reg,vir_reg is 98 freelist freenum is 42
34269500: global: the phys_reg is 0x56f1264, map size is 256
34269500: system.cpu.iq: Instruction PC (0x175fc=>0x17600).(0=>1) has arch_reg 11 vir_src reg 98 phys_reg 51 that became ready before it reached the IQ.
34269500: global: idx is 0 , vir_renamed_src is 98, phys_renamed_src is 51
34269500: global: [sn:107675] has 1 ready out of 1 sources. RTI 0)
34269500: global: [sn:1] canIssue <extra arg>%
34269500: system.cpu.iq: iq checkpoint 1
34269500: system.cpu.iq: total dest regs is 1
34269500: system.cpu.iq: renamed vir reg is 106
34269500: system.cpu.iq: phys_reg is NULL
34269500: system.cpu.iq: iq checkpoint 2
34269500: global: Inst 0x175fc with index 383 had no SSID
34269500: system.cpu.memDep0: No dependency for inst PC (0x175fc=>0x17600).(0=>1) [sn:107675].
34269500: system.cpu.memDep0: Adding instruction [sn:107675] to the ready list.
34269500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x175fc=>0x17600).(0=>1) opclass:47 [sn:107675].
34269500: system.cpu.iew: add to iq end
34269500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34269500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34269500: system.cpu.iq: Thread 0: Issuing instruction PC (0x175f4=>0x175f8).(0=>1) [sn:107673]
34269500: system.cpu.memDep0: Issuing instruction PC 0x175f4 [sn:107673].
34269500: system.cpu.iq: Thread 0: Issuing instruction PC (0x175fc=>0x17600).(0=>1) [sn:107675]
34269500: system.cpu.memDep0: Issuing instruction PC 0x175fc [sn:107675].
34269500: system.cpu.iew: Processing [tid:0]
34269500: system.cpu.iew: [tid:0], Dispatch dispatched 3 instructions.
34269500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34269500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34269500: system.cpu.iew: IQ has 33 free entries (Can schedule: 0).  LQ has 20 free entries. SQ has 26 free entries.
34269500: system.cpu.commit: Getting instructions from Rename stage.
34269500: system.cpu.commit: Trying to commit instructions in the ROB.
34269500: system.cpu.commit: [tid:0]: Marking PC (0x13804=>0x13808).(0=>1), [sn:107669] ready within ROB.
34269500: system.cpu.commit: [tid:0]: Marking PC (0x13808=>0x1380c).(0=>1), [sn:107670] ready within ROB.
34269500: system.cpu.commit: [tid:0]: Marking PC (0x1380c=>0x13810).(0=>1), [sn:107671] ready within ROB.
34269500: system.cpu.commit: [tid:0]: Marking PC (0x13810=>0x175f4).(0=>1), [sn:107672] ready within ROB.
34269500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34269500: system.cpu.commit: [tid:0]: ROB has 56 insts & 136 free entries.
34269500: system.cpu: FullO3CPU tick checkpoint 0
34269500: system.cpu: FullO3CPU tick checkpoint 0.1
34269500: system.cpu: FullO3CPU tick checkpoint 0.2
34269500: system.cpu: FullO3CPU tick checkpoint 0.3
34269500: system.cpu: FullO3CPU tick checkpoint 0.4
34269500: global: ~DefaultIEWDefaultCommit()
34269500: global: DefaultIEWDefaultCommit()
34269500: system.cpu: FullO3CPU tick checkpoint 0.5
34269500: system.cpu: Activity: 10
34269500: system.cpu: FullO3CPU tick checkpoint 1
34269500: system.cpu: FullO3CPU tick checkpoint 2
34269500: system.cpu: Scheduling next tick!
34270000: system.cpu: CPU already running.
34270000: global: the arch_reg is 15 , the vir reg is 227
34270000: global: look up arch_reg is 15 , vir_reg is 227
34270000: global: lookup vir map for physical reg,vir_reg is 227 freelist freenum is 42
34270000: global: the phys_reg is 0, map size is 256
34270000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34270000: global: get dest phys reg is 7
34270000: global: regval is 10377
34270000: system.cpu: phys_reg is 7, val is 10377
34270000: global: RegFile: Setting int register 7 to 0x2889
34270000: global: setScalarResult
34270000: global: get into ~InstResult
34270000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34270000: system.cpu.iew: Activity this cycle.
34270000: system.cpu: Activity: 11
34270000: system.cpu.icache_port: Fetch unit received timing
34270000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34270000: system.cpu: CPU already running.
34270000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34270000: system.cpu.fetch: Activating stage.
34270000: system.cpu: Activity: 12
34270000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34270000: system.cpu.fetch: Running stage.
34270000: system.cpu.fetch: Attempting to fetch from [tid:0]
34270000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34270000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34270000: global: Requesting bytes 0x00050b13 from address 0x17640
34270000: global: Decoding instruction 0x00050b13 at address 0x17640
34270000: global: DynInst: [sn:107692] Instruction created. Instcount for system.cpu = 73
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x17640 (0) created [sn:107692].
34270000: system.cpu.fetch: [tid:0]: Instruction is: addi s6, a0, 0
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34270000: global: Requesting bytes 0x00060a93 from address 0x17644
34270000: global: Decoding instruction 0x00060a93 at address 0x17644
34270000: global: DynInst: [sn:107693] Instruction created. Instcount for system.cpu = 74
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x17644 (0) created [sn:107693].
34270000: system.cpu.fetch: [tid:0]: Instruction is: addi s5, a2, 0
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34270000: global: Requesting bytes 0x0a078863 from address 0x17648
34270000: global: Decoding instruction 0x0a078863 at address 0x17648
34270000: global: DynInst: [sn:107694] Instruction created. Instcount for system.cpu = 75
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x17648 (0) created [sn:107694].
34270000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 176
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34270000: system.cpu.fetch: [tid:0]: [sn:107694]:Branch predicted to be not taken.
34270000: system.cpu.fetch: [tid:0]: [sn:107694] Branch predicted to go to (0x1764c=>0x17650).(0=>1).
34270000: global: Requesting bytes 0x0185b783 from address 0x1764c
34270000: global: Decoding instruction 0x0185b783 at address 0x1764c
34270000: global: DynInst: [sn:107695] Instruction created. Instcount for system.cpu = 76
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x1764c (0) created [sn:107695].
34270000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 24(a1)
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34270000: global: Requesting bytes 0x0a078463 from address 0x17650
34270000: global: Decoding instruction 0x0a078463 at address 0x17650
34270000: global: DynInst: [sn:107696] Instruction created. Instcount for system.cpu = 77
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x17650 (0) created [sn:107696].
34270000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 168
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34270000: system.cpu.fetch: [tid:0]: [sn:107696]:Branch predicted to be not taken.
34270000: system.cpu.fetch: [tid:0]: [sn:107696] Branch predicted to go to (0x17654=>0x17658).(0=>1).
34270000: global: Requesting bytes 0x00277793 from address 0x17654
34270000: global: Decoding instruction 0x00277793 at address 0x17654
34270000: global: DynInst: [sn:107697] Instruction created. Instcount for system.cpu = 78
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x17654 (0) created [sn:107697].
34270000: system.cpu.fetch: [tid:0]: Instruction is: andi a5, a4, 2
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34270000: global: Requesting bytes 0x000ab483 from address 0x17658
34270000: global: Decoding instruction 0x000ab483 at address 0x17658
34270000: global: DynInst: [sn:107698] Instruction created. Instcount for system.cpu = 79
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x17658 (0) created [sn:107698].
34270000: system.cpu.fetch: [tid:0]: Instruction is: ld s1, 0(s5)
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34270000: global: Requesting bytes 0x0c078063 from address 0x1765c
34270000: global: Decoding instruction 0x0c078063 at address 0x1765c
34270000: global: DynInst: [sn:107699] Instruction created. Instcount for system.cpu = 80
34270000: system.cpu.fetch: [tid:0]: Instruction PC 0x1765c (0) created [sn:107699].
34270000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 192
34270000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34270000: system.cpu.fetch: [tid:0]: [sn:107699]:  Branch predicted to be taken to (0x1771c=>0x17720).(0=>1).
34270000: system.cpu.fetch: [tid:0]: [sn:107699] Branch predicted to go to (0x1771c=>0x17720).(0=>1).
34270000: system.cpu.fetch: Branch detected with PC = (0x1765c=>0x17660).(0=>1)
34270000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34270000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x1771c=>0x17720).(0=>1).
34270000: system.cpu.fetch: [tid:0] Fetching cache line 0x17700 for addr 0x1771c
34270000: system.cpu: CPU already running.
34270000: system.cpu.fetch: Fetch: Doing instruction read.
34270000: system.cpu.fetch: [tid:0]: Doing Icache access.
34270000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34270000: system.cpu.fetch: Deactivating stage.
34270000: system.cpu: Activity: 11
34270000: system.cpu.fetch: [tid:0][sn:107692]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34270000: system.cpu.fetch: [tid:0][sn:107693]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34270000: system.cpu.fetch: [tid:0][sn:107694]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34270000: system.cpu.fetch: [tid:0][sn:107695]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34270000: system.cpu.fetch: [tid:0][sn:107696]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34270000: system.cpu.fetch: [tid:0][sn:107697]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34270000: system.cpu.fetch: [tid:0][sn:107698]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34270000: system.cpu.fetch: [tid:0][sn:107699]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34270000: system.cpu.fetch: Activity this cycle.
34270000: system.cpu.decode: Processing [tid:0]
34270000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34270000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34270000: system.cpu.rename: Processing [tid:0]
34270000: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 136, Free LQ: 22, Free SQ: 26, FreeRM 31(190 224 255 31 0)
34270000: system.cpu.rename: [tid:0]: 11 instructions not yet in ROB
34270000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 22, loadsInProgress: 2, loads dispatchedToLQ: 2
34270000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34270000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34270000: system.cpu.rename: [tid:0]: 11 insts pipelining from Rename | 3 insts dispatched to IQ last cycle.
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 7, stores dispatchedToSQ: 0
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107684] with PC (0x17620=>0x17624).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 180
34270000: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34270000: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34270000: system.cpu.rename: arch reg 20 [flat:20] renamed_virtual reg is 19
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 20,got vir reg 19
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 19
34270000: global: look up arch_reg is 20 , vir_reg is 19
34270000: global: lookup vir map for physical reg,vir_reg is 19 freelist freenum is 41
34270000: global: the phys_reg is 0x56f13fc, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 19 (flat: 19) is allocated.
34270000: global: [sn:107684] has 1 ready out of 2 sources. RTI 0)
34270000: global: [sn:0] canIssue <extra arg>%
34270000: global: idx is 1 , vir_renamed_src is 19, phys_renamed_src is 85
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: toIEWIndex inst pc is (0x17620=>0x17624).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 8, stores dispatchedToSQ: 0
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107685] with PC (0x17624=>0x17628).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 180
34270000: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34270000: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34270000: system.cpu.rename: arch reg 23 [flat:23] renamed_virtual reg is 121
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 23,got vir reg 121
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 121
34270000: global: look up arch_reg is 23 , vir_reg is 121
34270000: global: lookup vir map for physical reg,vir_reg is 121 freelist freenum is 41
34270000: global: the phys_reg is 0x56f1000, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 121 (flat: 121) is allocated.
34270000: global: [sn:107685] has 1 ready out of 2 sources. RTI 0)
34270000: global: [sn:0] canIssue <extra arg>%
34270000: global: idx is 1 , vir_renamed_src is 121, phys_renamed_src is 0
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: toIEWIndex inst pc is (0x17624=>0x17628).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 9, stores dispatchedToSQ: 0
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107686] with PC (0x17628=>0x1762c).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 180
34270000: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34270000: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34270000: system.cpu.rename: arch reg 24 [flat:24] renamed_virtual reg is 186
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 24,got vir reg 186
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 186
34270000: global: look up arch_reg is 24 , vir_reg is 186
34270000: global: lookup vir map for physical reg,vir_reg is 186 freelist freenum is 41
34270000: global: the phys_reg is 0x56f1000, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 186 (flat: 186) is allocated.
34270000: global: [sn:107686] has 1 ready out of 2 sources. RTI 0)
34270000: global: [sn:0] canIssue <extra arg>%
34270000: global: idx is 1 , vir_renamed_src is 186, phys_renamed_src is 0
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: toIEWIndex inst pc is (0x17628=>0x1762c).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 10, stores dispatchedToSQ: 0
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107687] with PC (0x1762c=>0x17630).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 180
34270000: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34270000: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34270000: system.cpu.rename: arch reg 25 [flat:25] renamed_virtual reg is 80
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 25,got vir reg 80
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 80
34270000: global: look up arch_reg is 25 , vir_reg is 80
34270000: global: lookup vir map for physical reg,vir_reg is 80 freelist freenum is 41
34270000: global: the phys_reg is 0x56f1000, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 80 (flat: 80) is allocated.
34270000: global: [sn:107687] has 1 ready out of 2 sources. RTI 0)
34270000: global: [sn:0] canIssue <extra arg>%
34270000: global: idx is 1 , vir_renamed_src is 80, phys_renamed_src is 0
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: toIEWIndex inst pc is (0x1762c=>0x17630).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 11, stores dispatchedToSQ: 0
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107688] with PC (0x17630=>0x17634).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 180
34270000: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34270000: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34270000: system.cpu.rename: arch reg 26 [flat:26] renamed_virtual reg is 26
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 26,got vir reg 26
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 26
34270000: global: look up arch_reg is 26 , vir_reg is 26
34270000: global: lookup vir map for physical reg,vir_reg is 26 freelist freenum is 41
34270000: global: the phys_reg is 0x56f1000, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 26 (flat: 26) is allocated.
34270000: global: [sn:107688] has 1 ready out of 2 sources. RTI 0)
34270000: global: [sn:0] canIssue <extra arg>%
34270000: global: idx is 1 , vir_renamed_src is 26, phys_renamed_src is 0
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: toIEWIndex inst pc is (0x17630=>0x17634).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: calcFreeSQEntries: free sqEntries: 26, storesInProgress: 12, stores dispatchedToSQ: 0
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107689] with PC (0x17634=>0x17638).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 2 [flat:2] renamed_virtual reg is 180
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 2,got vir reg 180
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 180
34270000: system.cpu.rename: [tid:0]:virtual Register 180 (phys: 180) is not allocated.
34270000: global: idx is 0, vir_src is 180, physical reg is not allocated yet
34270000: system.cpu.rename: arch reg 27 [flat:27] renamed_virtual reg is 201
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 27,got vir reg 201
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 201
34270000: global: look up arch_reg is 27 , vir_reg is 201
34270000: global: lookup vir map for physical reg,vir_reg is 201 freelist freenum is 41
34270000: global: the phys_reg is 0x56f1000, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 201 (flat: 201) is allocated.
34270000: global: [sn:107689] has 1 ready out of 2 sources. RTI 0)
34270000: global: [sn:0] canIssue <extra arg>%
34270000: global: idx is 1 , vir_renamed_src is 201, phys_renamed_src is 0
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: toIEWIndex inst pc is (0x17634=>0x17638).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107690] with PC (0x17638=>0x1763c).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 106
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 106
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 106
34270000: system.cpu.rename: [tid:0]:virtual Register 106 (phys: 106) is not allocated.
34270000: global: idx is 0, vir_src is 106, physical reg is not allocated yet
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: renameDestRegs checkpoint 0
34270000: global: get into unified rename func
34270000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34270000: global: Renamed reg IntRegClass{15} to vir reg 49 (49) old mapping was 118 (118)
34270000: system.cpu.rename: Dest Rename result[0] is 49
34270000: system.cpu.scoreboard: get into unset reg func reg id is 49
34270000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 49 phys_reg is NULL 0.
34270000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=35), [sn:107690]. PC (0x17638=>0x1763c).(0=>1)
34270000: global: idx is 0, renamd_virdest is 49, renamed_dest should be NULL and is 0, previous_rename is 118
34270000: system.cpu.rename: toIEWIndex inst pc is (0x17638=>0x1763c).(0=>1)
34270000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34270000: system.cpu.rename: [tid:0]: Processing instruction [sn:107691] with PC (0x1763c=>0x17640).(0=>1).
34270000: system.cpu.rename: start rename src regs------------------------------------------------
34270000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 98
34270000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 98
34270000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34270000: system.cpu.scoreboard: getreg phys_reg is 98
34270000: global: look up arch_reg is 11 , vir_reg is 98
34270000: global: lookup vir map for physical reg,vir_reg is 98 freelist freenum is 41
34270000: global: the phys_reg is 0x56f1264, map size is 256
34270000: system.cpu.rename: [tid:0]: virtual Register 98 (flat: 98) is allocated.
34270000: global: [sn:107691] has 1 ready out of 1 sources. RTI 0)
34270000: global: [sn:1] canIssue <extra arg>%
34270000: global: idx is 0 , vir_renamed_src is 98, phys_renamed_src is 51
34270000: system.cpu.rename: start rename dst regs------------------------------------------------
34270000: system.cpu.rename: renameDestRegs checkpoint 0
34270000: global: get into unified rename func
34270000: global: get into simple rename func with arch_reg is 8,map size is 33,freelist is XX
34270000: global: Renamed reg IntRegClass{8} to vir reg 175 (175) old mapping was 182 (182)
34270000: system.cpu.rename: Dest Rename result[0] is 175
34270000: system.cpu.scoreboard: get into unset reg func reg id is 175
34270000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 8 (IntRegClass) to virtual reg 175 phys_reg is NULL 0.
34270000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=36), [sn:107691]. PC (0x1763c=>0x17640).(0=>1)
34270000: global: idx is 0, renamd_virdest is 175, renamed_dest should be NULL and is 0, previous_rename is 182
34270000: system.cpu.rename: toIEWIndex inst pc is (0x1763c=>0x17640).(0=>1)
34270000: system.cpu.rename: Activity this cycle.
34270000: system.cpu.rename: remove commited inst finish
34270000: system.cpu.iew: Issue: Processing [tid:0]
34270000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34270000: system.cpu.iew: Execute: Executing instructions from IQ.
34270000: system.cpu.iew: Execute: Processing PC (0x175f4=>0x175f8).(0=>1), [tid:0] [sn:107673].
34270000: system.cpu.iew: iew checkpoint 0
34270000: system.cpu.iew: Execute: Calculating address for memory reference.
34270000: system.cpu.iew: iew is load checkpoint 1
34270000: system.cpu.iew.lsq.thread0: Executing load PC (0x175f4=>0x175f8).(0=>1), [sn:107673]
34270000: global: RegFile: Access to int register 143, has data 0x7ffffffffffffe38
34270000: system.cpu.iew.lsq.thread0: Read called, load idx: 20, store idx: 9, storeHead: 1 addr: 0x11e48
34270000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107673] PC (0x175f4=>0x175f8).(0=>1)
34270000: system.cpu.iew: Execute: Executing instructions from IQ.
34270000: system.cpu.iew: Execute: Processing PC (0x175fc=>0x17600).(0=>1), [tid:0] [sn:107675].
34270000: system.cpu.iew: iew checkpoint 0
34270000: system.cpu.iew: Execute: Calculating address for memory reference.
34270000: system.cpu.iew: iew is load checkpoint 1
34270000: system.cpu.iew.lsq.thread0: Executing load PC (0x175fc=>0x17600).(0=>1), [sn:107675]
34270000: global: RegFile: Access to int register 51, has data 0x1d800
34270000: system.cpu.iew.lsq.thread0: Read called, load idx: 21, store idx: 9, storeHead: 1 addr: 0xd810
34270000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107675] PC (0x175fc=>0x17600).(0=>1)
34270000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34270000: system.cpu.iew: Sending instructions to commit, [sn:107666] PC (0x137d8=>0x137dc).(0=>1).
34270000: system.cpu.iq: Waking dependents of completed instruction.
34270000: system.cpu.iq: Completing mem instruction PC: (0x137d8=>0x137dc).(0=>1) [sn:107666]
34270000: system.cpu.memDep0: Completed mem instruction PC (0x137d8=>0x137dc).(0=>1) [sn:107666].
34270000: system.cpu.iq: Waking any dependents on vir_reg is 227(flat:227) and phys register 7 (IntRegClass).
34270000: system.cpu.iq: Waking up a dependent instruction, [sn:107667] PC (0x137dc=>0x137e0).(0=>1).
34270000: global: reWritePhysRegs rewrite vir_reg 227 to phys_reg 7
34270000: global: [sn:107667] has 1 ready out of 1 sources. RTI 0)
34270000: global: [sn:1] canIssue <extra arg>%
34270000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x137dc=>0x137e0).(0=>1) opclass:1 [sn:107667].
34270000: system.cpu.iq: addIfReady checkpoint 0
34270000: system.cpu.iew: writebackInsts checkpoint 1
34270000: system.cpu.iew: Setting virtual Destination Register 227
34270000: system.cpu.scoreboard: 1 setreg phys_reg is 227
34270000: system.cpu.scoreboard: Setting reg 227 as ready
34270000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34270000: system.cpu.iq: Thread 0: Issuing instruction PC (0x137dc=>0x137e0).(0=>1) [sn:107667]
34270000: system.cpu.iew: Processing [tid:0]
34270000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34270000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34270000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34270000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 7
34270000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34270000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 20 free entries. SQ has 26 free entries.
34270000: system.cpu.iew: Activity this cycle.
34270000: system.cpu.commit: Getting instructions from Rename stage.
34270000: system.cpu.commit: Inserting PC (0x17600=>0x17604).(0=>1) [sn:107676] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x17600=>0x17604).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 57 instructions.
34270000: system.cpu.commit: Inserting PC (0x17604=>0x17608).(0=>1) [sn:107677] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x17604=>0x17608).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 58 instructions.
34270000: system.cpu.commit: Inserting PC (0x17608=>0x1760c).(0=>1) [sn:107678] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x17608=>0x1760c).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 59 instructions.
34270000: system.cpu.commit: Inserting PC (0x1760c=>0x17610).(0=>1) [sn:107679] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x1760c=>0x17610).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 60 instructions.
34270000: system.cpu.commit: Inserting PC (0x17610=>0x17614).(0=>1) [sn:107680] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x17610=>0x17614).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 61 instructions.
34270000: system.cpu.commit: Inserting PC (0x17614=>0x17618).(0=>1) [sn:107681] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x17614=>0x17618).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 62 instructions.
34270000: system.cpu.commit: Inserting PC (0x17618=>0x1761c).(0=>1) [sn:107682] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x17618=>0x1761c).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 63 instructions.
34270000: system.cpu.commit: Inserting PC (0x1761c=>0x17620).(0=>1) [sn:107683] [tid:0] into ROB.
34270000: system.cpu.rob: Adding inst PC (0x1761c=>0x17620).(0=>1) to the ROB.
34270000: system.cpu.rob: [tid:0] Now has 64 instructions.
34270000: system.cpu.commit: Trying to commit instructions in the ROB.
34270000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34270000: system.cpu.commit: [tid:0]: ROB has 64 insts & 128 free entries.
34270000: system.cpu.commit: Activity This Cycle.
34270000: system.cpu: FullO3CPU tick checkpoint 0
34270000: system.cpu: FullO3CPU tick checkpoint 0.1
34270000: system.cpu: FullO3CPU tick checkpoint 0.2
34270000: system.cpu: FullO3CPU tick checkpoint 0.3
34270000: system.cpu: FullO3CPU tick checkpoint 0.4
34270000: global: ~DefaultIEWDefaultCommit()
34270000: global: DefaultIEWDefaultCommit()
34270000: system.cpu: FullO3CPU tick checkpoint 0.5
34270000: system.cpu: Activity: 10
34270000: system.cpu: FullO3CPU tick checkpoint 1
34270000: system.cpu: FullO3CPU tick checkpoint 2
34270000: system.cpu: Scheduling next tick!
34270500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34270500: system.cpu.fetch: Running stage.
34270500: system.cpu.fetch: There are no more threads available to fetch from.
34270500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34270500: system.cpu.decode: Processing [tid:0]
34270500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34270500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107692] with PC (0x17640=>0x17644).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107693] with PC (0x17644=>0x17648).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107694] with PC (0x17648=>0x1764c).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107695] with PC (0x1764c=>0x17650).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107696] with PC (0x17650=>0x17654).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107697] with PC (0x17654=>0x17658).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107698] with PC (0x17658=>0x1765c).(0=>1)
34270500: system.cpu.decode: [tid:0]: Processing instruction [sn:107699] with PC (0x1765c=>0x17660).(0=>1)
34270500: system.cpu.decode: Activity this cycle.
34270500: system.cpu: Activity: 11
34270500: system.cpu.rename: Processing [tid:0]
34270500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 128, Free LQ: 20, Free SQ: 26, FreeRM 31(188 224 255 31 0)
34270500: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34270500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 20, loadsInProgress: 0, loads dispatchedToLQ: 0
34270500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34270500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34270500: system.cpu.rename: remove commited inst finish
34270500: system.cpu.iew: Issue: Processing [tid:0]
34270500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17600=>0x17604).(0=>1) [sn:107676] [tid:0] to IQ.
34270500: system.cpu.iq: Adding instruction [sn:107676] PC (0x17600=>0x17604).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 1
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 1
34270500: system.cpu.iq: renamed vir reg is 180
34270500: system.cpu.iq: phys_reg is NULL
34270500: system.cpu.iq: iq checkpoint 2
34270500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17600=>0x17604).(0=>1) opclass:1 [sn:107676].
34270500: system.cpu.iq: addIfReady checkpoint 0
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17604=>0x17608).(0=>1) [sn:107677] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x17604=>0x17608).(0=>1), idx:8 [sn:107677]
34270500: system.cpu.iq: Adding instruction [sn:107677] PC (0x17604=>0x17608).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x17604=>0x17608).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x17604 with index 385 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x17604=>0x17608).(0=>1) [sn:107677].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x17604=>0x17608).(0=>1) [sn:107677].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17608=>0x1760c).(0=>1) [sn:107678] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x17608=>0x1760c).(0=>1), idx:9 [sn:107678]
34270500: system.cpu.iq: Adding instruction [sn:107678] PC (0x17608=>0x1760c).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x17608=>0x1760c).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x17608 with index 386 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x17608=>0x1760c).(0=>1) [sn:107678].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x17608=>0x1760c).(0=>1) [sn:107678].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1760c=>0x17610).(0=>1) [sn:107679] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1760c=>0x17610).(0=>1), idx:10 [sn:107679]
34270500: system.cpu.iq: Adding instruction [sn:107679] PC (0x1760c=>0x17610).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x1760c=>0x17610).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x1760c with index 387 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x1760c=>0x17610).(0=>1) [sn:107679].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x1760c=>0x17610).(0=>1) [sn:107679].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17610=>0x17614).(0=>1) [sn:107680] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x17610=>0x17614).(0=>1), idx:11 [sn:107680]
34270500: system.cpu.iq: Adding instruction [sn:107680] PC (0x17610=>0x17614).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x17610=>0x17614).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x17610 with index 388 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x17610=>0x17614).(0=>1) [sn:107680].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x17610=>0x17614).(0=>1) [sn:107680].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17614=>0x17618).(0=>1) [sn:107681] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x17614=>0x17618).(0=>1), idx:12 [sn:107681]
34270500: system.cpu.iq: Adding instruction [sn:107681] PC (0x17614=>0x17618).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x17614=>0x17618).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x17614 with index 389 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x17614=>0x17618).(0=>1) [sn:107681].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x17614=>0x17618).(0=>1) [sn:107681].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17618=>0x1761c).(0=>1) [sn:107682] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x17618=>0x1761c).(0=>1), idx:13 [sn:107682]
34270500: system.cpu.iq: Adding instruction [sn:107682] PC (0x17618=>0x1761c).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x17618=>0x1761c).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x17618 with index 390 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x17618=>0x1761c).(0=>1) [sn:107682].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x17618=>0x1761c).(0=>1) [sn:107682].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1761c=>0x17620).(0=>1) [sn:107683] [tid:0] to IQ.
34270500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34270500: system.cpu.iew.lsq.thread0: Inserting store PC (0x1761c=>0x17620).(0=>1), idx:14 [sn:107683]
34270500: system.cpu.iq: Adding instruction [sn:107683] PC (0x1761c=>0x17620).(0=>1) to the IQ.
34270500: system.cpu.iq: iq checkpoint 0
34270500: system.cpu.iq: total_src_regs is 2
34270500: system.cpu.iq: Instruction PC (0x1761c=>0x17620).(0=>1) has src reg 180 that is being added to the dependency chain.
34270500: system.cpu.iq: iq checkpoint 1
34270500: system.cpu.iq: total dest regs is 0
34270500: system.cpu.iq: iq checkpoint 2
34270500: global: Inst 0x1761c with index 391 had no SSID
34270500: system.cpu.memDep0: No dependency for inst PC (0x1761c=>0x17620).(0=>1) [sn:107683].
34270500: system.cpu.memDep0: Inserting store/atomic PC (0x1761c=>0x17620).(0=>1) [sn:107683].
34270500: system.cpu.iew: add to iq end
34270500: system.cpu.iew: Execute: Executing instructions from IQ.
34270500: system.cpu.iew: Execute: Processing PC (0x137dc=>0x137e0).(0=>1), [tid:0] [sn:107667].
34270500: system.cpu.iew: iew checkpoint 0
34270500: system.cpu.iew: iew checkpoint 1 before exe
34270500: global: RegFile: Access to int register 7, has data 0x2889
34270500: global: the arch_reg is 14 , the vir reg is 252
34270500: global: look up arch_reg is 14 , vir_reg is 252
34270500: global: lookup vir map for physical reg,vir_reg is 252 freelist freenum is 41
34270500: global: the phys_reg is 0, map size is 256
34270500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34270500: global: get dest phys reg is 160
34270500: global: regval is 11683463333305909248
34270500: system.cpu: phys_reg is 160, val is 11683463333305909248
34270500: global: RegFile: Setting int register 160 to 0xa224000000000000
34270500: global: setScalarResult
34270500: global: get into ~InstResult
34270500: system.cpu.iew: iew checkpoint 2 after exe
34270500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34270500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34270500: system.cpu.iew: Sending instructions to commit, [sn:107667] PC (0x137dc=>0x137e0).(0=>1).
34270500: system.cpu.iq: Waking dependents of completed instruction.
34270500: system.cpu.iq: Waking any dependents on vir_reg is 252(flat:252) and phys register 160 (IntRegClass).
34270500: system.cpu.iq: Waking up a dependent instruction, [sn:107668] PC (0x137e0=>0x137e4).(0=>1).
34270500: global: reWritePhysRegs rewrite vir_reg 252 to phys_reg 160
34270500: global: [sn:107668] has 2 ready out of 2 sources. RTI 0)
34270500: global: [sn:1] canIssue <extra arg>%
34270500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x137e0=>0x137e4).(0=>1) opclass:1 [sn:107668].
34270500: system.cpu.iq: addIfReady checkpoint 0
34270500: system.cpu.iew: writebackInsts checkpoint 1
34270500: system.cpu.iew: Setting virtual Destination Register 252
34270500: system.cpu.scoreboard: 1 setreg phys_reg is 252
34270500: system.cpu.scoreboard: Setting reg 252 as ready
34270500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34270500: system.cpu.iq: Thread 0: Issuing instruction PC (0x137e0=>0x137e4).(0=>1) [sn:107668]
34270500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17600=>0x17604).(0=>1) [sn:107676]
34270500: system.cpu.iew: Processing [tid:0]
34270500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34270500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 14
34270500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34270500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 14
34270500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34270500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 20 free entries. SQ has 19 free entries.
34270500: system.cpu.iew: Activity this cycle.
34270500: system.cpu.commit: Getting instructions from Rename stage.
34270500: system.cpu.commit: Inserting PC (0x17620=>0x17624).(0=>1) [sn:107684] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x17620=>0x17624).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 65 instructions.
34270500: system.cpu.commit: Inserting PC (0x17624=>0x17628).(0=>1) [sn:107685] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x17624=>0x17628).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 66 instructions.
34270500: system.cpu.commit: Inserting PC (0x17628=>0x1762c).(0=>1) [sn:107686] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x17628=>0x1762c).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 67 instructions.
34270500: system.cpu.commit: Inserting PC (0x1762c=>0x17630).(0=>1) [sn:107687] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x1762c=>0x17630).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 68 instructions.
34270500: system.cpu.commit: Inserting PC (0x17630=>0x17634).(0=>1) [sn:107688] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x17630=>0x17634).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 69 instructions.
34270500: system.cpu.commit: Inserting PC (0x17634=>0x17638).(0=>1) [sn:107689] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x17634=>0x17638).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 70 instructions.
34270500: system.cpu.commit: Inserting PC (0x17638=>0x1763c).(0=>1) [sn:107690] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x17638=>0x1763c).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 71 instructions.
34270500: system.cpu.commit: Inserting PC (0x1763c=>0x17640).(0=>1) [sn:107691] [tid:0] into ROB.
34270500: system.cpu.rob: Adding inst PC (0x1763c=>0x17640).(0=>1) to the ROB.
34270500: system.cpu.rob: [tid:0] Now has 72 instructions.
34270500: system.cpu.commit: Trying to commit instructions in the ROB.
34270500: system.cpu.commit: [tid:0]: Marking PC (0x137d8=>0x137dc).(0=>1), [sn:107666] ready within ROB.
34270500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34270500: system.cpu.commit: [tid:0]: ROB has 72 insts & 120 free entries.
34270500: system.cpu.commit: Activity This Cycle.
34270500: system.cpu: FullO3CPU tick checkpoint 0
34270500: system.cpu: FullO3CPU tick checkpoint 0.1
34270500: system.cpu: FullO3CPU tick checkpoint 0.2
34270500: system.cpu: FullO3CPU tick checkpoint 0.3
34270500: system.cpu: FullO3CPU tick checkpoint 0.4
34270500: global: ~DefaultIEWDefaultCommit()
34270500: global: DefaultIEWDefaultCommit()
34270500: system.cpu: FullO3CPU tick checkpoint 0.5
34270500: system.cpu: Activity: 10
34270500: system.cpu: FullO3CPU tick checkpoint 1
34270500: system.cpu: FullO3CPU tick checkpoint 2
34270500: system.cpu: Scheduling next tick!
34271000: system.cpu: CPU already running.
34271000: global: the arch_reg is 15 , the vir reg is 118
34271000: global: look up arch_reg is 15 , vir_reg is 118
34271000: global: lookup vir map for physical reg,vir_reg is 118 freelist freenum is 40
34271000: global: the phys_reg is 0, map size is 256
34271000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34271000: global: get dest phys reg is 149
34271000: global: regval is 67896
34271000: system.cpu: phys_reg is 149, val is 67896
34271000: global: RegFile: Setting int register 149 to 0x10938
34271000: global: setScalarResult
34271000: global: get into ~InstResult
34271000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34271000: system.cpu.iew: Activity this cycle.
34271000: system.cpu: Activity: 11
34271000: system.cpu.icache_port: Fetch unit received timing
34271000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34271000: system.cpu: CPU already running.
34271000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34271000: system.cpu.fetch: Activating stage.
34271000: system.cpu: Activity: 12
34271000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34271000: system.cpu.fetch: Running stage.
34271000: system.cpu.fetch: Attempting to fetch from [tid:0]
34271000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34271000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34271000: global: Requesting bytes 0x00177793 from address 0x1771c
34271000: global: Decoding instruction 0x00177793 at address 0x1771c
34271000: global: DynInst: [sn:107700] Instruction created. Instcount for system.cpu = 81
34271000: system.cpu.fetch: [tid:0]: Instruction PC 0x1771c (0) created [sn:107700].
34271000: system.cpu.fetch: [tid:0]: Instruction is: andi a5, a4, 1
34271000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34271000: global: Requesting bytes 0x16079c63 from address 0x17720
34271000: global: Decoding instruction 0x16079c63 at address 0x17720
34271000: global: DynInst: [sn:107701] Instruction created. Instcount for system.cpu = 82
34271000: system.cpu.fetch: [tid:0]: Instruction PC 0x17720 (0) created [sn:107701].
34271000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, 376
34271000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34271000: system.cpu.fetch: [tid:0]: [sn:107701]:  Branch predicted to be taken to (0x17898=>0x1789c).(0=>1).
34271000: system.cpu.fetch: [tid:0]: [sn:107701] Branch predicted to go to (0x17898=>0x1789c).(0=>1).
34271000: system.cpu.fetch: Branch detected with PC = (0x17720=>0x17724).(0=>1)
34271000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34271000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17898=>0x1789c).(0=>1).
34271000: system.cpu.fetch: [tid:0] Fetching cache line 0x17880 for addr 0x17898
34271000: system.cpu: CPU already running.
34271000: system.cpu.fetch: Fetch: Doing instruction read.
34271000: system.cpu.fetch: [tid:0]: Doing Icache access.
34271000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34271000: system.cpu.fetch: Deactivating stage.
34271000: system.cpu: Activity: 11
34271000: system.cpu.fetch: [tid:0][sn:107700]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34271000: system.cpu.fetch: [tid:0][sn:107701]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34271000: system.cpu.fetch: Activity this cycle.
34271000: system.cpu.decode: Processing [tid:0]
34271000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34271000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34271000: system.cpu.rename: Processing [tid:0]
34271000: system.cpu.rename: [tid:0]: Free IQ: 29, Free ROB: 120, Free LQ: 20, Free SQ: 19, FreeRM 31(188 224 255 31 0)
34271000: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34271000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 20, loadsInProgress: 0, loads dispatchedToLQ: 0
34271000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34271000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34271000: system.cpu.rename: [tid:0]: 16 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107692] with PC (0x17640=>0x17644).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 46
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 46
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 46
34271000: global: look up arch_reg is 10 , vir_reg is 46
34271000: global: lookup vir map for physical reg,vir_reg is 46 freelist freenum is 39
34271000: global: the phys_reg is 0x56f1078, map size is 256
34271000: system.cpu.rename: [tid:0]: virtual Register 46 (flat: 46) is allocated.
34271000: global: [sn:107692] has 1 ready out of 1 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: global: idx is 0 , vir_renamed_src is 46, phys_renamed_src is 10
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: renameDestRegs checkpoint 0
34271000: global: get into unified rename func
34271000: global: get into simple rename func with arch_reg is 22,map size is 33,freelist is XX
34271000: global: Renamed reg IntRegClass{22} to vir reg 166 (166) old mapping was 15 (15)
34271000: system.cpu.rename: Dest Rename result[0] is 166
34271000: system.cpu.scoreboard: get into unset reg func reg id is 166
34271000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 22 (IntRegClass) to virtual reg 166 phys_reg is NULL 0.
34271000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=37), [sn:107692]. PC (0x17640=>0x17644).(0=>1)
34271000: global: idx is 0, renamd_virdest is 166, renamed_dest should be NULL and is 0, previous_rename is 15
34271000: system.cpu.rename: toIEWIndex inst pc is (0x17640=>0x17644).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107693] with PC (0x17644=>0x17648).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 160
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 160
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 160
34271000: global: look up arch_reg is 12 , vir_reg is 160
34271000: global: lookup vir map for physical reg,vir_reg is 160 freelist freenum is 39
34271000: global: the phys_reg is 0x56f16b4, map size is 256
34271000: system.cpu.rename: [tid:0]: virtual Register 160 (flat: 160) is allocated.
34271000: global: [sn:107693] has 1 ready out of 1 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: global: idx is 0 , vir_renamed_src is 160, phys_renamed_src is 143
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: renameDestRegs checkpoint 0
34271000: global: get into unified rename func
34271000: global: get into simple rename func with arch_reg is 21,map size is 33,freelist is XX
34271000: global: Renamed reg IntRegClass{21} to vir reg 199 (199) old mapping was 129 (129)
34271000: system.cpu.rename: Dest Rename result[0] is 199
34271000: system.cpu.scoreboard: get into unset reg func reg id is 199
34271000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 21 (IntRegClass) to virtual reg 199 phys_reg is NULL 0.
34271000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=38), [sn:107693]. PC (0x17644=>0x17648).(0=>1)
34271000: global: idx is 0, renamd_virdest is 199, renamed_dest should be NULL and is 0, previous_rename is 129
34271000: system.cpu.rename: toIEWIndex inst pc is (0x17644=>0x17648).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107694] with PC (0x17648=>0x1764c).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 49
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 49
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 49
34271000: system.cpu.rename: [tid:0]:virtual Register 49 (phys: 49) is not allocated.
34271000: global: idx is 0, vir_src is 49, physical reg is not allocated yet
34271000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 0
34271000: global: look up arch_reg is 0 , vir_reg is 0
34271000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 39
34271000: global: the phys_reg is 0x56f1000, map size is 256
34271000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34271000: global: [sn:107694] has 1 ready out of 2 sources. RTI 0)
34271000: global: [sn:0] canIssue <extra arg>%
34271000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: toIEWIndex inst pc is (0x17648=>0x1764c).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 20, loadsInProgress: 0, loads dispatchedToLQ: 0
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107695] with PC (0x1764c=>0x17650).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 98
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 98
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 98
34271000: global: look up arch_reg is 11 , vir_reg is 98
34271000: global: lookup vir map for physical reg,vir_reg is 98 freelist freenum is 39
34271000: global: the phys_reg is 0x56f1264, map size is 256
34271000: system.cpu.rename: [tid:0]: virtual Register 98 (flat: 98) is allocated.
34271000: global: [sn:107695] has 1 ready out of 1 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: global: idx is 0 , vir_renamed_src is 98, phys_renamed_src is 51
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: renameDestRegs checkpoint 0
34271000: global: get into unified rename func
34271000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34271000: global: Renamed reg IntRegClass{15} to vir reg 124 (124) old mapping was 49 (49)
34271000: system.cpu.rename: Dest Rename result[0] is 124
34271000: system.cpu.scoreboard: get into unset reg func reg id is 124
34271000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 124 phys_reg is NULL 0.
34271000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=39), [sn:107695]. PC (0x1764c=>0x17650).(0=>1)
34271000: global: idx is 0, renamd_virdest is 124, renamed_dest should be NULL and is 0, previous_rename is 49
34271000: system.cpu.rename: toIEWIndex inst pc is (0x1764c=>0x17650).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107696] with PC (0x17650=>0x17654).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 124
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 124
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 124
34271000: system.cpu.rename: [tid:0]:virtual Register 124 (phys: 124) is not allocated.
34271000: global: idx is 0, vir_src is 124, physical reg is not allocated yet
34271000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 0
34271000: global: look up arch_reg is 0 , vir_reg is 0
34271000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 39
34271000: global: the phys_reg is 0x56f1000, map size is 256
34271000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34271000: global: [sn:107696] has 1 ready out of 2 sources. RTI 0)
34271000: global: [sn:0] canIssue <extra arg>%
34271000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: toIEWIndex inst pc is (0x17650=>0x17654).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107697] with PC (0x17654=>0x17658).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 106
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 106
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 106
34271000: system.cpu.rename: [tid:0]:virtual Register 106 (phys: 106) is not allocated.
34271000: global: idx is 0, vir_src is 106, physical reg is not allocated yet
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: renameDestRegs checkpoint 0
34271000: global: get into unified rename func
34271000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34271000: global: Renamed reg IntRegClass{15} to vir reg 157 (157) old mapping was 124 (124)
34271000: system.cpu.rename: Dest Rename result[0] is 157
34271000: system.cpu.scoreboard: get into unset reg func reg id is 157
34271000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 157 phys_reg is NULL 0.
34271000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=40), [sn:107697]. PC (0x17654=>0x17658).(0=>1)
34271000: global: idx is 0, renamd_virdest is 157, renamed_dest should be NULL and is 0, previous_rename is 124
34271000: system.cpu.rename: toIEWIndex inst pc is (0x17654=>0x17658).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 20, loadsInProgress: 1, loads dispatchedToLQ: 0
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107698] with PC (0x17658=>0x1765c).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 21 [flat:21] renamed_virtual reg is 199
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 21,got vir reg 199
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 199
34271000: system.cpu.rename: [tid:0]:virtual Register 199 (phys: 199) is not allocated.
34271000: global: idx is 0, vir_src is 199, physical reg is not allocated yet
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: renameDestRegs checkpoint 0
34271000: global: get into unified rename func
34271000: global: get into simple rename func with arch_reg is 9,map size is 33,freelist is XX
34271000: global: Renamed reg IntRegClass{9} to vir reg 44 (44) old mapping was 176 (176)
34271000: system.cpu.rename: Dest Rename result[0] is 44
34271000: system.cpu.scoreboard: get into unset reg func reg id is 44
34271000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 9 (IntRegClass) to virtual reg 44 phys_reg is NULL 0.
34271000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=41), [sn:107698]. PC (0x17658=>0x1765c).(0=>1)
34271000: global: idx is 0, renamd_virdest is 44, renamed_dest should be NULL and is 0, previous_rename is 176
34271000: system.cpu.rename: toIEWIndex inst pc is (0x17658=>0x1765c).(0=>1)
34271000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34271000: system.cpu.rename: [tid:0]: Processing instruction [sn:107699] with PC (0x1765c=>0x17660).(0=>1).
34271000: system.cpu.rename: start rename src regs------------------------------------------------
34271000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 157
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 157
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 157
34271000: system.cpu.rename: [tid:0]:virtual Register 157 (phys: 157) is not allocated.
34271000: global: idx is 0, vir_src is 157, physical reg is not allocated yet
34271000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34271000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34271000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34271000: system.cpu.scoreboard: getreg phys_reg is 0
34271000: global: look up arch_reg is 0 , vir_reg is 0
34271000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 39
34271000: global: the phys_reg is 0x56f1000, map size is 256
34271000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34271000: global: [sn:107699] has 1 ready out of 2 sources. RTI 0)
34271000: global: [sn:0] canIssue <extra arg>%
34271000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34271000: system.cpu.rename: start rename dst regs------------------------------------------------
34271000: system.cpu.rename: toIEWIndex inst pc is (0x1765c=>0x17660).(0=>1)
34271000: system.cpu.rename: Activity this cycle.
34271000: system.cpu.rename: remove commited inst finish
34271000: system.cpu.iew: Issue: Processing [tid:0]
34271000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17620=>0x17624).(0=>1) [sn:107684] [tid:0] to IQ.
34271000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34271000: system.cpu.iew.lsq.thread0: Inserting store PC (0x17620=>0x17624).(0=>1), idx:15 [sn:107684]
34271000: system.cpu.iq: Adding instruction [sn:107684] PC (0x17620=>0x17624).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 2
34271000: system.cpu.iq: Instruction PC (0x17620=>0x17624).(0=>1) has src reg 180 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 0
34271000: system.cpu.iq: iq checkpoint 2
34271000: global: Inst 0x17620 with index 392 had no SSID
34271000: system.cpu.memDep0: No dependency for inst PC (0x17620=>0x17624).(0=>1) [sn:107684].
34271000: system.cpu.memDep0: Inserting store/atomic PC (0x17620=>0x17624).(0=>1) [sn:107684].
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17624=>0x17628).(0=>1) [sn:107685] [tid:0] to IQ.
34271000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34271000: system.cpu.iew.lsq.thread0: Inserting store PC (0x17624=>0x17628).(0=>1), idx:16 [sn:107685]
34271000: system.cpu.iq: Adding instruction [sn:107685] PC (0x17624=>0x17628).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 2
34271000: system.cpu.iq: Instruction PC (0x17624=>0x17628).(0=>1) has src reg 180 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 0
34271000: system.cpu.iq: iq checkpoint 2
34271000: global: Inst 0x17624 with index 393 had no SSID
34271000: system.cpu.memDep0: No dependency for inst PC (0x17624=>0x17628).(0=>1) [sn:107685].
34271000: system.cpu.memDep0: Inserting store/atomic PC (0x17624=>0x17628).(0=>1) [sn:107685].
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17628=>0x1762c).(0=>1) [sn:107686] [tid:0] to IQ.
34271000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34271000: system.cpu.iew.lsq.thread0: Inserting store PC (0x17628=>0x1762c).(0=>1), idx:17 [sn:107686]
34271000: system.cpu.iq: Adding instruction [sn:107686] PC (0x17628=>0x1762c).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 2
34271000: system.cpu.iq: Instruction PC (0x17628=>0x1762c).(0=>1) has src reg 180 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 0
34271000: system.cpu.iq: iq checkpoint 2
34271000: global: Inst 0x17628 with index 394 had no SSID
34271000: system.cpu.memDep0: No dependency for inst PC (0x17628=>0x1762c).(0=>1) [sn:107686].
34271000: system.cpu.memDep0: Inserting store/atomic PC (0x17628=>0x1762c).(0=>1) [sn:107686].
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1762c=>0x17630).(0=>1) [sn:107687] [tid:0] to IQ.
34271000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34271000: system.cpu.iew.lsq.thread0: Inserting store PC (0x1762c=>0x17630).(0=>1), idx:18 [sn:107687]
34271000: system.cpu.iq: Adding instruction [sn:107687] PC (0x1762c=>0x17630).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 2
34271000: system.cpu.iq: Instruction PC (0x1762c=>0x17630).(0=>1) has src reg 180 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 0
34271000: system.cpu.iq: iq checkpoint 2
34271000: global: Inst 0x1762c with index 395 had no SSID
34271000: system.cpu.memDep0: No dependency for inst PC (0x1762c=>0x17630).(0=>1) [sn:107687].
34271000: system.cpu.memDep0: Inserting store/atomic PC (0x1762c=>0x17630).(0=>1) [sn:107687].
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17630=>0x17634).(0=>1) [sn:107688] [tid:0] to IQ.
34271000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34271000: system.cpu.iew.lsq.thread0: Inserting store PC (0x17630=>0x17634).(0=>1), idx:19 [sn:107688]
34271000: system.cpu.iq: Adding instruction [sn:107688] PC (0x17630=>0x17634).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 2
34271000: system.cpu.iq: Instruction PC (0x17630=>0x17634).(0=>1) has src reg 180 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 0
34271000: system.cpu.iq: iq checkpoint 2
34271000: global: Inst 0x17630 with index 396 had no SSID
34271000: system.cpu.memDep0: No dependency for inst PC (0x17630=>0x17634).(0=>1) [sn:107688].
34271000: system.cpu.memDep0: Inserting store/atomic PC (0x17630=>0x17634).(0=>1) [sn:107688].
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17634=>0x17638).(0=>1) [sn:107689] [tid:0] to IQ.
34271000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34271000: system.cpu.iew.lsq.thread0: Inserting store PC (0x17634=>0x17638).(0=>1), idx:20 [sn:107689]
34271000: system.cpu.iq: Adding instruction [sn:107689] PC (0x17634=>0x17638).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 2
34271000: system.cpu.iq: Instruction PC (0x17634=>0x17638).(0=>1) has src reg 180 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 0
34271000: system.cpu.iq: iq checkpoint 2
34271000: global: Inst 0x17634 with index 397 had no SSID
34271000: system.cpu.memDep0: No dependency for inst PC (0x17634=>0x17638).(0=>1) [sn:107689].
34271000: system.cpu.memDep0: Inserting store/atomic PC (0x17634=>0x17638).(0=>1) [sn:107689].
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17638=>0x1763c).(0=>1) [sn:107690] [tid:0] to IQ.
34271000: system.cpu.iq: Adding instruction [sn:107690] PC (0x17638=>0x1763c).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 1
34271000: system.cpu.iq: Instruction PC (0x17638=>0x1763c).(0=>1) has src reg 106 that is being added to the dependency chain.
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 1
34271000: system.cpu.iq: renamed vir reg is 49
34271000: system.cpu.iq: phys_reg is NULL
34271000: system.cpu.iq: iq checkpoint 2
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1763c=>0x17640).(0=>1) [sn:107691] [tid:0] to IQ.
34271000: system.cpu.iq: Adding instruction [sn:107691] PC (0x1763c=>0x17640).(0=>1) to the IQ.
34271000: system.cpu.iq: iq checkpoint 0
34271000: system.cpu.iq: total_src_regs is 1
34271000: system.cpu.iq: iq checkpoint 1
34271000: system.cpu.iq: total dest regs is 1
34271000: system.cpu.iq: renamed vir reg is 175
34271000: system.cpu.iq: phys_reg is NULL
34271000: system.cpu.iq: iq checkpoint 2
34271000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1763c=>0x17640).(0=>1) opclass:1 [sn:107691].
34271000: system.cpu.iq: addIfReady checkpoint 0
34271000: system.cpu.iew: add to iq end
34271000: system.cpu.iew: Execute: Executing instructions from IQ.
34271000: system.cpu.iew: Execute: Processing PC (0x137e0=>0x137e4).(0=>1), [tid:0] [sn:107668].
34271000: system.cpu.iew: iew checkpoint 0
34271000: system.cpu.iew: iew checkpoint 1 before exe
34271000: global: RegFile: Access to int register 160, has data 0xa224000000000000
34271000: global: RegFile: Access to int register 0, has data 0
34271000: system.cpu.iew: iew checkpoint 2 after exe
34271000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34271000: system.cpu.iew: Execute: Executing instructions from IQ.
34271000: system.cpu.iew: Execute: Processing PC (0x17600=>0x17604).(0=>1), [tid:0] [sn:107676].
34271000: system.cpu.iew: iew checkpoint 0
34271000: system.cpu.iew: iew checkpoint 1 before exe
34271000: global: RegFile: Access to int register 71, has data 0x7ffffffffffffe30
34271000: global: the arch_reg is 2 , the vir reg is 180
34271000: global: look up arch_reg is 2 , vir_reg is 180
34271000: global: lookup vir map for physical reg,vir_reg is 180 freelist freenum is 39
34271000: global: the phys_reg is 0, map size is 256
34271000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34271000: global: get dest phys reg is 245
34271000: global: regval is 9223372036854775216
34271000: system.cpu: phys_reg is 245, val is 9223372036854775216
34271000: global: RegFile: Setting int register 245 to 0x7ffffffffffffdb0
34271000: global: setScalarResult
34271000: global: get into ~InstResult
34271000: system.cpu.iew: iew checkpoint 2 after exe
34271000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34271000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34271000: system.cpu.iew: Sending instructions to commit, [sn:107673] PC (0x175f4=>0x175f8).(0=>1).
34271000: system.cpu.iq: Waking dependents of completed instruction.
34271000: system.cpu.iq: Completing mem instruction PC: (0x175f4=>0x175f8).(0=>1) [sn:107673]
34271000: system.cpu.memDep0: Completed mem instruction PC (0x175f4=>0x175f8).(0=>1) [sn:107673].
34271000: system.cpu.iq: Waking any dependents on vir_reg is 118(flat:118) and phys register 149 (IntRegClass).
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107674] PC (0x175f8=>0x175fc).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 118 to phys_reg 149
34271000: global: [sn:107674] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x175f8=>0x175fc).(0=>1) opclass:1 [sn:107674].
34271000: system.cpu.iq: addIfReady checkpoint 0
34271000: system.cpu.iew: writebackInsts checkpoint 1
34271000: system.cpu.iew: Setting virtual Destination Register 118
34271000: system.cpu.scoreboard: 1 setreg phys_reg is 118
34271000: system.cpu.scoreboard: Setting reg 118 as ready
34271000: system.cpu.iew: Sending instructions to commit, [sn:107668] PC (0x137e0=>0x13804).(0=>1).
34271000: system.cpu.iq: Waking dependents of completed instruction.
34271000: system.cpu.iew: writebackInsts checkpoint 1
34271000: system.cpu.iew: Sending instructions to commit, [sn:107676] PC (0x17600=>0x17604).(0=>1).
34271000: system.cpu.iq: Waking dependents of completed instruction.
34271000: system.cpu.iq: Waking any dependents on vir_reg is 180(flat:180) and phys register 245 (IntRegClass).
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107689] PC (0x17634=>0x17638).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107689] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17634=>0x17638).(0=>1) [sn:107689].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107689] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17634=>0x17638).(0=>1) opclass:48 [sn:107689].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107688] PC (0x17630=>0x17634).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107688] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17630=>0x17634).(0=>1) [sn:107688].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107688] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17630=>0x17634).(0=>1) opclass:48 [sn:107688].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107687] PC (0x1762c=>0x17630).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107687] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1762c=>0x17630).(0=>1) [sn:107687].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107687] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1762c=>0x17630).(0=>1) opclass:48 [sn:107687].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107686] PC (0x17628=>0x1762c).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107686] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17628=>0x1762c).(0=>1) [sn:107686].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107686] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17628=>0x1762c).(0=>1) opclass:48 [sn:107686].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107685] PC (0x17624=>0x17628).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107685] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17624=>0x17628).(0=>1) [sn:107685].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107685] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17624=>0x17628).(0=>1) opclass:48 [sn:107685].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107684] PC (0x17620=>0x17624).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107684] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17620=>0x17624).(0=>1) [sn:107684].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107684] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17620=>0x17624).(0=>1) opclass:48 [sn:107684].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107683] PC (0x1761c=>0x17620).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107683] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1761c=>0x17620).(0=>1) [sn:107683].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107683] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1761c=>0x17620).(0=>1) opclass:48 [sn:107683].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107682] PC (0x17618=>0x1761c).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107682] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17618=>0x1761c).(0=>1) [sn:107682].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107682] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17618=>0x1761c).(0=>1) opclass:48 [sn:107682].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107681] PC (0x17614=>0x17618).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107681] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17614=>0x17618).(0=>1) [sn:107681].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107681] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17614=>0x17618).(0=>1) opclass:48 [sn:107681].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107680] PC (0x17610=>0x17614).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107680] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17610=>0x17614).(0=>1) [sn:107680].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107680] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17610=>0x17614).(0=>1) opclass:48 [sn:107680].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107679] PC (0x1760c=>0x17610).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107679] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x1760c=>0x17610).(0=>1) [sn:107679].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107679] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1760c=>0x17610).(0=>1) opclass:48 [sn:107679].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107678] PC (0x17608=>0x1760c).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107678] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17608=>0x1760c).(0=>1) [sn:107678].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107678] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17608=>0x1760c).(0=>1) opclass:48 [sn:107678].
34271000: system.cpu.iq: Waking up a dependent instruction, [sn:107677] PC (0x17604=>0x17608).(0=>1).
34271000: global: reWritePhysRegs rewrite vir_reg 180 to phys_reg 245
34271000: global: [sn:107677] has 2 ready out of 2 sources. RTI 0)
34271000: global: [sn:1] canIssue <extra arg>%
34271000: system.cpu.iq: Checking if memory instruction can issue.
34271000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17604=>0x17608).(0=>1) [sn:107677].
34271000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34271000: system.cpu.memDep0: Adding instruction [sn:107677] to the ready list.
34271000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17604=>0x17608).(0=>1) opclass:48 [sn:107677].
34271000: system.cpu.iew: writebackInsts checkpoint 1
34271000: system.cpu.iew: Setting virtual Destination Register 180
34271000: system.cpu.scoreboard: 1 setreg phys_reg is 180
34271000: system.cpu.scoreboard: Setting reg 180 as ready
34271000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34271000: system.cpu.iq: Thread 0: Issuing instruction PC (0x175f8=>0x175fc).(0=>1) [sn:107674]
34271000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17604=>0x17608).(0=>1) [sn:107677]
34271000: system.cpu.memDep0: Issuing instruction PC 0x17604 [sn:107677].
34271000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17608=>0x1760c).(0=>1) [sn:107678]
34271000: system.cpu.memDep0: Issuing instruction PC 0x17608 [sn:107678].
34271000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1760c=>0x17610).(0=>1) [sn:107679]
34271000: system.cpu.memDep0: Issuing instruction PC 0x1760c [sn:107679].
34271000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17610=>0x17614).(0=>1) [sn:107680]
34271000: system.cpu.memDep0: Issuing instruction PC 0x17610 [sn:107680].
34271000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1763c=>0x17640).(0=>1) [sn:107691]
34271000: system.cpu.iew: Processing [tid:0]
34271000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34271000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34271000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34271000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34271000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34271000: system.cpu.iew: IQ has 24 free entries (Can schedule: 1).  LQ has 20 free entries. SQ has 13 free entries.
34271000: system.cpu.iew: IEW switching to active
34271000: system.cpu.iew: Activating stage.
34271000: system.cpu: Activity: 12
34271000: system.cpu.iew: Activity this cycle.
34271000: system.cpu.commit: Getting instructions from Rename stage.
34271000: system.cpu.commit: Trying to commit instructions in the ROB.
34271000: system.cpu.commit: [tid:0]: Marking PC (0x137dc=>0x137e0).(0=>1), [sn:107667] ready within ROB.
34271000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34271000: system.cpu.commit: [tid:0]: ROB has 72 insts & 120 free entries.
34271000: system.cpu: FullO3CPU tick checkpoint 0
34271000: system.cpu: FullO3CPU tick checkpoint 0.1
34271000: system.cpu: FullO3CPU tick checkpoint 0.2
34271000: system.cpu: FullO3CPU tick checkpoint 0.3
34271000: system.cpu: FullO3CPU tick checkpoint 0.4
34271000: global: ~DefaultIEWDefaultCommit()
34271000: global: DefaultIEWDefaultCommit()
34271000: system.cpu: FullO3CPU tick checkpoint 0.5
34271000: system.cpu: Activity: 11
34271000: system.cpu: FullO3CPU tick checkpoint 1
34271000: system.cpu: FullO3CPU tick checkpoint 2
34271000: system.cpu: Scheduling next tick!
34271001: system.cpu: CPU already running.
34271001: global: the arch_reg is 14 , the vir reg is 106
34271001: global: look up arch_reg is 14 , vir_reg is 106
34271001: global: lookup vir map for physical reg,vir_reg is 106 freelist freenum is 38
34271001: global: the phys_reg is 0, map size is 256
34271001: global: get dest phys reg is 7
34271001: global: regval is 10377
34271001: system.cpu: phys_reg is 7, val is 10377
34271001: global: RegFile: Setting int register 7 to 0x2889
34271001: global: setScalarResult
34271001: global: get into ~InstResult
34271001: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34271001: system.cpu.iew: Activity this cycle.
34271001: system.cpu: Activity: 12
34271500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34271500: system.cpu.fetch: Running stage.
34271500: system.cpu.fetch: There are no more threads available to fetch from.
34271500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34271500: system.cpu.decode: Processing [tid:0]
34271500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34271500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34271500: system.cpu.decode: [tid:0]: Processing instruction [sn:107700] with PC (0x1771c=>0x17720).(0=>1)
34271500: system.cpu.decode: [tid:0]: Processing instruction [sn:107701] with PC (0x17720=>0x17724).(0=>1)
34271500: system.cpu.decode: Activity this cycle.
34271500: system.cpu.rename: Processing [tid:0]
34271500: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 120, Free LQ: 20, Free SQ: 13, FreeRM 31(183 224 255 31 0)
34271500: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34271500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 20, loadsInProgress: 2, loads dispatchedToLQ: 0
34271500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34271500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34271500: system.cpu.rename: remove commited inst finish
34271500: system.cpu.iew: Issue: Processing [tid:0]
34271500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34271500: system.cpu.iew: Execute: Executing instructions from IQ.
34271500: system.cpu.iew: Execute: Processing PC (0x175f8=>0x175fc).(0=>1), [tid:0] [sn:107674].
34271500: system.cpu.iew: iew checkpoint 0
34271500: system.cpu.iew: iew checkpoint 1 before exe
34271500: global: RegFile: Access to int register 149, has data 0x10938
34271500: global: RegFile: Access to int register 0, has data 0
34271500: system.cpu.iew: iew checkpoint 2 after exe
34271500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34271500: system.cpu.iew: Execute: Executing instructions from IQ.
34271500: system.cpu.iew: Execute: Processing PC (0x17604=>0x17608).(0=>1), [tid:0] [sn:107677].
34271500: system.cpu.iew: iew checkpoint 0
34271500: system.cpu.iew: Execute: Calculating address for memory reference.
34271500: system.cpu.iew.lsq.thread0: Executing store PC (0x17604=>0x17608).(0=>1) [sn:107677]
34271500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34271500: global: RegFile: Access to int register 51, has data 0x1d800
34271500: system.cpu.iew.lsq.thread0: Doing write to store idx 8, addr 0x11e20 | storeHead:1 [sn:107677]
34271500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34271500: system.cpu.iew: Activity this cycle.
34271500: system.cpu.iew: Execute: Executing instructions from IQ.
34271500: system.cpu.iew: Execute: Processing PC (0x17608=>0x1760c).(0=>1), [tid:0] [sn:107678].
34271500: system.cpu.iew: iew checkpoint 0
34271500: system.cpu.iew: Execute: Calculating address for memory reference.
34271500: system.cpu.iew.lsq.thread0: Executing store PC (0x17608=>0x1760c).(0=>1) [sn:107678]
34271500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34271500: global: RegFile: Access to int register 0, has data 0
34271500: system.cpu.iew.lsq.thread0: Doing write to store idx 9, addr 0x11df8 | storeHead:1 [sn:107678]
34271500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34271500: system.cpu.iew: Activity this cycle.
34271500: system.cpu.iew: Execute: Executing instructions from IQ.
34271500: system.cpu.iew: Execute: Processing PC (0x1760c=>0x17610).(0=>1), [tid:0] [sn:107679].
34271500: system.cpu.iew: iew checkpoint 0
34271500: system.cpu.iew: Execute: Calculating address for memory reference.
34271500: system.cpu.iew.lsq.thread0: Executing store PC (0x1760c=>0x17610).(0=>1) [sn:107679]
34271500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34271500: global: RegFile: Access to int register 0, has data 0
34271500: system.cpu.iew.lsq.thread0: Doing write to store idx 10, addr 0x11df0 | storeHead:1 [sn:107679]
34271500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34271500: system.cpu.iew: Activity this cycle.
34271500: system.cpu.iew: Execute: Executing instructions from IQ.
34271500: system.cpu.iew: Execute: Processing PC (0x17610=>0x17614).(0=>1), [tid:0] [sn:107680].
34271500: system.cpu.iew: iew checkpoint 0
34271500: system.cpu.iew: Execute: Calculating address for memory reference.
34271500: system.cpu.iew.lsq.thread0: Executing store PC (0x17610=>0x17614).(0=>1) [sn:107680]
34271500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34271500: global: RegFile: Access to int register 178, has data 0x13814
34271500: system.cpu.iew.lsq.thread0: Doing write to store idx 11, addr 0x11e28 | storeHead:1 [sn:107680]
34271500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 5
wbActual:5
34271500: system.cpu.iew: Activity this cycle.
34271500: system.cpu.iew: Execute: Executing instructions from IQ.
34271500: system.cpu.iew: Execute: Processing PC (0x1763c=>0x17640).(0=>1), [tid:0] [sn:107691].
34271500: system.cpu.iew: iew checkpoint 0
34271500: system.cpu.iew: iew checkpoint 1 before exe
34271500: global: RegFile: Access to int register 51, has data 0x1d800
34271500: global: the arch_reg is 8 , the vir reg is 175
34271500: global: look up arch_reg is 8 , vir_reg is 175
34271500: global: lookup vir map for physical reg,vir_reg is 175 freelist freenum is 38
34271500: global: the phys_reg is 0, map size is 256
34271500: global: get dest phys reg is 51
34271500: global: regval is 120832
34271500: system.cpu: phys_reg is 51, val is 120832
34271500: global: RegFile: Setting int register 51 to 0x1d800
34271500: global: setScalarResult
34271500: global: get into ~InstResult
34271500: system.cpu.iew: iew checkpoint 2 after exe
34271500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 6
wbActual:6
34271500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34271500: system.cpu.iew: Sending instructions to commit, [sn:107675] PC (0x175fc=>0x17600).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iq: Completing mem instruction PC: (0x175fc=>0x17600).(0=>1) [sn:107675]
34271500: system.cpu.memDep0: Completed mem instruction PC (0x175fc=>0x17600).(0=>1) [sn:107675].
34271500: system.cpu.iq: Waking any dependents on vir_reg is 106(flat:106) and phys register 7 (IntRegClass).
34271500: system.cpu.iq: Waking up a dependent instruction, [sn:107690] PC (0x17638=>0x1763c).(0=>1).
34271500: global: reWritePhysRegs rewrite vir_reg 106 to phys_reg 7
34271500: global: [sn:107690] has 1 ready out of 1 sources. RTI 0)
34271500: global: [sn:1] canIssue <extra arg>%
34271500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17638=>0x1763c).(0=>1) opclass:1 [sn:107690].
34271500: system.cpu.iq: addIfReady checkpoint 0
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Setting virtual Destination Register 106
34271500: system.cpu.scoreboard: 1 setreg phys_reg is 106
34271500: system.cpu.scoreboard: Setting reg 106 as ready
34271500: system.cpu.iew: Sending instructions to commit, [sn:107674] PC (0x175f8=>0x175fc).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Sending instructions to commit, [sn:107677] PC (0x17604=>0x17608).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iq: Completing mem instruction PC: (0x17604=>0x17608).(0=>1) [sn:107677]
34271500: system.cpu.memDep0: Completed mem instruction PC (0x17604=>0x17608).(0=>1) [sn:107677].
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Sending instructions to commit, [sn:107678] PC (0x17608=>0x1760c).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iq: Completing mem instruction PC: (0x17608=>0x1760c).(0=>1) [sn:107678]
34271500: system.cpu.memDep0: Completed mem instruction PC (0x17608=>0x1760c).(0=>1) [sn:107678].
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Sending instructions to commit, [sn:107679] PC (0x1760c=>0x17610).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iq: Completing mem instruction PC: (0x1760c=>0x17610).(0=>1) [sn:107679]
34271500: system.cpu.memDep0: Completed mem instruction PC (0x1760c=>0x17610).(0=>1) [sn:107679].
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Sending instructions to commit, [sn:107680] PC (0x17610=>0x17614).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iq: Completing mem instruction PC: (0x17610=>0x17614).(0=>1) [sn:107680]
34271500: system.cpu.memDep0: Completed mem instruction PC (0x17610=>0x17614).(0=>1) [sn:107680].
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Sending instructions to commit, [sn:107691] PC (0x1763c=>0x17640).(0=>1).
34271500: system.cpu.iq: Waking dependents of completed instruction.
34271500: system.cpu.iq: Waking any dependents on vir_reg is 175(flat:175) and phys register 51 (IntRegClass).
34271500: system.cpu.iew: writebackInsts checkpoint 1
34271500: system.cpu.iew: Setting virtual Destination Register 175
34271500: system.cpu.scoreboard: 1 setreg phys_reg is 175
34271500: system.cpu.scoreboard: Setting reg 175 as ready
34271500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34271500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17614=>0x17618).(0=>1) [sn:107681]
34271500: system.cpu.memDep0: Issuing instruction PC 0x17614 [sn:107681].
34271500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17618=>0x1761c).(0=>1) [sn:107682]
34271500: system.cpu.memDep0: Issuing instruction PC 0x17618 [sn:107682].
34271500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1761c=>0x17620).(0=>1) [sn:107683]
34271500: system.cpu.memDep0: Issuing instruction PC 0x1761c [sn:107683].
34271500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17620=>0x17624).(0=>1) [sn:107684]
34271500: system.cpu.memDep0: Issuing instruction PC 0x17620 [sn:107684].
34271500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17638=>0x1763c).(0=>1) [sn:107690]
34271500: system.cpu.iew: Processing [tid:0]
34271500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34271500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34271500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34271500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34271500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 13
34271500: system.cpu.iew: IQ has 30 free entries (Can schedule: 1).  LQ has 20 free entries. SQ has 13 free entries.
34271500: system.cpu.iew: Activity this cycle.
34271500: system.cpu.commit: Getting instructions from Rename stage.
34271500: system.cpu.commit: Inserting PC (0x17640=>0x17644).(0=>1) [sn:107692] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x17640=>0x17644).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 73 instructions.
34271500: system.cpu.commit: Inserting PC (0x17644=>0x17648).(0=>1) [sn:107693] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x17644=>0x17648).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 74 instructions.
34271500: system.cpu.commit: Inserting PC (0x17648=>0x1764c).(0=>1) [sn:107694] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x17648=>0x1764c).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 75 instructions.
34271500: system.cpu.commit: Inserting PC (0x1764c=>0x17650).(0=>1) [sn:107695] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x1764c=>0x17650).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 76 instructions.
34271500: system.cpu.commit: Inserting PC (0x17650=>0x17654).(0=>1) [sn:107696] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x17650=>0x17654).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 77 instructions.
34271500: system.cpu.commit: Inserting PC (0x17654=>0x17658).(0=>1) [sn:107697] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x17654=>0x17658).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 78 instructions.
34271500: system.cpu.commit: Inserting PC (0x17658=>0x1765c).(0=>1) [sn:107698] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x17658=>0x1765c).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 79 instructions.
34271500: system.cpu.commit: Inserting PC (0x1765c=>0x17660).(0=>1) [sn:107699] [tid:0] into ROB.
34271500: system.cpu.rob: Adding inst PC (0x1765c=>0x17660).(0=>1) to the ROB.
34271500: system.cpu.rob: [tid:0] Now has 80 instructions.
34271500: system.cpu.commit: Trying to commit instructions in the ROB.
34271500: system.cpu.commit: [tid:0]: Marking PC (0x175f4=>0x175f8).(0=>1), [sn:107673] ready within ROB.
34271500: system.cpu.commit: [tid:0]: Marking PC (0x137e0=>0x13804).(0=>1), [sn:107668] ready within ROB.
34271500: system.cpu.commit: [tid:0]: Marking PC (0x17600=>0x17604).(0=>1), [sn:107676] ready within ROB.
34271500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34271500: system.cpu.commit: [tid:0]: ROB has 80 insts & 112 free entries.
34271500: system.cpu.commit: Activity This Cycle.
34271500: system.cpu: FullO3CPU tick checkpoint 0
34271500: system.cpu: FullO3CPU tick checkpoint 0.1
34271500: system.cpu: FullO3CPU tick checkpoint 0.2
34271500: system.cpu: FullO3CPU tick checkpoint 0.3
34271500: system.cpu: FullO3CPU tick checkpoint 0.4
34271500: global: ~DefaultIEWDefaultCommit()
34271500: global: DefaultIEWDefaultCommit()
34271500: system.cpu: FullO3CPU tick checkpoint 0.5
34271500: system.cpu: Activity: 11
34271500: system.cpu: FullO3CPU tick checkpoint 1
34271500: system.cpu: FullO3CPU tick checkpoint 2
34271500: system.cpu: Scheduling next tick!
34272000: system.cpu.icache_port: Fetch unit received timing
34272000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34272000: system.cpu: CPU already running.
34272000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34272000: system.cpu.fetch: Activating stage.
34272000: system.cpu: Activity: 12
34272000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34272000: system.cpu.fetch: Running stage.
34272000: system.cpu.fetch: Attempting to fetch from [tid:0]
34272000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34272000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34272000: global: Requesting bytes 0x00000913 from address 0x17898
34272000: global: Decoding instruction 0x00000913 at address 0x17898
34272000: global: DynInst: [sn:107702] Instruction created. Instcount for system.cpu = 83
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x17898 (0) created [sn:107702].
34272000: system.cpu.fetch: [tid:0]: Instruction is: addi s2, zero, 0
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34272000: global: Requesting bytes 0x00000a13 from address 0x1789c
34272000: global: Decoding instruction 0x00000a13 at address 0x1789c
34272000: global: DynInst: [sn:107703] Instruction created. Instcount for system.cpu = 84
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x1789c (0) created [sn:107703].
34272000: system.cpu.fetch: [tid:0]: Instruction is: addi s4, zero, 0
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34272000: global: Requesting bytes 0x00000513 from address 0x178a0
34272000: global: Decoding instruction 0x00000513 at address 0x178a0
34272000: global: DynInst: [sn:107704] Instruction created. Instcount for system.cpu = 85
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x178a0 (0) created [sn:107704].
34272000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, zero, 0
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34272000: global: Requesting bytes 0x00000d93 from address 0x178a4
34272000: global: Decoding instruction 0x00000d93 at address 0x178a4
34272000: global: DynInst: [sn:107705] Instruction created. Instcount for system.cpu = 86
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x178a4 (0) created [sn:107705].
34272000: system.cpu.fetch: [tid:0]: Instruction is: addi s11, zero, 0
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34272000: global: Requesting bytes 0x00a00c93 from address 0x178a8
34272000: global: Decoding instruction 0x00a00c93 at address 0x178a8
34272000: global: DynInst: [sn:107706] Instruction created. Instcount for system.cpu = 87
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x178a8 (0) created [sn:107706].
34272000: system.cpu.fetch: [tid:0]: Instruction is: addi s9, zero, 10
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34272000: global: Requesting bytes 0x00100c13 from address 0x178ac
34272000: global: Decoding instruction 0x00100c13 at address 0x178ac
34272000: global: DynInst: [sn:107707] Instruction created. Instcount for system.cpu = 88
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x178ac (0) created [sn:107707].
34272000: system.cpu.fetch: [tid:0]: Instruction is: addi s8, zero, 1
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34272000: global: Requesting bytes 0x08090063 from address 0x178b0
34272000: global: Decoding instruction 0x08090063 at address 0x178b0
34272000: global: DynInst: [sn:107708] Instruction created. Instcount for system.cpu = 89
34272000: system.cpu.fetch: [tid:0]: Instruction PC 0x178b0 (0) created [sn:107708].
34272000: system.cpu.fetch: [tid:0]: Instruction is: beq s2, zero, 128
34272000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34272000: system.cpu.fetch: [tid:0]: [sn:107708]:  Branch predicted to be taken to (0x17930=>0x17934).(0=>1).
34272000: system.cpu.fetch: [tid:0]: [sn:107708] Branch predicted to go to (0x17930=>0x17934).(0=>1).
34272000: system.cpu.fetch: Branch detected with PC = (0x178b0=>0x178b4).(0=>1)
34272000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34272000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17930=>0x17934).(0=>1).
34272000: system.cpu.fetch: [tid:0] Fetching cache line 0x17900 for addr 0x17930
34272000: system.cpu: CPU already running.
34272000: system.cpu.fetch: Fetch: Doing instruction read.
34272000: system.cpu.fetch: [tid:0]: Doing Icache access.
34272000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34272000: system.cpu.fetch: Deactivating stage.
34272000: system.cpu: Activity: 11
34272000: system.cpu.fetch: [tid:0][sn:107702]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34272000: system.cpu.fetch: [tid:0][sn:107703]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34272000: system.cpu.fetch: [tid:0][sn:107704]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34272000: system.cpu.fetch: [tid:0][sn:107705]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34272000: system.cpu.fetch: [tid:0][sn:107706]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34272000: system.cpu.fetch: [tid:0][sn:107707]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34272000: system.cpu.fetch: [tid:0][sn:107708]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34272000: system.cpu.fetch: Activity this cycle.
34272000: system.cpu: Activity: 12
34272000: system.cpu.decode: Processing [tid:0]
34272000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34272000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34272000: system.cpu.rename: Processing [tid:0]
34272000: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 112, Free LQ: 20, Free SQ: 13, FreeRM 31(183 224 255 31 0)
34272000: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34272000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 20, loadsInProgress: 2, loads dispatchedToLQ: 0
34272000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34272000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34272000: system.cpu.rename: [tid:0]: 8 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34272000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34272000: system.cpu.rename: [tid:0]: Processing instruction [sn:107700] with PC (0x1771c=>0x17720).(0=>1).
34272000: system.cpu.rename: start rename src regs------------------------------------------------
34272000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 106
34272000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 106
34272000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34272000: system.cpu.scoreboard: getreg phys_reg is 106
34272000: global: look up arch_reg is 14 , vir_reg is 106
34272000: global: lookup vir map for physical reg,vir_reg is 106 freelist freenum is 38
34272000: global: the phys_reg is 0x56f1054, map size is 256
34272000: system.cpu.rename: [tid:0]: virtual Register 106 (flat: 106) is allocated.
34272000: global: [sn:107700] has 1 ready out of 1 sources. RTI 0)
34272000: global: [sn:1] canIssue <extra arg>%
34272000: global: idx is 0 , vir_renamed_src is 106, phys_renamed_src is 7
34272000: system.cpu.rename: start rename dst regs------------------------------------------------
34272000: system.cpu.rename: renameDestRegs checkpoint 0
34272000: global: get into unified rename func
34272000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34272000: global: Renamed reg IntRegClass{15} to vir reg 78 (78) old mapping was 157 (157)
34272000: system.cpu.rename: Dest Rename result[0] is 78
34272000: system.cpu.scoreboard: get into unset reg func reg id is 78
34272000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 78 phys_reg is NULL 0.
34272000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=42), [sn:107700]. PC (0x1771c=>0x17720).(0=>1)
34272000: global: idx is 0, renamd_virdest is 78, renamed_dest should be NULL and is 0, previous_rename is 157
34272000: system.cpu.rename: toIEWIndex inst pc is (0x1771c=>0x17720).(0=>1)
34272000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34272000: system.cpu.rename: [tid:0]: Processing instruction [sn:107701] with PC (0x17720=>0x17724).(0=>1).
34272000: system.cpu.rename: start rename src regs------------------------------------------------
34272000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 78
34272000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 78
34272000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34272000: system.cpu.scoreboard: getreg phys_reg is 78
34272000: system.cpu.rename: [tid:0]:virtual Register 78 (phys: 78) is not allocated.
34272000: global: idx is 0, vir_src is 78, physical reg is not allocated yet
34272000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34272000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34272000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34272000: system.cpu.scoreboard: getreg phys_reg is 0
34272000: global: look up arch_reg is 0 , vir_reg is 0
34272000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34272000: global: the phys_reg is 0x56f1000, map size is 256
34272000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34272000: global: [sn:107701] has 1 ready out of 2 sources. RTI 0)
34272000: global: [sn:0] canIssue <extra arg>%
34272000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34272000: system.cpu.rename: start rename dst regs------------------------------------------------
34272000: system.cpu.rename: toIEWIndex inst pc is (0x17720=>0x17724).(0=>1)
34272000: system.cpu.rename: Activity this cycle.
34272000: system.cpu.rename: remove commited inst finish
34272000: system.cpu.iew: Issue: Processing [tid:0]
34272000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17640=>0x17644).(0=>1) [sn:107692] [tid:0] to IQ.
34272000: system.cpu.iq: Adding instruction [sn:107692] PC (0x17640=>0x17644).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 1
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 1
34272000: system.cpu.iq: renamed vir reg is 166
34272000: system.cpu.iq: phys_reg is NULL
34272000: system.cpu.iq: iq checkpoint 2
34272000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17640=>0x17644).(0=>1) opclass:1 [sn:107692].
34272000: system.cpu.iq: addIfReady checkpoint 0
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17644=>0x17648).(0=>1) [sn:107693] [tid:0] to IQ.
34272000: system.cpu.iq: Adding instruction [sn:107693] PC (0x17644=>0x17648).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 1
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 1
34272000: system.cpu.iq: renamed vir reg is 199
34272000: system.cpu.iq: phys_reg is NULL
34272000: system.cpu.iq: iq checkpoint 2
34272000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17644=>0x17648).(0=>1) opclass:1 [sn:107693].
34272000: system.cpu.iq: addIfReady checkpoint 0
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17648=>0x1764c).(0=>1) [sn:107694] [tid:0] to IQ.
34272000: system.cpu.iq: Adding instruction [sn:107694] PC (0x17648=>0x1764c).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 2
34272000: system.cpu.iq: Instruction PC (0x17648=>0x1764c).(0=>1) has src reg 49 that is being added to the dependency chain.
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 0
34272000: system.cpu.iq: iq checkpoint 2
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1764c=>0x17650).(0=>1) [sn:107695] [tid:0] to IQ.
34272000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34272000: system.cpu.iew.lsq.thread0: Inserting load PC (0x1764c=>0x17650).(0=>1), idx:22 [sn:107695]
34272000: system.cpu.iq: Adding instruction [sn:107695] PC (0x1764c=>0x17650).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 1
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 1
34272000: system.cpu.iq: renamed vir reg is 124
34272000: system.cpu.iq: phys_reg is NULL
34272000: system.cpu.iq: iq checkpoint 2
34272000: global: Inst 0x1764c with index 403 had no SSID
34272000: system.cpu.memDep0: No dependency for inst PC (0x1764c=>0x17650).(0=>1) [sn:107695].
34272000: system.cpu.memDep0: Adding instruction [sn:107695] to the ready list.
34272000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x1764c=>0x17650).(0=>1) opclass:47 [sn:107695].
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17650=>0x17654).(0=>1) [sn:107696] [tid:0] to IQ.
34272000: system.cpu.iq: Adding instruction [sn:107696] PC (0x17650=>0x17654).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 2
34272000: system.cpu.iq: Instruction PC (0x17650=>0x17654).(0=>1) has src reg 124 that is being added to the dependency chain.
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 0
34272000: system.cpu.iq: iq checkpoint 2
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17654=>0x17658).(0=>1) [sn:107697] [tid:0] to IQ.
34272000: system.cpu.iq: Adding instruction [sn:107697] PC (0x17654=>0x17658).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 1
34272000: global: look up arch_reg is 14 , vir_reg is 106
34272000: global: lookup vir map for physical reg,vir_reg is 106 freelist freenum is 38
34272000: global: the phys_reg is 0x56f1054, map size is 256
34272000: system.cpu.iq: Instruction PC (0x17654=>0x17658).(0=>1) has arch_reg 14 vir_src reg 106 phys_reg 7 that became ready before it reached the IQ.
34272000: global: idx is 0 , vir_renamed_src is 106, phys_renamed_src is 7
34272000: global: [sn:107697] has 1 ready out of 1 sources. RTI 0)
34272000: global: [sn:1] canIssue <extra arg>%
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 1
34272000: system.cpu.iq: renamed vir reg is 157
34272000: system.cpu.iq: phys_reg is NULL
34272000: system.cpu.iq: iq checkpoint 2
34272000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17654=>0x17658).(0=>1) opclass:1 [sn:107697].
34272000: system.cpu.iq: addIfReady checkpoint 0
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17658=>0x1765c).(0=>1) [sn:107698] [tid:0] to IQ.
34272000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34272000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17658=>0x1765c).(0=>1), idx:23 [sn:107698]
34272000: system.cpu.iq: Adding instruction [sn:107698] PC (0x17658=>0x1765c).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 1
34272000: system.cpu.iq: Instruction PC (0x17658=>0x1765c).(0=>1) has src reg 199 that is being added to the dependency chain.
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 1
34272000: system.cpu.iq: renamed vir reg is 44
34272000: system.cpu.iq: phys_reg is NULL
34272000: system.cpu.iq: iq checkpoint 2
34272000: global: Inst 0x17658 with index 406 had no SSID
34272000: system.cpu.memDep0: No dependency for inst PC (0x17658=>0x1765c).(0=>1) [sn:107698].
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1765c=>0x17660).(0=>1) [sn:107699] [tid:0] to IQ.
34272000: system.cpu.iq: Adding instruction [sn:107699] PC (0x1765c=>0x17660).(0=>1) to the IQ.
34272000: system.cpu.iq: iq checkpoint 0
34272000: system.cpu.iq: total_src_regs is 2
34272000: system.cpu.iq: Instruction PC (0x1765c=>0x17660).(0=>1) has src reg 157 that is being added to the dependency chain.
34272000: system.cpu.iq: iq checkpoint 1
34272000: system.cpu.iq: total dest regs is 0
34272000: system.cpu.iq: iq checkpoint 2
34272000: system.cpu.iew: add to iq end
34272000: system.cpu.iew: Execute: Executing instructions from IQ.
34272000: system.cpu.iew: Execute: Processing PC (0x17614=>0x17618).(0=>1), [tid:0] [sn:107681].
34272000: system.cpu.iew: iew checkpoint 0
34272000: system.cpu.iew: Execute: Calculating address for memory reference.
34272000: system.cpu.iew.lsq.thread0: Executing store PC (0x17614=>0x17618).(0=>1) [sn:107681]
34272000: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272000: global: RegFile: Access to int register 10, has data 0x1d218
34272000: system.cpu.iew.lsq.thread0: Doing write to store idx 12, addr 0x11e18 | storeHead:1 [sn:107681]
34272000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34272000: system.cpu.iew: Activity this cycle.
34272000: system.cpu.iew: Execute: Executing instructions from IQ.
34272000: system.cpu.iew: Execute: Processing PC (0x17618=>0x1761c).(0=>1), [tid:0] [sn:107682].
34272000: system.cpu.iew: iew checkpoint 0
34272000: system.cpu.iew: Execute: Calculating address for memory reference.
34272000: system.cpu.iew.lsq.thread0: Executing store PC (0x17618=>0x1761c).(0=>1) [sn:107682]
34272000: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272000: global: RegFile: Access to int register 27, has data 0x2
34272000: system.cpu.iew.lsq.thread0: Doing write to store idx 13, addr 0x11e10 | storeHead:1 [sn:107682]
34272000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34272000: system.cpu.iew: Activity this cycle.
34272000: system.cpu.iew: Execute: Executing instructions from IQ.
34272000: system.cpu.iew: Execute: Processing PC (0x1761c=>0x17620).(0=>1), [tid:0] [sn:107683].
34272000: system.cpu.iew: iew checkpoint 0
34272000: system.cpu.iew: Execute: Calculating address for memory reference.
34272000: system.cpu.iew.lsq.thread0: Executing store PC (0x1761c=>0x17620).(0=>1) [sn:107683]
34272000: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272000: global: RegFile: Access to int register 15, has data 0x1
34272000: system.cpu.iew.lsq.thread0: Doing write to store idx 14, addr 0x11e08 | storeHead:1 [sn:107683]
34272000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34272000: system.cpu.iew: Activity this cycle.
34272000: system.cpu.iew: Execute: Executing instructions from IQ.
34272000: system.cpu.iew: Execute: Processing PC (0x17620=>0x17624).(0=>1), [tid:0] [sn:107684].
34272000: system.cpu.iew: iew checkpoint 0
34272000: system.cpu.iew: Execute: Calculating address for memory reference.
34272000: system.cpu.iew.lsq.thread0: Executing store PC (0x17620=>0x17624).(0=>1) [sn:107684]
34272000: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272000: global: RegFile: Access to int register 85, has data 0x43
34272000: system.cpu.iew.lsq.thread0: Doing write to store idx 15, addr 0x11e00 | storeHead:1 [sn:107684]
34272000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34272000: system.cpu.iew: Activity this cycle.
34272000: system.cpu.iew: Execute: Executing instructions from IQ.
34272000: system.cpu.iew: Execute: Processing PC (0x17638=>0x1763c).(0=>1), [tid:0] [sn:107690].
34272000: system.cpu.iew: iew checkpoint 0
34272000: system.cpu.iew: iew checkpoint 1 before exe
34272000: global: RegFile: Access to int register 7, has data 0x2889
34272000: global: the arch_reg is 15 , the vir reg is 49
34272000: global: look up arch_reg is 15 , vir_reg is 49
34272000: global: lookup vir map for physical reg,vir_reg is 49 freelist freenum is 38
34272000: global: the phys_reg is 0, map size is 256
34272000: global: get dest phys reg is 44
34272000: global: regval is 8
34272000: system.cpu: phys_reg is 44, val is 8
34272000: global: RegFile: Setting int register 44 to 0x8
34272000: global: setScalarResult
34272000: global: get into ~InstResult
34272000: system.cpu.iew: iew checkpoint 2 after exe
34272000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34272000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34272000: system.cpu.iew: Sending instructions to commit, [sn:107681] PC (0x17614=>0x17618).(0=>1).
34272000: system.cpu.iq: Waking dependents of completed instruction.
34272000: system.cpu.iq: Completing mem instruction PC: (0x17614=>0x17618).(0=>1) [sn:107681]
34272000: system.cpu.memDep0: Completed mem instruction PC (0x17614=>0x17618).(0=>1) [sn:107681].
34272000: system.cpu.iew: writebackInsts checkpoint 1
34272000: system.cpu.iew: Sending instructions to commit, [sn:107682] PC (0x17618=>0x1761c).(0=>1).
34272000: system.cpu.iq: Waking dependents of completed instruction.
34272000: system.cpu.iq: Completing mem instruction PC: (0x17618=>0x1761c).(0=>1) [sn:107682]
34272000: system.cpu.memDep0: Completed mem instruction PC (0x17618=>0x1761c).(0=>1) [sn:107682].
34272000: system.cpu.iew: writebackInsts checkpoint 1
34272000: system.cpu.iew: Sending instructions to commit, [sn:107683] PC (0x1761c=>0x17620).(0=>1).
34272000: system.cpu.iq: Waking dependents of completed instruction.
34272000: system.cpu.iq: Completing mem instruction PC: (0x1761c=>0x17620).(0=>1) [sn:107683]
34272000: system.cpu.memDep0: Completed mem instruction PC (0x1761c=>0x17620).(0=>1) [sn:107683].
34272000: system.cpu.iew: writebackInsts checkpoint 1
34272000: system.cpu.iew: Sending instructions to commit, [sn:107684] PC (0x17620=>0x17624).(0=>1).
34272000: system.cpu.iq: Waking dependents of completed instruction.
34272000: system.cpu.iq: Completing mem instruction PC: (0x17620=>0x17624).(0=>1) [sn:107684]
34272000: system.cpu.memDep0: Completed mem instruction PC (0x17620=>0x17624).(0=>1) [sn:107684].
34272000: system.cpu.iew: writebackInsts checkpoint 1
34272000: system.cpu.iew: Sending instructions to commit, [sn:107690] PC (0x17638=>0x1763c).(0=>1).
34272000: system.cpu.iq: Waking dependents of completed instruction.
34272000: system.cpu.iq: Waking any dependents on vir_reg is 49(flat:49) and phys register 44 (IntRegClass).
34272000: system.cpu.iq: Waking up a dependent instruction, [sn:107694] PC (0x17648=>0x1764c).(0=>1).
34272000: global: reWritePhysRegs rewrite vir_reg 49 to phys_reg 44
34272000: global: [sn:107694] has 2 ready out of 2 sources. RTI 0)
34272000: global: [sn:1] canIssue <extra arg>%
34272000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17648=>0x1764c).(0=>1) opclass:1 [sn:107694].
34272000: system.cpu.iq: addIfReady checkpoint 0
34272000: system.cpu.iew: writebackInsts checkpoint 1
34272000: system.cpu.iew: Setting virtual Destination Register 49
34272000: system.cpu.scoreboard: 1 setreg phys_reg is 49
34272000: system.cpu.scoreboard: Setting reg 49 as ready
34272000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17624=>0x17628).(0=>1) [sn:107685]
34272000: system.cpu.memDep0: Issuing instruction PC 0x17624 [sn:107685].
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17628=>0x1762c).(0=>1) [sn:107686]
34272000: system.cpu.memDep0: Issuing instruction PC 0x17628 [sn:107686].
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1762c=>0x17630).(0=>1) [sn:107687]
34272000: system.cpu.memDep0: Issuing instruction PC 0x1762c [sn:107687].
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17630=>0x17634).(0=>1) [sn:107688]
34272000: system.cpu.memDep0: Issuing instruction PC 0x17630 [sn:107688].
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17640=>0x17644).(0=>1) [sn:107692]
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17644=>0x17648).(0=>1) [sn:107693]
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17648=>0x1764c).(0=>1) [sn:107694]
34272000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17654=>0x17658).(0=>1) [sn:107697]
34272000: system.cpu.iew: Processing [tid:0]
34272000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34272000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34272000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34272000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34272000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34272000: system.cpu.iew: IQ has 30 free entries (Can schedule: 1).  LQ has 18 free entries. SQ has 13 free entries.
34272000: system.cpu.iew: Activity this cycle.
34272000: system.cpu.commit: Getting instructions from Rename stage.
34272000: system.cpu.commit: Trying to commit instructions in the ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x175fc=>0x17600).(0=>1), [sn:107675] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x175f8=>0x175fc).(0=>1), [sn:107674] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x17604=>0x17608).(0=>1), [sn:107677] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x17608=>0x1760c).(0=>1), [sn:107678] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x1760c=>0x17610).(0=>1), [sn:107679] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x17610=>0x17614).(0=>1), [sn:107680] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Marking PC (0x1763c=>0x17640).(0=>1), [sn:107691] ready within ROB.
34272000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34272000: system.cpu.commit: [tid:0]: ROB has 80 insts & 112 free entries.
34272000: system.cpu: FullO3CPU tick checkpoint 0
34272000: system.cpu: FullO3CPU tick checkpoint 0.1
34272000: system.cpu: FullO3CPU tick checkpoint 0.2
34272000: system.cpu: FullO3CPU tick checkpoint 0.3
34272000: system.cpu: FullO3CPU tick checkpoint 0.4
34272000: global: ~DefaultIEWDefaultCommit()
34272000: global: DefaultIEWDefaultCommit()
34272000: system.cpu: FullO3CPU tick checkpoint 0.5
34272000: system.cpu: Activity: 11
34272000: system.cpu: FullO3CPU tick checkpoint 1
34272000: system.cpu: FullO3CPU tick checkpoint 2
34272000: system.cpu: Scheduling next tick!
34272500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34272500: system.cpu.fetch: Running stage.
34272500: system.cpu.fetch: There are no more threads available to fetch from.
34272500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34272500: system.cpu.decode: Processing [tid:0]
34272500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34272500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107702] with PC (0x17898=>0x1789c).(0=>1)
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107703] with PC (0x1789c=>0x178a0).(0=>1)
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107704] with PC (0x178a0=>0x178a4).(0=>1)
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107705] with PC (0x178a4=>0x178a8).(0=>1)
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107706] with PC (0x178a8=>0x178ac).(0=>1)
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107707] with PC (0x178ac=>0x178b0).(0=>1)
34272500: system.cpu.decode: [tid:0]: Processing instruction [sn:107708] with PC (0x178b0=>0x178b4).(0=>1)
34272500: system.cpu.decode: Activity this cycle.
34272500: system.cpu: Activity: 12
34272500: system.cpu.rename: Processing [tid:0]
34272500: system.cpu.rename: [tid:0]: Free IQ: 30, Free ROB: 112, Free LQ: 18, Free SQ: 13, FreeRM 31(182 224 255 31 0)
34272500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34272500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 2, loads dispatchedToLQ: 2
34272500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34272500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34272500: system.cpu.rename: remove commited inst finish
34272500: system.cpu.iew: Issue: Processing [tid:0]
34272500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17624=>0x17628).(0=>1), [tid:0] [sn:107685].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: Execute: Calculating address for memory reference.
34272500: system.cpu.iew.lsq.thread0: Executing store PC (0x17624=>0x17628).(0=>1) [sn:107685]
34272500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272500: global: RegFile: Access to int register 0, has data 0
34272500: system.cpu.iew.lsq.thread0: Doing write to store idx 16, addr 0x11de8 | storeHead:1 [sn:107685]
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34272500: system.cpu.iew: Activity this cycle.
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17628=>0x1762c).(0=>1), [tid:0] [sn:107686].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: Execute: Calculating address for memory reference.
34272500: system.cpu.iew.lsq.thread0: Executing store PC (0x17628=>0x1762c).(0=>1) [sn:107686]
34272500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272500: global: RegFile: Access to int register 0, has data 0
34272500: system.cpu.iew.lsq.thread0: Doing write to store idx 17, addr 0x11de0 | storeHead:1 [sn:107686]
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34272500: system.cpu.iew: Activity this cycle.
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x1762c=>0x17630).(0=>1), [tid:0] [sn:107687].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: Execute: Calculating address for memory reference.
34272500: system.cpu.iew.lsq.thread0: Executing store PC (0x1762c=>0x17630).(0=>1) [sn:107687]
34272500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272500: global: RegFile: Access to int register 0, has data 0
34272500: system.cpu.iew.lsq.thread0: Doing write to store idx 18, addr 0x11dd8 | storeHead:1 [sn:107687]
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34272500: system.cpu.iew: Activity this cycle.
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17630=>0x17634).(0=>1), [tid:0] [sn:107688].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: Execute: Calculating address for memory reference.
34272500: system.cpu.iew.lsq.thread0: Executing store PC (0x17630=>0x17634).(0=>1) [sn:107688]
34272500: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34272500: global: RegFile: Access to int register 0, has data 0
34272500: system.cpu.iew.lsq.thread0: Doing write to store idx 19, addr 0x11dd0 | storeHead:1 [sn:107688]
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34272500: system.cpu.iew: Activity this cycle.
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17640=>0x17644).(0=>1), [tid:0] [sn:107692].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: iew checkpoint 1 before exe
34272500: global: RegFile: Access to int register 10, has data 0x1d218
34272500: global: the arch_reg is 22 , the vir reg is 166
34272500: global: look up arch_reg is 22 , vir_reg is 166
34272500: global: lookup vir map for physical reg,vir_reg is 166 freelist freenum is 38
34272500: global: the phys_reg is 0, map size is 256
34272500: global: get dest phys reg is 10
34272500: global: regval is 119320
34272500: system.cpu: phys_reg is 10, val is 119320
34272500: global: RegFile: Setting int register 10 to 0x1d218
34272500: global: setScalarResult
34272500: global: get into ~InstResult
34272500: system.cpu.iew: iew checkpoint 2 after exe
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17644=>0x17648).(0=>1), [tid:0] [sn:107693].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: iew checkpoint 1 before exe
34272500: global: RegFile: Access to int register 143, has data 0x7ffffffffffffe38
34272500: global: the arch_reg is 21 , the vir reg is 199
34272500: global: look up arch_reg is 21 , vir_reg is 199
34272500: global: lookup vir map for physical reg,vir_reg is 199 freelist freenum is 38
34272500: global: the phys_reg is 0, map size is 256
34272500: global: get dest phys reg is 143
34272500: global: regval is 9223372036854775352
34272500: system.cpu: phys_reg is 143, val is 9223372036854775352
34272500: global: RegFile: Setting int register 143 to 0x7ffffffffffffe38
34272500: global: setScalarResult
34272500: global: get into ~InstResult
34272500: system.cpu.iew: iew checkpoint 2 after exe
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 5
wbActual:5
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17648=>0x1764c).(0=>1), [tid:0] [sn:107694].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: iew checkpoint 1 before exe
34272500: global: RegFile: Access to int register 44, has data 0x8
34272500: global: RegFile: Access to int register 0, has data 0
34272500: system.cpu.iew: iew checkpoint 2 after exe
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 6
wbActual:6
34272500: system.cpu.iew: Execute: Executing instructions from IQ.
34272500: system.cpu.iew: Execute: Processing PC (0x17654=>0x17658).(0=>1), [tid:0] [sn:107697].
34272500: system.cpu.iew: iew checkpoint 0
34272500: system.cpu.iew: iew checkpoint 1 before exe
34272500: global: RegFile: Access to int register 7, has data 0x2889
34272500: global: the arch_reg is 15 , the vir reg is 157
34272500: global: look up arch_reg is 15 , vir_reg is 157
34272500: global: lookup vir map for physical reg,vir_reg is 157 freelist freenum is 38
34272500: global: the phys_reg is 0, map size is 256
34272500: global: get dest phys reg is 0
34272500: global: regval is 0
34272500: system.cpu: phys_reg is 0, val is 0
34272500: global: RegFile: Setting int register 0 to 0
34272500: global: setScalarResult
34272500: global: get into ~InstResult
34272500: system.cpu.iew: iew checkpoint 2 after exe
34272500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 7
wbActual:7
34272500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34272500: system.cpu.iew: Sending instructions to commit, [sn:107685] PC (0x17624=>0x17628).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Completing mem instruction PC: (0x17624=>0x17628).(0=>1) [sn:107685]
34272500: system.cpu.memDep0: Completed mem instruction PC (0x17624=>0x17628).(0=>1) [sn:107685].
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Sending instructions to commit, [sn:107686] PC (0x17628=>0x1762c).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Completing mem instruction PC: (0x17628=>0x1762c).(0=>1) [sn:107686]
34272500: system.cpu.memDep0: Completed mem instruction PC (0x17628=>0x1762c).(0=>1) [sn:107686].
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Sending instructions to commit, [sn:107687] PC (0x1762c=>0x17630).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Completing mem instruction PC: (0x1762c=>0x17630).(0=>1) [sn:107687]
34272500: system.cpu.memDep0: Completed mem instruction PC (0x1762c=>0x17630).(0=>1) [sn:107687].
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Sending instructions to commit, [sn:107688] PC (0x17630=>0x17634).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Completing mem instruction PC: (0x17630=>0x17634).(0=>1) [sn:107688]
34272500: system.cpu.memDep0: Completed mem instruction PC (0x17630=>0x17634).(0=>1) [sn:107688].
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Sending instructions to commit, [sn:107692] PC (0x17640=>0x17644).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Waking any dependents on vir_reg is 166(flat:166) and phys register 10 (IntRegClass).
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Setting virtual Destination Register 166
34272500: system.cpu.scoreboard: 1 setreg phys_reg is 166
34272500: system.cpu.scoreboard: Setting reg 166 as ready
34272500: system.cpu.iew: Sending instructions to commit, [sn:107693] PC (0x17644=>0x17648).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Waking any dependents on vir_reg is 199(flat:199) and phys register 143 (IntRegClass).
34272500: system.cpu.iq: Waking up a dependent instruction, [sn:107698] PC (0x17658=>0x1765c).(0=>1).
34272500: global: reWritePhysRegs rewrite vir_reg 199 to phys_reg 143
34272500: global: [sn:107698] has 1 ready out of 1 sources. RTI 0)
34272500: global: [sn:1] canIssue <extra arg>%
34272500: system.cpu.iq: Checking if memory instruction can issue.
34272500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17658=>0x1765c).(0=>1) [sn:107698].
34272500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34272500: system.cpu.memDep0: Adding instruction [sn:107698] to the ready list.
34272500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17658=>0x1765c).(0=>1) opclass:47 [sn:107698].
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Setting virtual Destination Register 199
34272500: system.cpu.scoreboard: 1 setreg phys_reg is 199
34272500: system.cpu.scoreboard: Setting reg 199 as ready
34272500: system.cpu.iew: Sending instructions to commit, [sn:107694] PC (0x17648=>0x1764c).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Sending instructions to commit, [sn:107697] PC (0x17654=>0x17658).(0=>1).
34272500: system.cpu.iq: Waking dependents of completed instruction.
34272500: system.cpu.iq: Waking any dependents on vir_reg is 157(flat:157) and phys register 0 (IntRegClass).
34272500: system.cpu.iq: Waking up a dependent instruction, [sn:107699] PC (0x1765c=>0x17660).(0=>1).
34272500: global: reWritePhysRegs rewrite vir_reg 157 to phys_reg 0
34272500: global: [sn:107699] has 2 ready out of 2 sources. RTI 0)
34272500: global: [sn:1] canIssue <extra arg>%
34272500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1765c=>0x17660).(0=>1) opclass:1 [sn:107699].
34272500: system.cpu.iq: addIfReady checkpoint 0
34272500: system.cpu.iew: writebackInsts checkpoint 1
34272500: system.cpu.iew: Setting virtual Destination Register 157
34272500: system.cpu.scoreboard: 1 setreg phys_reg is 157
34272500: system.cpu.scoreboard: Setting reg 157 as ready
34272500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34272500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17634=>0x17638).(0=>1) [sn:107689]
34272500: system.cpu.memDep0: Issuing instruction PC 0x17634 [sn:107689].
34272500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1764c=>0x17650).(0=>1) [sn:107695]
34272500: system.cpu.memDep0: Issuing instruction PC 0x1764c [sn:107695].
34272500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17658=>0x1765c).(0=>1) [sn:107698]
34272500: system.cpu.memDep0: Issuing instruction PC 0x17658 [sn:107698].
34272500: system.cpu.iq: Thread 0: Issuing instruction PC (0x1765c=>0x17660).(0=>1) [sn:107699]
34272500: system.cpu.iew: Processing [tid:0]
34272500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34272500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34272500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34272500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34272500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34272500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 18 free entries. SQ has 13 free entries.
34272500: system.cpu.iew: IEW switching to idle
34272500: system.cpu.iew: Deactivating stage.
34272500: system.cpu: Activity: 11
34272500: system.cpu.iew: Activity this cycle.
34272500: system.cpu.commit: Getting instructions from Rename stage.
34272500: system.cpu.commit: Inserting PC (0x1771c=>0x17720).(0=>1) [sn:107700] [tid:0] into ROB.
34272500: system.cpu.rob: Adding inst PC (0x1771c=>0x17720).(0=>1) to the ROB.
34272500: system.cpu.rob: [tid:0] Now has 81 instructions.
34272500: system.cpu.commit: Inserting PC (0x17720=>0x17724).(0=>1) [sn:107701] [tid:0] into ROB.
34272500: system.cpu.rob: Adding inst PC (0x17720=>0x17724).(0=>1) to the ROB.
34272500: system.cpu.rob: [tid:0] Now has 82 instructions.
34272500: system.cpu.commit: Trying to commit instructions in the ROB.
34272500: system.cpu.commit: [tid:0]: Marking PC (0x17614=>0x17618).(0=>1), [sn:107681] ready within ROB.
34272500: system.cpu.commit: [tid:0]: Marking PC (0x17618=>0x1761c).(0=>1), [sn:107682] ready within ROB.
34272500: system.cpu.commit: [tid:0]: Marking PC (0x1761c=>0x17620).(0=>1), [sn:107683] ready within ROB.
34272500: system.cpu.commit: [tid:0]: Marking PC (0x17620=>0x17624).(0=>1), [sn:107684] ready within ROB.
34272500: system.cpu.commit: [tid:0]: Marking PC (0x17638=>0x1763c).(0=>1), [sn:107690] ready within ROB.
34272500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34272500: system.cpu.commit: [tid:0]: ROB has 82 insts & 110 free entries.
34272500: system.cpu.commit: Activity This Cycle.
34272500: system.cpu: FullO3CPU tick checkpoint 0
34272500: system.cpu: FullO3CPU tick checkpoint 0.1
34272500: system.cpu: FullO3CPU tick checkpoint 0.2
34272500: system.cpu: FullO3CPU tick checkpoint 0.3
34272500: system.cpu: FullO3CPU tick checkpoint 0.4
34272500: global: ~DefaultIEWDefaultCommit()
34272500: global: DefaultIEWDefaultCommit()
34272500: system.cpu: FullO3CPU tick checkpoint 0.5
34272500: system.cpu: Activity: 10
34272500: system.cpu: FullO3CPU tick checkpoint 1
34272500: system.cpu: FullO3CPU tick checkpoint 2
34272500: system.cpu: Scheduling next tick!
34273000: system.cpu.icache_port: Fetch unit received timing
34273000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34273000: system.cpu: CPU already running.
34273000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34273000: system.cpu.fetch: Activating stage.
34273000: system.cpu: Activity: 11
34273000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34273000: system.cpu.fetch: Running stage.
34273000: system.cpu.fetch: Attempting to fetch from [tid:0]
34273000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34273000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34273000: global: Requesting bytes 0x0084b903 from address 0x17930
34273000: global: Decoding instruction 0x0084b903 at address 0x17930
34273000: global: DynInst: [sn:107709] Instruction created. Instcount for system.cpu = 90
34273000: system.cpu.fetch: [tid:0]: Instruction PC 0x17930 (0) created [sn:107709].
34273000: system.cpu.fetch: [tid:0]: Instruction is: ld s2, 8(s1)
34273000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34273000: global: Requesting bytes 0x0004bd83 from address 0x17934
34273000: global: Decoding instruction 0x0004bd83 at address 0x17934
34273000: global: DynInst: [sn:107710] Instruction created. Instcount for system.cpu = 91
34273000: system.cpu.fetch: [tid:0]: Instruction PC 0x17934 (0) created [sn:107710].
34273000: system.cpu.fetch: [tid:0]: Instruction is: ld s11, 0(s1)
34273000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34273000: global: Requesting bytes 0x01048493 from address 0x17938
34273000: global: Decoding instruction 0x01048493 at address 0x17938
34273000: global: DynInst: [sn:107711] Instruction created. Instcount for system.cpu = 92
34273000: system.cpu.fetch: [tid:0]: Instruction PC 0x17938 (0) created [sn:107711].
34273000: system.cpu.fetch: [tid:0]: Instruction is: addi s1, s1, 16
34273000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34273000: global: Requesting bytes 0xfe090ae3 from address 0x1793c
34273000: global: Decoding instruction 0xfe090ae3 at address 0x1793c
34273000: global: DynInst: [sn:107712] Instruction created. Instcount for system.cpu = 93
34273000: system.cpu.fetch: [tid:0]: Instruction PC 0x1793c (0) created [sn:107712].
34273000: system.cpu.fetch: [tid:0]: Instruction is: beq s2, zero, -12
34273000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34273000: system.cpu.fetch: [tid:0]: [sn:107712]:Branch predicted to be not taken.
34273000: system.cpu.fetch: [tid:0]: [sn:107712] Branch predicted to go to (0x17940=>0x17944).(0=>1).
34273000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17940=>0x17944).(0=>1).
34273000: system.cpu.fetch: [tid:0] Fetching cache line 0x17940 for addr 0x17940
34273000: system.cpu: CPU already running.
34273000: system.cpu.fetch: Fetch: Doing instruction read.
34273000: system.cpu.fetch: [tid:0]: Doing Icache access.
34273000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34273000: system.cpu.fetch: Deactivating stage.
34273000: system.cpu: Activity: 10
34273000: system.cpu.fetch: [tid:0][sn:107709]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34273000: system.cpu.fetch: [tid:0][sn:107710]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34273000: system.cpu.fetch: [tid:0][sn:107711]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34273000: system.cpu.fetch: [tid:0][sn:107712]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34273000: system.cpu.fetch: Activity this cycle.
34273000: system.cpu: Activity: 11
34273000: system.cpu.decode: Processing [tid:0]
34273000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34273000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34273000: system.cpu.rename: Processing [tid:0]
34273000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 110, Free LQ: 18, Free SQ: 13, FreeRM 31(182 224 255 31 0)
34273000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34273000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 0, loads dispatchedToLQ: 0
34273000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34273000: system.cpu.rename: [tid:0]: 7 available instructions to send iew.
34273000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107702] with PC (0x17898=>0x1789c).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107702] has 1 ready out of 1 sources. RTI 0)
34273000: global: [sn:1] canIssue <extra arg>%
34273000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: renameDestRegs checkpoint 0
34273000: global: get into unified rename func
34273000: global: get into simple rename func with arch_reg is 18,map size is 33,freelist is XX
34273000: global: Renamed reg IntRegClass{18} to vir reg 159 (159) old mapping was 113 (113)
34273000: system.cpu.rename: Dest Rename result[0] is 159
34273000: system.cpu.scoreboard: get into unset reg func reg id is 159
34273000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 18 (IntRegClass) to virtual reg 159 phys_reg is NULL 0.
34273000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=43), [sn:107702]. PC (0x17898=>0x1789c).(0=>1)
34273000: global: idx is 0, renamd_virdest is 159, renamed_dest should be NULL and is 0, previous_rename is 113
34273000: system.cpu.rename: toIEWIndex inst pc is (0x17898=>0x1789c).(0=>1)
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107703] with PC (0x1789c=>0x178a0).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107703] has 1 ready out of 1 sources. RTI 0)
34273000: global: [sn:1] canIssue <extra arg>%
34273000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: renameDestRegs checkpoint 0
34273000: global: get into unified rename func
34273000: global: get into simple rename func with arch_reg is 20,map size is 33,freelist is XX
34273000: global: Renamed reg IntRegClass{20} to vir reg 234 (234) old mapping was 19 (19)
34273000: system.cpu.rename: Dest Rename result[0] is 234
34273000: system.cpu.scoreboard: get into unset reg func reg id is 234
34273000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 20 (IntRegClass) to virtual reg 234 phys_reg is NULL 0.
34273000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=44), [sn:107703]. PC (0x1789c=>0x178a0).(0=>1)
34273000: global: idx is 0, renamd_virdest is 234, renamed_dest should be NULL and is 0, previous_rename is 19
34273000: system.cpu.rename: toIEWIndex inst pc is (0x1789c=>0x178a0).(0=>1)
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107704] with PC (0x178a0=>0x178a4).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107704] has 1 ready out of 1 sources. RTI 0)
34273000: global: [sn:1] canIssue <extra arg>%
34273000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: renameDestRegs checkpoint 0
34273000: global: get into unified rename func
34273000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34273000: global: Renamed reg IntRegClass{10} to vir reg 28 (28) old mapping was 46 (46)
34273000: system.cpu.rename: Dest Rename result[0] is 28
34273000: system.cpu.scoreboard: get into unset reg func reg id is 28
34273000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 28 phys_reg is NULL 0.
34273000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=45), [sn:107704]. PC (0x178a0=>0x178a4).(0=>1)
34273000: global: idx is 0, renamd_virdest is 28, renamed_dest should be NULL and is 0, previous_rename is 46
34273000: system.cpu.rename: toIEWIndex inst pc is (0x178a0=>0x178a4).(0=>1)
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107705] with PC (0x178a4=>0x178a8).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107705] has 1 ready out of 1 sources. RTI 0)
34273000: global: [sn:1] canIssue <extra arg>%
34273000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: renameDestRegs checkpoint 0
34273000: global: get into unified rename func
34273000: global: get into simple rename func with arch_reg is 27,map size is 33,freelist is XX
34273000: global: Renamed reg IntRegClass{27} to vir reg 217 (217) old mapping was 201 (201)
34273000: system.cpu.rename: Dest Rename result[0] is 217
34273000: system.cpu.scoreboard: get into unset reg func reg id is 217
34273000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 27 (IntRegClass) to virtual reg 217 phys_reg is NULL 0.
34273000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=46), [sn:107705]. PC (0x178a4=>0x178a8).(0=>1)
34273000: global: idx is 0, renamd_virdest is 217, renamed_dest should be NULL and is 0, previous_rename is 201
34273000: system.cpu.rename: toIEWIndex inst pc is (0x178a4=>0x178a8).(0=>1)
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107706] with PC (0x178a8=>0x178ac).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107706] has 1 ready out of 1 sources. RTI 0)
34273000: global: [sn:1] canIssue <extra arg>%
34273000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: renameDestRegs checkpoint 0
34273000: global: get into unified rename func
34273000: global: get into simple rename func with arch_reg is 25,map size is 33,freelist is XX
34273000: global: Renamed reg IntRegClass{25} to vir reg 240 (240) old mapping was 80 (80)
34273000: system.cpu.rename: Dest Rename result[0] is 240
34273000: system.cpu.scoreboard: get into unset reg func reg id is 240
34273000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 25 (IntRegClass) to virtual reg 240 phys_reg is NULL 0.
34273000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=47), [sn:107706]. PC (0x178a8=>0x178ac).(0=>1)
34273000: global: idx is 0, renamd_virdest is 240, renamed_dest should be NULL and is 0, previous_rename is 80
34273000: system.cpu.rename: toIEWIndex inst pc is (0x178a8=>0x178ac).(0=>1)
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107707] with PC (0x178ac=>0x178b0).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107707] has 1 ready out of 1 sources. RTI 0)
34273000: global: [sn:1] canIssue <extra arg>%
34273000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: renameDestRegs checkpoint 0
34273000: global: get into unified rename func
34273000: global: get into simple rename func with arch_reg is 24,map size is 33,freelist is XX
34273000: global: Renamed reg IntRegClass{24} to vir reg 79 (79) old mapping was 186 (186)
34273000: system.cpu.rename: Dest Rename result[0] is 79
34273000: system.cpu.scoreboard: get into unset reg func reg id is 79
34273000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 24 (IntRegClass) to virtual reg 79 phys_reg is NULL 0.
34273000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=48), [sn:107707]. PC (0x178ac=>0x178b0).(0=>1)
34273000: global: idx is 0, renamd_virdest is 79, renamed_dest should be NULL and is 0, previous_rename is 186
34273000: system.cpu.rename: toIEWIndex inst pc is (0x178ac=>0x178b0).(0=>1)
34273000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34273000: system.cpu.rename: [tid:0]: Processing instruction [sn:107708] with PC (0x178b0=>0x178b4).(0=>1).
34273000: system.cpu.rename: start rename src regs------------------------------------------------
34273000: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 159
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 159
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 159
34273000: system.cpu.rename: [tid:0]:virtual Register 159 (phys: 159) is not allocated.
34273000: global: idx is 0, vir_src is 159, physical reg is not allocated yet
34273000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34273000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34273000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34273000: system.cpu.scoreboard: getreg phys_reg is 0
34273000: global: look up arch_reg is 0 , vir_reg is 0
34273000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1000, map size is 256
34273000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34273000: global: [sn:107708] has 1 ready out of 2 sources. RTI 0)
34273000: global: [sn:0] canIssue <extra arg>%
34273000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34273000: system.cpu.rename: start rename dst regs------------------------------------------------
34273000: system.cpu.rename: toIEWIndex inst pc is (0x178b0=>0x178b4).(0=>1)
34273000: system.cpu.rename: Activity this cycle.
34273000: system.cpu.rename: remove commited inst finish
34273000: system.cpu.iew: Issue: Processing [tid:0]
34273000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34273000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1771c=>0x17720).(0=>1) [sn:107700] [tid:0] to IQ.
34273000: system.cpu.iq: Adding instruction [sn:107700] PC (0x1771c=>0x17720).(0=>1) to the IQ.
34273000: system.cpu.iq: iq checkpoint 0
34273000: system.cpu.iq: total_src_regs is 1
34273000: system.cpu.iq: iq checkpoint 1
34273000: system.cpu.iq: total dest regs is 1
34273000: system.cpu.iq: renamed vir reg is 78
34273000: system.cpu.iq: phys_reg is NULL
34273000: system.cpu.iq: iq checkpoint 2
34273000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1771c=>0x17720).(0=>1) opclass:1 [sn:107700].
34273000: system.cpu.iq: addIfReady checkpoint 0
34273000: system.cpu.iew: add to iq end
34273000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17720=>0x17724).(0=>1) [sn:107701] [tid:0] to IQ.
34273000: system.cpu.iq: Adding instruction [sn:107701] PC (0x17720=>0x17724).(0=>1) to the IQ.
34273000: system.cpu.iq: iq checkpoint 0
34273000: system.cpu.iq: total_src_regs is 2
34273000: system.cpu.iq: Instruction PC (0x17720=>0x17724).(0=>1) has src reg 78 that is being added to the dependency chain.
34273000: system.cpu.iq: iq checkpoint 1
34273000: system.cpu.iq: total dest regs is 0
34273000: system.cpu.iq: iq checkpoint 2
34273000: system.cpu.iew: add to iq end
34273000: system.cpu.iew: Execute: Executing instructions from IQ.
34273000: system.cpu.iew: Execute: Processing PC (0x17634=>0x17638).(0=>1), [tid:0] [sn:107689].
34273000: system.cpu.iew: iew checkpoint 0
34273000: system.cpu.iew: Execute: Calculating address for memory reference.
34273000: system.cpu.iew.lsq.thread0: Executing store PC (0x17634=>0x17638).(0=>1) [sn:107689]
34273000: global: RegFile: Access to int register 245, has data 0x7ffffffffffffdb0
34273000: global: RegFile: Access to int register 0, has data 0
34273000: system.cpu.iew.lsq.thread0: Doing write to store idx 20, addr 0x11dc8 | storeHead:1 [sn:107689]
34273000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34273000: system.cpu.iew: Activity this cycle.
34273000: system.cpu.iew: Execute: Executing instructions from IQ.
34273000: system.cpu.iew: Execute: Processing PC (0x1764c=>0x17650).(0=>1), [tid:0] [sn:107695].
34273000: system.cpu.iew: iew checkpoint 0
34273000: system.cpu.iew: Execute: Calculating address for memory reference.
34273000: system.cpu.iew: iew is load checkpoint 1
34273000: system.cpu.iew.lsq.thread0: Executing load PC (0x1764c=>0x17650).(0=>1), [sn:107695]
34273000: global: RegFile: Access to int register 51, has data 0x1d800
34273000: system.cpu.iew.lsq.thread0: Read called, load idx: 22, store idx: 22, storeHead: 1 addr: 0xd818
34273000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107695] PC (0x1764c=>0x17650).(0=>1)
34273000: system.cpu.iew: Execute: Executing instructions from IQ.
34273000: system.cpu.iew: Execute: Processing PC (0x17658=>0x1765c).(0=>1), [tid:0] [sn:107698].
34273000: system.cpu.iew: iew checkpoint 0
34273000: system.cpu.iew: Execute: Calculating address for memory reference.
34273000: system.cpu.iew: iew is load checkpoint 1
34273000: system.cpu.iew.lsq.thread0: Executing load PC (0x17658=>0x1765c).(0=>1), [sn:107698]
34273000: global: RegFile: Access to int register 143, has data 0x7ffffffffffffe38
34273000: system.cpu.iew.lsq.thread0: Read called, load idx: 23, store idx: 22, storeHead: 1 addr: 0x11e38
34273000: system.cpu.iew.lsq.thread0: Forwarding from store idx 4 to load to addr 0x7ffffffffffffe38
34273000: system.cpu.iew: Execute: Executing instructions from IQ.
34273000: system.cpu.iew: Execute: Processing PC (0x1765c=>0x17660).(0=>1), [tid:0] [sn:107699].
34273000: system.cpu.iew: iew checkpoint 0
34273000: system.cpu.iew: iew checkpoint 1 before exe
34273000: global: RegFile: Access to int register 0, has data 0
34273000: global: RegFile: Access to int register 0, has data 0
34273000: system.cpu.iew: iew checkpoint 2 after exe
34273000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34273000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34273000: system.cpu.iew: Sending instructions to commit, [sn:107689] PC (0x17634=>0x17638).(0=>1).
34273000: system.cpu.iq: Waking dependents of completed instruction.
34273000: system.cpu.iq: Completing mem instruction PC: (0x17634=>0x17638).(0=>1) [sn:107689]
34273000: system.cpu.memDep0: Completed mem instruction PC (0x17634=>0x17638).(0=>1) [sn:107689].
34273000: system.cpu.iew: writebackInsts checkpoint 1
34273000: system.cpu.iew: Sending instructions to commit, [sn:107699] PC (0x1765c=>0x1771c).(0=>1).
34273000: system.cpu.iq: Waking dependents of completed instruction.
34273000: system.cpu.iew: writebackInsts checkpoint 1
34273000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34273000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1771c=>0x17720).(0=>1) [sn:107700]
34273000: system.cpu.iew: Processing [tid:0]
34273000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34273000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34273000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34273000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34273000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34273000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 18 free entries. SQ has 13 free entries.
34273000: system.cpu.iew: Activity this cycle.
34273000: system.cpu.commit: Getting instructions from Rename stage.
34273000: system.cpu.commit: Trying to commit instructions in the ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17624=>0x17628).(0=>1), [sn:107685] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17628=>0x1762c).(0=>1), [sn:107686] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x1762c=>0x17630).(0=>1), [sn:107687] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17630=>0x17634).(0=>1), [sn:107688] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17640=>0x17644).(0=>1), [sn:107692] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17644=>0x17648).(0=>1), [sn:107693] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17648=>0x1764c).(0=>1), [sn:107694] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Marking PC (0x17654=>0x17658).(0=>1), [sn:107697] ready within ROB.
34273000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34273000: system.cpu.commit: [tid:0]: ROB has 82 insts & 110 free entries.
34273000: system.cpu: FullO3CPU tick checkpoint 0
34273000: system.cpu: FullO3CPU tick checkpoint 0.1
34273000: system.cpu: FullO3CPU tick checkpoint 0.2
34273000: system.cpu: FullO3CPU tick checkpoint 0.3
34273000: system.cpu: FullO3CPU tick checkpoint 0.4
34273000: global: ~DefaultIEWDefaultCommit()
34273000: global: DefaultIEWDefaultCommit()
34273000: system.cpu: FullO3CPU tick checkpoint 0.5
34273000: system.cpu: Activity: 10
34273000: system.cpu: FullO3CPU tick checkpoint 1
34273000: system.cpu: FullO3CPU tick checkpoint 2
34273000: system.cpu: Scheduling next tick!
34273000: system.cpu: CPU already running.
34273000: global: the arch_reg is 9 , the vir reg is 44
34273000: global: look up arch_reg is 9 , vir_reg is 44
34273000: global: lookup vir map for physical reg,vir_reg is 44 freelist freenum is 38
34273000: global: the phys_reg is 0x56f1204, map size is 256
34273000: global: get dest phys reg is 169
34273000: global: regval is 9223372036854775376
34273000: system.cpu: phys_reg is 169, val is 9223372036854775376
34273000: global: RegFile: Setting int register 169 to 0x7ffffffffffffe50
34273000: global: setScalarResult
34273000: global: get into ~InstResult
34273000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34273000: system.cpu.iew: Activity this cycle.
34273000: system.cpu: Activity: 11
34273500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34273500: system.cpu.fetch: Running stage.
34273500: system.cpu.fetch: There are no more threads available to fetch from.
34273500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34273500: system.cpu.decode: Processing [tid:0]
34273500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34273500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34273500: system.cpu.decode: [tid:0]: Processing instruction [sn:107709] with PC (0x17930=>0x17934).(0=>1)
34273500: system.cpu.decode: [tid:0]: Processing instruction [sn:107710] with PC (0x17934=>0x17938).(0=>1)
34273500: system.cpu.decode: [tid:0]: Processing instruction [sn:107711] with PC (0x17938=>0x1793c).(0=>1)
34273500: system.cpu.decode: [tid:0]: Processing instruction [sn:107712] with PC (0x1793c=>0x17940).(0=>1)
34273500: system.cpu.decode: Activity this cycle.
34273500: system.cpu.rename: Processing [tid:0]
34273500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 110, Free LQ: 18, Free SQ: 13, FreeRM 31(176 224 255 31 0)
34273500: system.cpu.rename: [tid:0]: 9 instructions not yet in ROB
34273500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 0, loads dispatchedToLQ: 0
34273500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34273500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34273500: system.cpu.rename: remove commited inst finish
34273500: system.cpu.iew: Issue: Processing [tid:0]
34273500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34273500: system.cpu.iew: Execute: Executing instructions from IQ.
34273500: system.cpu.iew: Execute: Processing PC (0x1771c=>0x17720).(0=>1), [tid:0] [sn:107700].
34273500: system.cpu.iew: iew checkpoint 0
34273500: system.cpu.iew: iew checkpoint 1 before exe
34273500: global: RegFile: Access to int register 7, has data 0x2889
34273500: global: the arch_reg is 15 , the vir reg is 78
34273500: global: look up arch_reg is 15 , vir_reg is 78
34273500: global: lookup vir map for physical reg,vir_reg is 78 freelist freenum is 38
34273500: global: the phys_reg is 0x56f1420, map size is 256
34273500: global: get dest phys reg is 15
34273500: global: regval is 1
34273500: system.cpu: phys_reg is 15, val is 1
34273500: global: RegFile: Setting int register 15 to 0x1
34273500: global: setScalarResult
34273500: global: get into ~InstResult
34273500: system.cpu.iew: iew checkpoint 2 after exe
34273500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34273500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34273500: system.cpu.iew: Sending instructions to commit, [sn:107698] PC (0x17658=>0x1765c).(0=>1).
34273500: system.cpu.iq: Waking dependents of completed instruction.
34273500: system.cpu.iq: Completing mem instruction PC: (0x17658=>0x1765c).(0=>1) [sn:107698]
34273500: system.cpu.memDep0: Completed mem instruction PC (0x17658=>0x1765c).(0=>1) [sn:107698].
34273500: system.cpu.iq: Waking any dependents on vir_reg is 44(flat:44) and phys register 169 (IntRegClass).
34273500: system.cpu.iew: writebackInsts checkpoint 1
34273500: system.cpu.iew: Setting virtual Destination Register 44
34273500: system.cpu.scoreboard: 1 setreg phys_reg is 44
34273500: system.cpu.scoreboard: Setting reg 44 as ready
34273500: system.cpu.iew: Sending instructions to commit, [sn:107700] PC (0x1771c=>0x17720).(0=>1).
34273500: system.cpu.iq: Waking dependents of completed instruction.
34273500: system.cpu.iq: Waking any dependents on vir_reg is 78(flat:78) and phys register 15 (IntRegClass).
34273500: system.cpu.iq: Waking up a dependent instruction, [sn:107701] PC (0x17720=>0x17724).(0=>1).
34273500: global: reWritePhysRegs rewrite vir_reg 78 to phys_reg 15
34273500: global: [sn:107701] has 2 ready out of 2 sources. RTI 0)
34273500: global: [sn:1] canIssue <extra arg>%
34273500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17720=>0x17724).(0=>1) opclass:1 [sn:107701].
34273500: system.cpu.iq: addIfReady checkpoint 0
34273500: system.cpu.iew: writebackInsts checkpoint 1
34273500: system.cpu.iew: Setting virtual Destination Register 78
34273500: system.cpu.scoreboard: 1 setreg phys_reg is 78
34273500: system.cpu.scoreboard: Setting reg 78 as ready
34273500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34273500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17720=>0x17724).(0=>1) [sn:107701]
34273500: system.cpu.iew: Processing [tid:0]
34273500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34273500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34273500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34273500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34273500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34273500: system.cpu.iew: IQ has 37 free entries (Can schedule: 0).  LQ has 18 free entries. SQ has 13 free entries.
34273500: system.cpu.iew: Activity this cycle.
34273500: system.cpu.commit: Getting instructions from Rename stage.
34273500: system.cpu.commit: Inserting PC (0x17898=>0x1789c).(0=>1) [sn:107702] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x17898=>0x1789c).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 83 instructions.
34273500: system.cpu.commit: Inserting PC (0x1789c=>0x178a0).(0=>1) [sn:107703] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x1789c=>0x178a0).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 84 instructions.
34273500: system.cpu.commit: Inserting PC (0x178a0=>0x178a4).(0=>1) [sn:107704] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x178a0=>0x178a4).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 85 instructions.
34273500: system.cpu.commit: Inserting PC (0x178a4=>0x178a8).(0=>1) [sn:107705] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x178a4=>0x178a8).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 86 instructions.
34273500: system.cpu.commit: Inserting PC (0x178a8=>0x178ac).(0=>1) [sn:107706] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x178a8=>0x178ac).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 87 instructions.
34273500: system.cpu.commit: Inserting PC (0x178ac=>0x178b0).(0=>1) [sn:107707] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x178ac=>0x178b0).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 88 instructions.
34273500: system.cpu.commit: Inserting PC (0x178b0=>0x178b4).(0=>1) [sn:107708] [tid:0] into ROB.
34273500: system.cpu.rob: Adding inst PC (0x178b0=>0x178b4).(0=>1) to the ROB.
34273500: system.cpu.rob: [tid:0] Now has 89 instructions.
34273500: system.cpu.commit: Trying to commit instructions in the ROB.
34273500: system.cpu.commit: [tid:0]: Marking PC (0x17634=>0x17638).(0=>1), [sn:107689] ready within ROB.
34273500: system.cpu.commit: [tid:0]: Marking PC (0x1765c=>0x1771c).(0=>1), [sn:107699] ready within ROB.
34273500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34273500: system.cpu.commit: [tid:0]: ROB has 89 insts & 103 free entries.
34273500: system.cpu.commit: Activity This Cycle.
34273500: system.cpu: FullO3CPU tick checkpoint 0
34273500: system.cpu: FullO3CPU tick checkpoint 0.1
34273500: system.cpu: FullO3CPU tick checkpoint 0.2
34273500: system.cpu: FullO3CPU tick checkpoint 0.3
34273500: system.cpu: FullO3CPU tick checkpoint 0.4
34273500: global: ~DefaultIEWDefaultCommit()
34273500: global: DefaultIEWDefaultCommit()
34273500: system.cpu: FullO3CPU tick checkpoint 0.5
34273500: system.cpu: Activity: 10
34273500: system.cpu: FullO3CPU tick checkpoint 1
34273500: system.cpu: FullO3CPU tick checkpoint 2
34273500: system.cpu: Scheduling next tick!
34274000: system.cpu: CPU already running.
34274000: global: the arch_reg is 15 , the vir reg is 124
34274000: global: look up arch_reg is 15 , vir_reg is 124
34274000: global: lookup vir map for physical reg,vir_reg is 124 freelist freenum is 38
34274000: global: the phys_reg is 0, map size is 256
34274000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34274000: global: get dest phys reg is 97
34274000: global: regval is 137088
34274000: system.cpu: phys_reg is 97, val is 137088
34274000: global: RegFile: Setting int register 97 to 0x21780
34274000: global: setScalarResult
34274000: global: get into ~InstResult
34274000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34274000: system.cpu.iew: Activity this cycle.
34274000: system.cpu: Activity: 11
34274000: system.cpu.icache_port: Fetch unit received timing
34274000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34274000: system.cpu: CPU already running.
34274000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34274000: system.cpu.fetch: Activating stage.
34274000: system.cpu: Activity: 12
34274000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34274000: system.cpu.fetch: Running stage.
34274000: system.cpu.fetch: Attempting to fetch from [tid:0]
34274000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34274000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34274000: global: Requesting bytes 0x00090613 from address 0x17940
34274000: global: Decoding instruction 0x00090613 at address 0x17940
34274000: global: DynInst: [sn:107713] Instruction created. Instcount for system.cpu = 94
34274000: system.cpu.fetch: [tid:0]: Instruction PC 0x17940 (0) created [sn:107713].
34274000: system.cpu.fetch: [tid:0]: Instruction is: addi a2, s2, 0
34274000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34274000: global: Requesting bytes 0x000c8593 from address 0x17944
34274000: global: Decoding instruction 0x000c8593 at address 0x17944
34274000: global: DynInst: [sn:107714] Instruction created. Instcount for system.cpu = 95
34274000: system.cpu.fetch: [tid:0]: Instruction PC 0x17944 (0) created [sn:107714].
34274000: system.cpu.fetch: [tid:0]: Instruction is: addi a1, s9, 0
34274000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34274000: global: Requesting bytes 0x000d8513 from address 0x17948
34274000: global: Decoding instruction 0x000d8513 at address 0x17948
34274000: global: DynInst: [sn:107715] Instruction created. Instcount for system.cpu = 96
34274000: system.cpu.fetch: [tid:0]: Instruction PC 0x17948 (0) created [sn:107715].
34274000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, s11, 0
34274000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34274000: global: Requesting bytes 0x2f0000ef from address 0x1794c
34274000: global: Decoding instruction 0x2f0000ef at address 0x1794c
34274000: global: DynInst: [sn:107716] Instruction created. Instcount for system.cpu = 97
34274000: system.cpu.fetch: [tid:0]: Instruction PC 0x1794c (0) created [sn:107716].
34274000: system.cpu.fetch: [tid:0]: Instruction is: jal ra, 752
34274000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34274000: system.cpu.fetch: [tid:0]: [sn:107716]:  Branch predicted to be taken to (0x17c3c=>0x17c40).(0=>1).
34274000: system.cpu.fetch: [tid:0]: [sn:107716] Branch predicted to go to (0x17c3c=>0x17c40).(0=>1).
34274000: system.cpu.fetch: Branch detected with PC = (0x1794c=>0x17950).(0=>1)
34274000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34274000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17c3c=>0x17c40).(0=>1).
34274000: system.cpu.fetch: [tid:0] Fetching cache line 0x17c00 for addr 0x17c3c
34274000: system.cpu: CPU already running.
34274000: system.cpu.fetch: Fetch: Doing instruction read.
34274000: system.cpu.fetch: [tid:0]: Doing Icache access.
34274000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34274000: system.cpu.fetch: Deactivating stage.
34274000: system.cpu: Activity: 11
34274000: system.cpu.fetch: [tid:0][sn:107713]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34274000: system.cpu.fetch: [tid:0][sn:107714]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34274000: system.cpu.fetch: [tid:0][sn:107715]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34274000: system.cpu.fetch: [tid:0][sn:107716]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34274000: system.cpu.fetch: Activity this cycle.
34274000: system.cpu.decode: Processing [tid:0]
34274000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34274000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34274000: system.cpu.rename: Processing [tid:0]
34274000: system.cpu.rename: [tid:0]: Free IQ: 37, Free ROB: 103, Free LQ: 18, Free SQ: 13, FreeRM 31(176 224 255 31 0)
34274000: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34274000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 0, loads dispatchedToLQ: 0
34274000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34274000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34274000: system.cpu.rename: [tid:0]: 7 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34274000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34274000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 0, loads dispatchedToLQ: 0
34274000: system.cpu.rename: [tid:0]: Processing instruction [sn:107709] with PC (0x17930=>0x17934).(0=>1).
34274000: system.cpu.rename: start rename src regs------------------------------------------------
34274000: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 44
34274000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 44
34274000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34274000: system.cpu.scoreboard: getreg phys_reg is 44
34274000: global: look up arch_reg is 9 , vir_reg is 44
34274000: global: lookup vir map for physical reg,vir_reg is 44 freelist freenum is 37
34274000: global: the phys_reg is 0x56f17ec, map size is 256
34274000: system.cpu.rename: [tid:0]: virtual Register 44 (flat: 44) is allocated.
34274000: global: [sn:107709] has 1 ready out of 1 sources. RTI 0)
34274000: global: [sn:1] canIssue <extra arg>%
34274000: global: idx is 0 , vir_renamed_src is 44, phys_renamed_src is 169
34274000: system.cpu.rename: start rename dst regs------------------------------------------------
34274000: system.cpu.rename: renameDestRegs checkpoint 0
34274000: global: get into unified rename func
34274000: global: get into simple rename func with arch_reg is 18,map size is 33,freelist is XX
34274000: global: Renamed reg IntRegClass{18} to vir reg 36 (36) old mapping was 159 (159)
34274000: system.cpu.rename: Dest Rename result[0] is 36
34274000: system.cpu.scoreboard: get into unset reg func reg id is 36
34274000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 18 (IntRegClass) to virtual reg 36 phys_reg is NULL 0.
34274000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=49), [sn:107709]. PC (0x17930=>0x17934).(0=>1)
34274000: global: idx is 0, renamd_virdest is 36, renamed_dest should be NULL and is 0, previous_rename is 159
34274000: system.cpu.rename: toIEWIndex inst pc is (0x17930=>0x17934).(0=>1)
34274000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34274000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 1, loads dispatchedToLQ: 0
34274000: system.cpu.rename: [tid:0]: Processing instruction [sn:107710] with PC (0x17934=>0x17938).(0=>1).
34274000: system.cpu.rename: start rename src regs------------------------------------------------
34274000: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 44
34274000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 44
34274000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34274000: system.cpu.scoreboard: getreg phys_reg is 44
34274000: global: look up arch_reg is 9 , vir_reg is 44
34274000: global: lookup vir map for physical reg,vir_reg is 44 freelist freenum is 37
34274000: global: the phys_reg is 0x56f17ec, map size is 256
34274000: system.cpu.rename: [tid:0]: virtual Register 44 (flat: 44) is allocated.
34274000: global: [sn:107710] has 1 ready out of 1 sources. RTI 0)
34274000: global: [sn:1] canIssue <extra arg>%
34274000: global: idx is 0 , vir_renamed_src is 44, phys_renamed_src is 169
34274000: system.cpu.rename: start rename dst regs------------------------------------------------
34274000: system.cpu.rename: renameDestRegs checkpoint 0
34274000: global: get into unified rename func
34274000: global: get into simple rename func with arch_reg is 27,map size is 33,freelist is XX
34274000: global: Renamed reg IntRegClass{27} to vir reg 254 (254) old mapping was 217 (217)
34274000: system.cpu.rename: Dest Rename result[0] is 254
34274000: system.cpu.scoreboard: get into unset reg func reg id is 254
34274000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 27 (IntRegClass) to virtual reg 254 phys_reg is NULL 0.
34274000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=50), [sn:107710]. PC (0x17934=>0x17938).(0=>1)
34274000: global: idx is 0, renamd_virdest is 254, renamed_dest should be NULL and is 0, previous_rename is 217
34274000: system.cpu.rename: toIEWIndex inst pc is (0x17934=>0x17938).(0=>1)
34274000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34274000: system.cpu.rename: [tid:0]: Processing instruction [sn:107711] with PC (0x17938=>0x1793c).(0=>1).
34274000: system.cpu.rename: start rename src regs------------------------------------------------
34274000: system.cpu.rename: arch reg 9 [flat:9] renamed_virtual reg is 44
34274000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 9,got vir reg 44
34274000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34274000: system.cpu.scoreboard: getreg phys_reg is 44
34274000: global: look up arch_reg is 9 , vir_reg is 44
34274000: global: lookup vir map for physical reg,vir_reg is 44 freelist freenum is 37
34274000: global: the phys_reg is 0x56f17ec, map size is 256
34274000: system.cpu.rename: [tid:0]: virtual Register 44 (flat: 44) is allocated.
34274000: global: [sn:107711] has 1 ready out of 1 sources. RTI 0)
34274000: global: [sn:1] canIssue <extra arg>%
34274000: global: idx is 0 , vir_renamed_src is 44, phys_renamed_src is 169
34274000: system.cpu.rename: start rename dst regs------------------------------------------------
34274000: system.cpu.rename: renameDestRegs checkpoint 0
34274000: global: get into unified rename func
34274000: global: get into simple rename func with arch_reg is 9,map size is 33,freelist is XX
34274000: global: Renamed reg IntRegClass{9} to vir reg 220 (220) old mapping was 44 (44)
34274000: system.cpu.rename: Dest Rename result[0] is 220
34274000: system.cpu.scoreboard: get into unset reg func reg id is 220
34274000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 9 (IntRegClass) to virtual reg 220 phys_reg is NULL 0.
34274000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=51), [sn:107711]. PC (0x17938=>0x1793c).(0=>1)
34274000: global: idx is 0, renamd_virdest is 220, renamed_dest should be NULL and is 0, previous_rename is 44
34274000: system.cpu.rename: toIEWIndex inst pc is (0x17938=>0x1793c).(0=>1)
34274000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34274000: system.cpu.rename: [tid:0]: Processing instruction [sn:107712] with PC (0x1793c=>0x17940).(0=>1).
34274000: system.cpu.rename: start rename src regs------------------------------------------------
34274000: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 36
34274000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 36
34274000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34274000: system.cpu.scoreboard: getreg phys_reg is 36
34274000: system.cpu.rename: [tid:0]:virtual Register 36 (phys: 36) is not allocated.
34274000: global: idx is 0, vir_src is 36, physical reg is not allocated yet
34274000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34274000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34274000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34274000: system.cpu.scoreboard: getreg phys_reg is 0
34274000: global: look up arch_reg is 0 , vir_reg is 0
34274000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 37
34274000: global: the phys_reg is 0x56f1000, map size is 256
34274000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34274000: global: [sn:107712] has 1 ready out of 2 sources. RTI 0)
34274000: global: [sn:0] canIssue <extra arg>%
34274000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34274000: system.cpu.rename: start rename dst regs------------------------------------------------
34274000: system.cpu.rename: toIEWIndex inst pc is (0x1793c=>0x17940).(0=>1)
34274000: system.cpu.rename: Activity this cycle.
34274000: system.cpu.rename: remove commited inst finish
34274000: system.cpu.iew: Issue: Processing [tid:0]
34274000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17898=>0x1789c).(0=>1) [sn:107702] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107702] PC (0x17898=>0x1789c).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 1
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 1
34274000: system.cpu.iq: renamed vir reg is 159
34274000: system.cpu.iq: phys_reg is NULL
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17898=>0x1789c).(0=>1) opclass:1 [sn:107702].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1789c=>0x178a0).(0=>1) [sn:107703] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107703] PC (0x1789c=>0x178a0).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 1
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 1
34274000: system.cpu.iq: renamed vir reg is 234
34274000: system.cpu.iq: phys_reg is NULL
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1789c=>0x178a0).(0=>1) opclass:1 [sn:107703].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x178a0=>0x178a4).(0=>1) [sn:107704] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107704] PC (0x178a0=>0x178a4).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 1
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 1
34274000: system.cpu.iq: renamed vir reg is 28
34274000: system.cpu.iq: phys_reg is NULL
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x178a0=>0x178a4).(0=>1) opclass:1 [sn:107704].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x178a4=>0x178a8).(0=>1) [sn:107705] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107705] PC (0x178a4=>0x178a8).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 1
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 1
34274000: system.cpu.iq: renamed vir reg is 217
34274000: system.cpu.iq: phys_reg is NULL
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x178a4=>0x178a8).(0=>1) opclass:1 [sn:107705].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x178a8=>0x178ac).(0=>1) [sn:107706] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107706] PC (0x178a8=>0x178ac).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 1
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 1
34274000: system.cpu.iq: renamed vir reg is 240
34274000: system.cpu.iq: phys_reg is NULL
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x178a8=>0x178ac).(0=>1) opclass:1 [sn:107706].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x178ac=>0x178b0).(0=>1) [sn:107707] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107707] PC (0x178ac=>0x178b0).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 1
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 1
34274000: system.cpu.iq: renamed vir reg is 79
34274000: system.cpu.iq: phys_reg is NULL
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x178ac=>0x178b0).(0=>1) opclass:1 [sn:107707].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x178b0=>0x178b4).(0=>1) [sn:107708] [tid:0] to IQ.
34274000: system.cpu.iq: Adding instruction [sn:107708] PC (0x178b0=>0x178b4).(0=>1) to the IQ.
34274000: system.cpu.iq: iq checkpoint 0
34274000: system.cpu.iq: total_src_regs is 2
34274000: system.cpu.iq: Instruction PC (0x178b0=>0x178b4).(0=>1) has src reg 159 that is being added to the dependency chain.
34274000: system.cpu.iq: iq checkpoint 1
34274000: system.cpu.iq: total dest regs is 0
34274000: system.cpu.iq: iq checkpoint 2
34274000: system.cpu.iew: add to iq end
34274000: system.cpu.iew: Execute: Executing instructions from IQ.
34274000: system.cpu.iew: Execute: Processing PC (0x17720=>0x17724).(0=>1), [tid:0] [sn:107701].
34274000: system.cpu.iew: iew checkpoint 0
34274000: system.cpu.iew: iew checkpoint 1 before exe
34274000: global: RegFile: Access to int register 15, has data 0x1
34274000: global: RegFile: Access to int register 0, has data 0
34274000: system.cpu.iew: iew checkpoint 2 after exe
34274000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34274000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34274000: system.cpu.iew: Sending instructions to commit, [sn:107695] PC (0x1764c=>0x17650).(0=>1).
34274000: system.cpu.iq: Waking dependents of completed instruction.
34274000: system.cpu.iq: Completing mem instruction PC: (0x1764c=>0x17650).(0=>1) [sn:107695]
34274000: system.cpu.memDep0: Completed mem instruction PC (0x1764c=>0x17650).(0=>1) [sn:107695].
34274000: system.cpu.iq: Waking any dependents on vir_reg is 124(flat:124) and phys register 97 (IntRegClass).
34274000: system.cpu.iq: Waking up a dependent instruction, [sn:107696] PC (0x17650=>0x17654).(0=>1).
34274000: global: reWritePhysRegs rewrite vir_reg 124 to phys_reg 97
34274000: global: [sn:107696] has 2 ready out of 2 sources. RTI 0)
34274000: global: [sn:1] canIssue <extra arg>%
34274000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17650=>0x17654).(0=>1) opclass:1 [sn:107696].
34274000: system.cpu.iq: addIfReady checkpoint 0
34274000: system.cpu.iew: writebackInsts checkpoint 1
34274000: system.cpu.iew: Setting virtual Destination Register 124
34274000: system.cpu.scoreboard: 1 setreg phys_reg is 124
34274000: system.cpu.scoreboard: Setting reg 124 as ready
34274000: system.cpu.iew: Sending instructions to commit, [sn:107701] PC (0x17720=>0x17898).(0=>1).
34274000: system.cpu.iq: Waking dependents of completed instruction.
34274000: system.cpu.iew: writebackInsts checkpoint 1
34274000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34274000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17650=>0x17654).(0=>1) [sn:107696]
34274000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17898=>0x1789c).(0=>1) [sn:107702]
34274000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1789c=>0x178a0).(0=>1) [sn:107703]
34274000: system.cpu.iq: Thread 0: Issuing instruction PC (0x178a0=>0x178a4).(0=>1) [sn:107704]
34274000: system.cpu.iq: Thread 0: Issuing instruction PC (0x178a4=>0x178a8).(0=>1) [sn:107705]
34274000: system.cpu.iq: Thread 0: Issuing instruction PC (0x178a8=>0x178ac).(0=>1) [sn:107706]
34274000: system.cpu.iew: Processing [tid:0]
34274000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34274000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34274000: system.cpu.iew: [tid:0], Dispatch dispatched 7 instructions.
34274000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34274000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34274000: system.cpu.iew: IQ has 37 free entries (Can schedule: 1).  LQ has 18 free entries. SQ has 13 free entries.
34274000: system.cpu.iew: IEW switching to active
34274000: system.cpu.iew: Activating stage.
34274000: system.cpu: Activity: 12
34274000: system.cpu.iew: Activity this cycle.
34274000: system.cpu.commit: Getting instructions from Rename stage.
34274000: system.cpu.commit: Trying to commit instructions in the ROB.
34274000: system.cpu.commit: [tid:0]: Marking PC (0x17658=>0x1765c).(0=>1), [sn:107698] ready within ROB.
34274000: system.cpu.commit: [tid:0]: Marking PC (0x1771c=>0x17720).(0=>1), [sn:107700] ready within ROB.
34274000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34274000: system.cpu.commit: [tid:0]: ROB has 89 insts & 103 free entries.
34274000: system.cpu: FullO3CPU tick checkpoint 0
34274000: system.cpu: FullO3CPU tick checkpoint 0.1
34274000: system.cpu: FullO3CPU tick checkpoint 0.2
34274000: system.cpu: FullO3CPU tick checkpoint 0.3
34274000: system.cpu: FullO3CPU tick checkpoint 0.4
34274000: global: ~DefaultIEWDefaultCommit()
34274000: global: DefaultIEWDefaultCommit()
34274000: system.cpu: FullO3CPU tick checkpoint 0.5
34274000: system.cpu: Activity: 11
34274000: system.cpu: FullO3CPU tick checkpoint 1
34274000: system.cpu: FullO3CPU tick checkpoint 2
34274000: system.cpu: Scheduling next tick!
34274500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34274500: system.cpu.fetch: Running stage.
34274500: system.cpu.fetch: There are no more threads available to fetch from.
34274500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34274500: system.cpu.decode: Processing [tid:0]
34274500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34274500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34274500: system.cpu.decode: [tid:0]: Processing instruction [sn:107713] with PC (0x17940=>0x17944).(0=>1)
34274500: system.cpu.decode: [tid:0]: Processing instruction [sn:107714] with PC (0x17944=>0x17948).(0=>1)
34274500: system.cpu.decode: [tid:0]: Processing instruction [sn:107715] with PC (0x17948=>0x1794c).(0=>1)
34274500: system.cpu.decode: [tid:0]: Processing instruction [sn:107716] with PC (0x1794c=>0x17950).(0=>1)
34274500: system.cpu.decode: Activity this cycle.
34274500: system.cpu: Activity: 12
34274500: system.cpu.rename: Processing [tid:0]
34274500: system.cpu.rename: [tid:0]: Free IQ: 37, Free ROB: 103, Free LQ: 18, Free SQ: 13, FreeRM 31(173 224 255 31 0)
34274500: system.cpu.rename: [tid:0]: 11 instructions not yet in ROB
34274500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 2, loads dispatchedToLQ: 0
34274500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34274500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34274500: system.cpu.rename: remove commited inst finish
34274500: system.cpu.iew: Issue: Processing [tid:0]
34274500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34274500: system.cpu.iew: Execute: Executing instructions from IQ.
34274500: system.cpu.iew: Execute: Processing PC (0x17650=>0x17654).(0=>1), [tid:0] [sn:107696].
34274500: system.cpu.iew: iew checkpoint 0
34274500: system.cpu.iew: iew checkpoint 1 before exe
34274500: global: RegFile: Access to int register 97, has data 0x21780
34274500: global: RegFile: Access to int register 0, has data 0
34274500: system.cpu.iew: iew checkpoint 2 after exe
34274500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34274500: system.cpu.iew: Execute: Executing instructions from IQ.
34274500: system.cpu.iew: Execute: Processing PC (0x17898=>0x1789c).(0=>1), [tid:0] [sn:107702].
34274500: system.cpu.iew: iew checkpoint 0
34274500: system.cpu.iew: iew checkpoint 1 before exe
34274500: global: RegFile: Access to int register 0, has data 0
34274500: global: the arch_reg is 18 , the vir reg is 159
34274500: global: look up arch_reg is 18 , vir_reg is 159
34274500: global: lookup vir map for physical reg,vir_reg is 159 freelist freenum is 37
34274500: global: the phys_reg is 0, map size is 256
34274500: global: get dest phys reg is 0
34274500: global: regval is 0
34274500: system.cpu: phys_reg is 0, val is 0
34274500: global: RegFile: Setting int register 0 to 0
34274500: global: setScalarResult
34274500: global: get into ~InstResult
34274500: system.cpu.iew: iew checkpoint 2 after exe
34274500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34274500: system.cpu.iew: Execute: Executing instructions from IQ.
34274500: system.cpu.iew: Execute: Processing PC (0x1789c=>0x178a0).(0=>1), [tid:0] [sn:107703].
34274500: system.cpu.iew: iew checkpoint 0
34274500: system.cpu.iew: iew checkpoint 1 before exe
34274500: global: RegFile: Access to int register 0, has data 0
34274500: global: the arch_reg is 20 , the vir reg is 234
34274500: global: look up arch_reg is 20 , vir_reg is 234
34274500: global: lookup vir map for physical reg,vir_reg is 234 freelist freenum is 37
34274500: global: the phys_reg is 0, map size is 256
34274500: global: get dest phys reg is 0
34274500: global: regval is 0
34274500: system.cpu: phys_reg is 0, val is 0
34274500: global: RegFile: Setting int register 0 to 0
34274500: global: setScalarResult
34274500: global: get into ~InstResult
34274500: system.cpu.iew: iew checkpoint 2 after exe
34274500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34274500: system.cpu.iew: Execute: Executing instructions from IQ.
34274500: system.cpu.iew: Execute: Processing PC (0x178a0=>0x178a4).(0=>1), [tid:0] [sn:107704].
34274500: system.cpu.iew: iew checkpoint 0
34274500: system.cpu.iew: iew checkpoint 1 before exe
34274500: global: RegFile: Access to int register 0, has data 0
34274500: global: the arch_reg is 10 , the vir reg is 28
34274500: global: look up arch_reg is 10 , vir_reg is 28
34274500: global: lookup vir map for physical reg,vir_reg is 28 freelist freenum is 37
34274500: global: the phys_reg is 0, map size is 256
34274500: global: get dest phys reg is 0
34274500: global: regval is 0
34274500: system.cpu: phys_reg is 0, val is 0
34274500: global: RegFile: Setting int register 0 to 0
34274500: global: setScalarResult
34274500: global: get into ~InstResult
34274500: system.cpu.iew: iew checkpoint 2 after exe
34274500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34274500: system.cpu.iew: Execute: Executing instructions from IQ.
34274500: system.cpu.iew: Execute: Processing PC (0x178a4=>0x178a8).(0=>1), [tid:0] [sn:107705].
34274500: system.cpu.iew: iew checkpoint 0
34274500: system.cpu.iew: iew checkpoint 1 before exe
34274500: global: RegFile: Access to int register 0, has data 0
34274500: global: the arch_reg is 27 , the vir reg is 217
34274500: global: look up arch_reg is 27 , vir_reg is 217
34274500: global: lookup vir map for physical reg,vir_reg is 217 freelist freenum is 37
34274500: global: the phys_reg is 0, map size is 256
34274500: global: get dest phys reg is 0
34274500: global: regval is 0
34274500: system.cpu: phys_reg is 0, val is 0
34274500: global: RegFile: Setting int register 0 to 0
34274500: global: setScalarResult
34274500: global: get into ~InstResult
34274500: system.cpu.iew: iew checkpoint 2 after exe
34274500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 4
wbActual:4
34274500: system.cpu.iew: Execute: Executing instructions from IQ.
34274500: system.cpu.iew: Execute: Processing PC (0x178a8=>0x178ac).(0=>1), [tid:0] [sn:107706].
34274500: system.cpu.iew: iew checkpoint 0
34274500: system.cpu.iew: iew checkpoint 1 before exe
34274500: global: RegFile: Access to int register 0, has data 0
34274500: global: the arch_reg is 25 , the vir reg is 240
34274500: global: look up arch_reg is 25 , vir_reg is 240
34274500: global: lookup vir map for physical reg,vir_reg is 240 freelist freenum is 37
34274500: global: the phys_reg is 0, map size is 256
34274500: global: get dest phys reg is 156
34274500: global: regval is 10
34274500: system.cpu: phys_reg is 156, val is 10
34274500: global: RegFile: Setting int register 156 to 0xa
34274500: global: setScalarResult
34274500: global: get into ~InstResult
34274500: system.cpu.iew: iew checkpoint 2 after exe
34274500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 5
wbActual:5
34274500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34274500: system.cpu.iew: Sending instructions to commit, [sn:107696] PC (0x17650=>0x17654).(0=>1).
34274500: system.cpu.iq: Waking dependents of completed instruction.
34274500: system.cpu.iew: writebackInsts checkpoint 1
34274500: system.cpu.iew: Sending instructions to commit, [sn:107702] PC (0x17898=>0x1789c).(0=>1).
34274500: system.cpu.iq: Waking dependents of completed instruction.
34274500: system.cpu.iq: Waking any dependents on vir_reg is 159(flat:159) and phys register 0 (IntRegClass).
34274500: system.cpu.iq: Waking up a dependent instruction, [sn:107708] PC (0x178b0=>0x178b4).(0=>1).
34274500: global: reWritePhysRegs rewrite vir_reg 159 to phys_reg 0
34274500: global: [sn:107708] has 2 ready out of 2 sources. RTI 0)
34274500: global: [sn:1] canIssue <extra arg>%
34274500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x178b0=>0x178b4).(0=>1) opclass:1 [sn:107708].
34274500: system.cpu.iq: addIfReady checkpoint 0
34274500: system.cpu.iew: writebackInsts checkpoint 1
34274500: system.cpu.iew: Setting virtual Destination Register 159
34274500: system.cpu.scoreboard: 1 setreg phys_reg is 159
34274500: system.cpu.scoreboard: Setting reg 159 as ready
34274500: system.cpu.iew: Sending instructions to commit, [sn:107703] PC (0x1789c=>0x178a0).(0=>1).
34274500: system.cpu.iq: Waking dependents of completed instruction.
34274500: system.cpu.iq: Waking any dependents on vir_reg is 234(flat:234) and phys register 0 (IntRegClass).
34274500: system.cpu.iew: writebackInsts checkpoint 1
34274500: system.cpu.iew: Setting virtual Destination Register 234
34274500: system.cpu.scoreboard: 1 setreg phys_reg is 234
34274500: system.cpu.scoreboard: Setting reg 234 as ready
34274500: system.cpu.iew: Sending instructions to commit, [sn:107704] PC (0x178a0=>0x178a4).(0=>1).
34274500: system.cpu.iq: Waking dependents of completed instruction.
34274500: system.cpu.iq: Waking any dependents on vir_reg is 28(flat:28) and phys register 0 (IntRegClass).
34274500: system.cpu.iew: writebackInsts checkpoint 1
34274500: system.cpu.iew: Setting virtual Destination Register 28
34274500: system.cpu.scoreboard: 1 setreg phys_reg is 28
34274500: system.cpu.scoreboard: Setting reg 28 as ready
34274500: system.cpu.iew: Sending instructions to commit, [sn:107705] PC (0x178a4=>0x178a8).(0=>1).
34274500: system.cpu.iq: Waking dependents of completed instruction.
34274500: system.cpu.iq: Waking any dependents on vir_reg is 217(flat:217) and phys register 0 (IntRegClass).
34274500: system.cpu.iew: writebackInsts checkpoint 1
34274500: system.cpu.iew: Setting virtual Destination Register 217
34274500: system.cpu.scoreboard: 1 setreg phys_reg is 217
34274500: system.cpu.scoreboard: Setting reg 217 as ready
34274500: system.cpu.iew: Sending instructions to commit, [sn:107706] PC (0x178a8=>0x178ac).(0=>1).
34274500: system.cpu.iq: Waking dependents of completed instruction.
34274500: system.cpu.iq: Waking any dependents on vir_reg is 240(flat:240) and phys register 156 (IntRegClass).
34274500: system.cpu.iew: writebackInsts checkpoint 1
34274500: system.cpu.iew: Setting virtual Destination Register 240
34274500: system.cpu.scoreboard: 1 setreg phys_reg is 240
34274500: system.cpu.scoreboard: Setting reg 240 as ready
34274500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34274500: system.cpu.iq: Thread 0: Issuing instruction PC (0x178ac=>0x178b0).(0=>1) [sn:107707]
34274500: system.cpu.iq: Thread 0: Issuing instruction PC (0x178b0=>0x178b4).(0=>1) [sn:107708]
34274500: system.cpu.iew: Processing [tid:0]
34274500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34274500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34274500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34274500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34274500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 15
34274500: system.cpu.iew: IQ has 39 free entries (Can schedule: 0).  LQ has 18 free entries. SQ has 13 free entries.
34274500: system.cpu.iew: IEW switching to idle
34274500: system.cpu.iew: Deactivating stage.
34274500: system.cpu: Activity: 11
34274500: system.cpu.iew: Activity this cycle.
34274500: system.cpu.commit: Getting instructions from Rename stage.
34274500: system.cpu.commit: Inserting PC (0x17930=>0x17934).(0=>1) [sn:107709] [tid:0] into ROB.
34274500: system.cpu.rob: Adding inst PC (0x17930=>0x17934).(0=>1) to the ROB.
34274500: system.cpu.rob: [tid:0] Now has 90 instructions.
34274500: system.cpu.commit: Inserting PC (0x17934=>0x17938).(0=>1) [sn:107710] [tid:0] into ROB.
34274500: system.cpu.rob: Adding inst PC (0x17934=>0x17938).(0=>1) to the ROB.
34274500: system.cpu.rob: [tid:0] Now has 91 instructions.
34274500: system.cpu.commit: Inserting PC (0x17938=>0x1793c).(0=>1) [sn:107711] [tid:0] into ROB.
34274500: system.cpu.rob: Adding inst PC (0x17938=>0x1793c).(0=>1) to the ROB.
34274500: system.cpu.rob: [tid:0] Now has 92 instructions.
34274500: system.cpu.commit: Inserting PC (0x1793c=>0x17940).(0=>1) [sn:107712] [tid:0] into ROB.
34274500: system.cpu.rob: Adding inst PC (0x1793c=>0x17940).(0=>1) to the ROB.
34274500: system.cpu.rob: [tid:0] Now has 93 instructions.
34274500: system.cpu.commit: Trying to commit instructions in the ROB.
34274500: system.cpu.commit: [tid:0]: Marking PC (0x1764c=>0x17650).(0=>1), [sn:107695] ready within ROB.
34274500: system.cpu.commit: [tid:0]: Marking PC (0x17720=>0x17898).(0=>1), [sn:107701] ready within ROB.
34274500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34274500: system.cpu.commit: [tid:0]: ROB has 93 insts & 99 free entries.
34274500: system.cpu.commit: Activity This Cycle.
34274500: system.cpu: FullO3CPU tick checkpoint 0
34274500: system.cpu: FullO3CPU tick checkpoint 0.1
34274500: system.cpu: FullO3CPU tick checkpoint 0.2
34274500: system.cpu: FullO3CPU tick checkpoint 0.3
34274500: system.cpu: FullO3CPU tick checkpoint 0.4
34274500: global: ~DefaultIEWDefaultCommit()
34274500: global: DefaultIEWDefaultCommit()
34274500: system.cpu: FullO3CPU tick checkpoint 0.5
34274500: system.cpu: Activity: 10
34274500: system.cpu: FullO3CPU tick checkpoint 1
34274500: system.cpu: FullO3CPU tick checkpoint 2
34274500: system.cpu: Scheduling next tick!
34275000: system.cpu.icache_port: Fetch unit received timing
34275000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34275000: system.cpu: CPU already running.
34275000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34275000: system.cpu.fetch: Activating stage.
34275000: system.cpu: Activity: 11
34275000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34275000: system.cpu.fetch: Running stage.
34275000: system.cpu.fetch: Attempting to fetch from [tid:0]
34275000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34275000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34275000: global: Requesting bytes 0x00757793 from address 0x17c3c
34275000: global: Decoding instruction 0x00757793 at address 0x17c3c
34275000: global: DynInst: [sn:107717] Instruction created. Instcount for system.cpu = 98
34275000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c3c (0) created [sn:107717].
34275000: system.cpu.fetch: [tid:0]: Instruction is: andi a5, a0, 7
34275000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34275000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17c40=>0x17c44).(0=>1).
34275000: system.cpu.fetch: [tid:0] Fetching cache line 0x17c40 for addr 0x17c40
34275000: system.cpu: CPU already running.
34275000: system.cpu.fetch: Fetch: Doing instruction read.
34275000: system.cpu.fetch: [tid:0]: Doing Icache access.
34275000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34275000: system.cpu.fetch: Deactivating stage.
34275000: system.cpu: Activity: 10
34275000: system.cpu.fetch: [tid:0][sn:107717]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34275000: system.cpu.fetch: Activity this cycle.
34275000: system.cpu: Activity: 11
34275000: system.cpu.decode: Processing [tid:0]
34275000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34275000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34275000: system.cpu.rename: Processing [tid:0]
34275000: system.cpu.rename: [tid:0]: Free IQ: 39, Free ROB: 99, Free LQ: 18, Free SQ: 13, FreeRM 31(173 224 255 31 0)
34275000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34275000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 18, loadsInProgress: 2, loads dispatchedToLQ: 0
34275000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34275000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34275000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34275000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34275000: system.cpu.rename: [tid:0]: Processing instruction [sn:107713] with PC (0x17940=>0x17944).(0=>1).
34275000: system.cpu.rename: start rename src regs------------------------------------------------
34275000: system.cpu.rename: arch reg 18 [flat:18] renamed_virtual reg is 36
34275000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 18,got vir reg 36
34275000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34275000: system.cpu.scoreboard: getreg phys_reg is 36
34275000: system.cpu.rename: [tid:0]:virtual Register 36 (phys: 36) is not allocated.
34275000: global: idx is 0, vir_src is 36, physical reg is not allocated yet
34275000: system.cpu.rename: start rename dst regs------------------------------------------------
34275000: system.cpu.rename: renameDestRegs checkpoint 0
34275000: global: get into unified rename func
34275000: global: get into simple rename func with arch_reg is 12,map size is 33,freelist is XX
34275000: global: Renamed reg IntRegClass{12} to vir reg 89 (89) old mapping was 160 (160)
34275000: system.cpu.rename: Dest Rename result[0] is 89
34275000: system.cpu.scoreboard: get into unset reg func reg id is 89
34275000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 12 (IntRegClass) to virtual reg 89 phys_reg is NULL 0.
34275000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=52), [sn:107713]. PC (0x17940=>0x17944).(0=>1)
34275000: global: idx is 0, renamd_virdest is 89, renamed_dest should be NULL and is 0, previous_rename is 160
34275000: system.cpu.rename: toIEWIndex inst pc is (0x17940=>0x17944).(0=>1)
34275000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34275000: system.cpu.rename: [tid:0]: Processing instruction [sn:107714] with PC (0x17944=>0x17948).(0=>1).
34275000: system.cpu.rename: start rename src regs------------------------------------------------
34275000: system.cpu.rename: arch reg 25 [flat:25] renamed_virtual reg is 240
34275000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 25,got vir reg 240
34275000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34275000: system.cpu.scoreboard: getreg phys_reg is 240
34275000: global: look up arch_reg is 25 , vir_reg is 240
34275000: global: lookup vir map for physical reg,vir_reg is 240 freelist freenum is 37
34275000: global: the phys_reg is 0x56f1750, map size is 256
34275000: system.cpu.rename: [tid:0]: virtual Register 240 (flat: 240) is allocated.
34275000: global: [sn:107714] has 1 ready out of 1 sources. RTI 0)
34275000: global: [sn:1] canIssue <extra arg>%
34275000: global: idx is 0 , vir_renamed_src is 240, phys_renamed_src is 156
34275000: system.cpu.rename: start rename dst regs------------------------------------------------
34275000: system.cpu.rename: renameDestRegs checkpoint 0
34275000: global: get into unified rename func
34275000: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34275000: global: Renamed reg IntRegClass{11} to vir reg 35 (35) old mapping was 98 (98)
34275000: system.cpu.rename: Dest Rename result[0] is 35
34275000: system.cpu.scoreboard: get into unset reg func reg id is 35
34275000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 35 phys_reg is NULL 0.
34275000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=53), [sn:107714]. PC (0x17944=>0x17948).(0=>1)
34275000: global: idx is 0, renamd_virdest is 35, renamed_dest should be NULL and is 0, previous_rename is 98
34275000: system.cpu.rename: toIEWIndex inst pc is (0x17944=>0x17948).(0=>1)
34275000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34275000: system.cpu.rename: [tid:0]: Processing instruction [sn:107715] with PC (0x17948=>0x1794c).(0=>1).
34275000: system.cpu.rename: start rename src regs------------------------------------------------
34275000: system.cpu.rename: arch reg 27 [flat:27] renamed_virtual reg is 254
34275000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 27,got vir reg 254
34275000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34275000: system.cpu.scoreboard: getreg phys_reg is 254
34275000: system.cpu.rename: [tid:0]:virtual Register 254 (phys: 254) is not allocated.
34275000: global: idx is 0, vir_src is 254, physical reg is not allocated yet
34275000: system.cpu.rename: start rename dst regs------------------------------------------------
34275000: system.cpu.rename: renameDestRegs checkpoint 0
34275000: global: get into unified rename func
34275000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34275000: global: Renamed reg IntRegClass{10} to vir reg 150 (150) old mapping was 28 (28)
34275000: system.cpu.rename: Dest Rename result[0] is 150
34275000: system.cpu.scoreboard: get into unset reg func reg id is 150
34275000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 150 phys_reg is NULL 0.
34275000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=54), [sn:107715]. PC (0x17948=>0x1794c).(0=>1)
34275000: global: idx is 0, renamd_virdest is 150, renamed_dest should be NULL and is 0, previous_rename is 28
34275000: system.cpu.rename: toIEWIndex inst pc is (0x17948=>0x1794c).(0=>1)
34275000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34275000: system.cpu.rename: [tid:0]: Processing instruction [sn:107716] with PC (0x1794c=>0x17950).(0=>1).
34275000: system.cpu.rename: start rename src regs------------------------------------------------
34275000: system.cpu.rename: start rename dst regs------------------------------------------------
34275000: system.cpu.rename: renameDestRegs checkpoint 0
34275000: global: get into unified rename func
34275000: global: get into simple rename func with arch_reg is 1,map size is 33,freelist is XX
34275000: global: Renamed reg IntRegClass{1} to vir reg 41 (41) old mapping was 47 (47)
34275000: system.cpu.rename: Dest Rename result[0] is 41
34275000: system.cpu.scoreboard: get into unset reg func reg id is 41
34275000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 1 (IntRegClass) to virtual reg 41 phys_reg is NULL 0.
34275000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=55), [sn:107716]. PC (0x1794c=>0x17950).(0=>1)
34275000: global: idx is 0, renamd_virdest is 41, renamed_dest should be NULL and is 0, previous_rename is 47
34275000: system.cpu.rename: toIEWIndex inst pc is (0x1794c=>0x17950).(0=>1)
34275000: system.cpu.rename: Activity this cycle.
34275000: system.cpu.rename: remove commited inst finish
34275000: system.cpu.iew: Issue: Processing [tid:0]
34275000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34275000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17930=>0x17934).(0=>1) [sn:107709] [tid:0] to IQ.
34275000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34275000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17930=>0x17934).(0=>1), idx:24 [sn:107709]
34275000: system.cpu.iq: Adding instruction [sn:107709] PC (0x17930=>0x17934).(0=>1) to the IQ.
34275000: system.cpu.iq: iq checkpoint 0
34275000: system.cpu.iq: total_src_regs is 1
34275000: system.cpu.iq: iq checkpoint 1
34275000: system.cpu.iq: total dest regs is 1
34275000: system.cpu.iq: renamed vir reg is 36
34275000: system.cpu.iq: phys_reg is NULL
34275000: system.cpu.iq: iq checkpoint 2
34275000: global: Inst 0x17930 with index 588 and SSID 366 had LFST inum of 107661
34275000: system.cpu.memDep0: Searching for producer
34275000: system.cpu.memDep0: Proucer found
34275000: system.cpu.memDep0: Adding to dependency list; inst PC (0x17930=>0x17934).(0=>1) is dependent on [sn:107661].
34275000: system.cpu.iew: add to iq end
34275000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17934=>0x17938).(0=>1) [sn:107710] [tid:0] to IQ.
34275000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34275000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17934=>0x17938).(0=>1), idx:25 [sn:107710]
34275000: system.cpu.iq: Adding instruction [sn:107710] PC (0x17934=>0x17938).(0=>1) to the IQ.
34275000: system.cpu.iq: iq checkpoint 0
34275000: system.cpu.iq: total_src_regs is 1
34275000: system.cpu.iq: iq checkpoint 1
34275000: system.cpu.iq: total dest regs is 1
34275000: system.cpu.iq: renamed vir reg is 254
34275000: system.cpu.iq: phys_reg is NULL
34275000: system.cpu.iq: iq checkpoint 2
34275000: global: Inst 0x17934 with index 589 had no SSID
34275000: system.cpu.memDep0: No dependency for inst PC (0x17934=>0x17938).(0=>1) [sn:107710].
34275000: system.cpu.memDep0: Adding instruction [sn:107710] to the ready list.
34275000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17934=>0x17938).(0=>1) opclass:47 [sn:107710].
34275000: system.cpu.iew: add to iq end
34275000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17938=>0x1793c).(0=>1) [sn:107711] [tid:0] to IQ.
34275000: system.cpu.iq: Adding instruction [sn:107711] PC (0x17938=>0x1793c).(0=>1) to the IQ.
34275000: system.cpu.iq: iq checkpoint 0
34275000: system.cpu.iq: total_src_regs is 1
34275000: system.cpu.iq: iq checkpoint 1
34275000: system.cpu.iq: total dest regs is 1
34275000: system.cpu.iq: renamed vir reg is 220
34275000: system.cpu.iq: phys_reg is NULL
34275000: system.cpu.iq: iq checkpoint 2
34275000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17938=>0x1793c).(0=>1) opclass:1 [sn:107711].
34275000: system.cpu.iq: addIfReady checkpoint 0
34275000: system.cpu.iew: add to iq end
34275000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1793c=>0x17940).(0=>1) [sn:107712] [tid:0] to IQ.
34275000: system.cpu.iq: Adding instruction [sn:107712] PC (0x1793c=>0x17940).(0=>1) to the IQ.
34275000: system.cpu.iq: iq checkpoint 0
34275000: system.cpu.iq: total_src_regs is 2
34275000: system.cpu.iq: Instruction PC (0x1793c=>0x17940).(0=>1) has src reg 36 that is being added to the dependency chain.
34275000: system.cpu.iq: iq checkpoint 1
34275000: system.cpu.iq: total dest regs is 0
34275000: system.cpu.iq: iq checkpoint 2
34275000: system.cpu.iew: add to iq end
34275000: system.cpu.iew: Execute: Executing instructions from IQ.
34275000: system.cpu.iew: Execute: Processing PC (0x178ac=>0x178b0).(0=>1), [tid:0] [sn:107707].
34275000: system.cpu.iew: iew checkpoint 0
34275000: system.cpu.iew: iew checkpoint 1 before exe
34275000: global: RegFile: Access to int register 0, has data 0
34275000: global: the arch_reg is 24 , the vir reg is 79
34275000: global: look up arch_reg is 24 , vir_reg is 79
34275000: global: lookup vir map for physical reg,vir_reg is 79 freelist freenum is 37
34275000: global: the phys_reg is 0, map size is 256
34275000: global: get dest phys reg is 15
34275000: global: regval is 1
34275000: system.cpu: phys_reg is 15, val is 1
34275000: global: RegFile: Setting int register 15 to 0x1
34275000: global: setScalarResult
34275000: global: get into ~InstResult
34275000: system.cpu.iew: iew checkpoint 2 after exe
34275000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34275000: system.cpu.iew: Execute: Executing instructions from IQ.
34275000: system.cpu.iew: Execute: Processing PC (0x178b0=>0x178b4).(0=>1), [tid:0] [sn:107708].
34275000: system.cpu.iew: iew checkpoint 0
34275000: system.cpu.iew: iew checkpoint 1 before exe
34275000: global: RegFile: Access to int register 0, has data 0
34275000: global: RegFile: Access to int register 0, has data 0
34275000: system.cpu.iew: iew checkpoint 2 after exe
34275000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34275000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34275000: system.cpu.iew: Sending instructions to commit, [sn:107707] PC (0x178ac=>0x178b0).(0=>1).
34275000: system.cpu.iq: Waking dependents of completed instruction.
34275000: system.cpu.iq: Waking any dependents on vir_reg is 79(flat:79) and phys register 15 (IntRegClass).
34275000: system.cpu.iew: writebackInsts checkpoint 1
34275000: system.cpu.iew: Setting virtual Destination Register 79
34275000: system.cpu.scoreboard: 1 setreg phys_reg is 79
34275000: system.cpu.scoreboard: Setting reg 79 as ready
34275000: system.cpu.iew: Sending instructions to commit, [sn:107708] PC (0x178b0=>0x17930).(0=>1).
34275000: system.cpu.iq: Waking dependents of completed instruction.
34275000: system.cpu.iew: writebackInsts checkpoint 1
34275000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34275000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17934=>0x17938).(0=>1) [sn:107710]
34275000: system.cpu.memDep0: Issuing instruction PC 0x17934 [sn:107710].
34275000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17938=>0x1793c).(0=>1) [sn:107711]
34275000: system.cpu.iew: Processing [tid:0]
34275000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34275000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34275000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34275000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34275000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34275000: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34275000: system.cpu.iew: Activity this cycle.
34275000: system.cpu.commit: Getting instructions from Rename stage.
34275000: system.cpu.commit: Trying to commit instructions in the ROB.
34275000: system.cpu.commit: [tid:0]: Marking PC (0x17650=>0x17654).(0=>1), [sn:107696] ready within ROB.
34275000: system.cpu.commit: [tid:0]: Marking PC (0x17898=>0x1789c).(0=>1), [sn:107702] ready within ROB.
34275000: system.cpu.commit: [tid:0]: Marking PC (0x1789c=>0x178a0).(0=>1), [sn:107703] ready within ROB.
34275000: system.cpu.commit: [tid:0]: Marking PC (0x178a0=>0x178a4).(0=>1), [sn:107704] ready within ROB.
34275000: system.cpu.commit: [tid:0]: Marking PC (0x178a4=>0x178a8).(0=>1), [sn:107705] ready within ROB.
34275000: system.cpu.commit: [tid:0]: Marking PC (0x178a8=>0x178ac).(0=>1), [sn:107706] ready within ROB.
34275000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34275000: system.cpu.commit: [tid:0]: ROB has 93 insts & 99 free entries.
34275000: system.cpu: FullO3CPU tick checkpoint 0
34275000: system.cpu: FullO3CPU tick checkpoint 0.1
34275000: system.cpu: FullO3CPU tick checkpoint 0.2
34275000: system.cpu: FullO3CPU tick checkpoint 0.3
34275000: system.cpu: FullO3CPU tick checkpoint 0.4
34275000: global: ~DefaultIEWDefaultCommit()
34275000: global: DefaultIEWDefaultCommit()
34275000: system.cpu: FullO3CPU tick checkpoint 0.5
34275000: system.cpu: Activity: 10
34275000: system.cpu: FullO3CPU tick checkpoint 1
34275000: system.cpu: FullO3CPU tick checkpoint 2
34275000: system.cpu: Scheduling next tick!
34275500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34275500: system.cpu.fetch: Running stage.
34275500: system.cpu.fetch: There are no more threads available to fetch from.
34275500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34275500: system.cpu.decode: Processing [tid:0]
34275500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34275500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34275500: system.cpu.decode: [tid:0]: Processing instruction [sn:107717] with PC (0x17c3c=>0x17c40).(0=>1)
34275500: system.cpu.decode: Activity this cycle.
34275500: system.cpu: Activity: 11
34275500: system.cpu.rename: Processing [tid:0]
34275500: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 99, Free LQ: 16, Free SQ: 13, FreeRM 31(169 224 255 31 0)
34275500: system.cpu.rename: [tid:0]: 8 instructions not yet in ROB
34275500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 2
34275500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34275500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34275500: system.cpu.rename: remove commited inst finish
34275500: system.cpu.iew: Issue: Processing [tid:0]
34275500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34275500: system.cpu.iew: Execute: Executing instructions from IQ.
34275500: system.cpu.iew: Execute: Processing PC (0x17934=>0x17938).(0=>1), [tid:0] [sn:107710].
34275500: system.cpu.iew: iew checkpoint 0
34275500: system.cpu.iew: Execute: Calculating address for memory reference.
34275500: system.cpu.iew: iew is load checkpoint 1
34275500: system.cpu.iew.lsq.thread0: Executing load PC (0x17934=>0x17938).(0=>1), [sn:107710]
34275500: global: RegFile: Access to int register 169, has data 0x7ffffffffffffe50
34275500: system.cpu.iew.lsq.thread0: Read called, load idx: 25, store idx: 22, storeHead: 1 addr: 0x11e50
34275500: system.cpu.iew.lsq.thread0: Forwarding from store idx 5 to load to addr 0x7ffffffffffffe50
34275500: system.cpu.iew: Execute: Executing instructions from IQ.
34275500: system.cpu.iew: Execute: Processing PC (0x17938=>0x1793c).(0=>1), [tid:0] [sn:107711].
34275500: system.cpu.iew: iew checkpoint 0
34275500: system.cpu.iew: iew checkpoint 1 before exe
34275500: global: RegFile: Access to int register 169, has data 0x7ffffffffffffe50
34275500: global: the arch_reg is 9 , the vir reg is 220
34275500: global: look up arch_reg is 9 , vir_reg is 220
34275500: global: lookup vir map for physical reg,vir_reg is 220 freelist freenum is 37
34275500: global: the phys_reg is 0, map size is 256
34275500: global: get dest phys reg is 137
34275500: global: regval is 9223372036854775392
34275500: system.cpu: phys_reg is 137, val is 9223372036854775392
34275500: global: RegFile: Setting int register 137 to 0x7ffffffffffffe60
34275500: global: setScalarResult
34275500: global: get into ~InstResult
34275500: system.cpu.iew: iew checkpoint 2 after exe
34275500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34275500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34275500: system.cpu.iew: Sending instructions to commit, [sn:107711] PC (0x17938=>0x1793c).(0=>1).
34275500: system.cpu.iq: Waking dependents of completed instruction.
34275500: system.cpu.iq: Waking any dependents on vir_reg is 220(flat:220) and phys register 137 (IntRegClass).
34275500: system.cpu.iew: writebackInsts checkpoint 1
34275500: system.cpu.iew: Setting virtual Destination Register 220
34275500: system.cpu.scoreboard: 1 setreg phys_reg is 220
34275500: system.cpu.scoreboard: Setting reg 220 as ready
34275500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34275500: system.cpu.iq: Not able to schedule any instructions.
34275500: system.cpu.iew: Processing [tid:0]
34275500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34275500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34275500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34275500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34275500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34275500: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34275500: system.cpu.iew: Activity this cycle.
34275500: system.cpu.commit: Getting instructions from Rename stage.
34275500: system.cpu.commit: Inserting PC (0x17940=>0x17944).(0=>1) [sn:107713] [tid:0] into ROB.
34275500: system.cpu.rob: Adding inst PC (0x17940=>0x17944).(0=>1) to the ROB.
34275500: system.cpu.rob: [tid:0] Now has 94 instructions.
34275500: system.cpu.commit: Inserting PC (0x17944=>0x17948).(0=>1) [sn:107714] [tid:0] into ROB.
34275500: system.cpu.rob: Adding inst PC (0x17944=>0x17948).(0=>1) to the ROB.
34275500: system.cpu.rob: [tid:0] Now has 95 instructions.
34275500: system.cpu.commit: Inserting PC (0x17948=>0x1794c).(0=>1) [sn:107715] [tid:0] into ROB.
34275500: system.cpu.rob: Adding inst PC (0x17948=>0x1794c).(0=>1) to the ROB.
34275500: system.cpu.rob: [tid:0] Now has 96 instructions.
34275500: system.cpu.commit: Inserting PC (0x1794c=>0x17950).(0=>1) [sn:107716] [tid:0] into ROB.
34275500: system.cpu.rob: Adding inst PC (0x1794c=>0x17950).(0=>1) to the ROB.
34275500: system.cpu.rob: [tid:0] Now has 97 instructions.
34275500: system.cpu.commit: Trying to commit instructions in the ROB.
34275500: system.cpu.commit: [tid:0]: Marking PC (0x178ac=>0x178b0).(0=>1), [sn:107707] ready within ROB.
34275500: system.cpu.commit: [tid:0]: Marking PC (0x178b0=>0x17930).(0=>1), [sn:107708] ready within ROB.
34275500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34275500: system.cpu.commit: [tid:0]: ROB has 97 insts & 95 free entries.
34275500: system.cpu.commit: Activity This Cycle.
34275500: system.cpu: FullO3CPU tick checkpoint 0
34275500: system.cpu: FullO3CPU tick checkpoint 0.1
34275500: system.cpu: FullO3CPU tick checkpoint 0.2
34275500: system.cpu: FullO3CPU tick checkpoint 0.3
34275500: system.cpu: FullO3CPU tick checkpoint 0.4
34275500: global: ~DefaultIEWDefaultCommit()
34275500: global: DefaultIEWDefaultCommit()
34275500: system.cpu: FullO3CPU tick checkpoint 0.5
34275500: system.cpu: Activity: 10
34275500: system.cpu: FullO3CPU tick checkpoint 1
34275500: system.cpu: FullO3CPU tick checkpoint 2
34275500: system.cpu: Scheduling next tick!
34275500: system.cpu: CPU already running.
34275500: global: the arch_reg is 27 , the vir reg is 254
34275500: global: look up arch_reg is 27 , vir_reg is 254
34275500: global: lookup vir map for physical reg,vir_reg is 254 freelist freenum is 37
34275500: global: the phys_reg is 0, map size is 256
34275500: global: get dest phys reg is 56
34275500: global: regval is 113296
34275500: system.cpu: phys_reg is 56, val is 113296
34275500: global: RegFile: Setting int register 56 to 0x1ba90
34275500: global: setScalarResult
34275500: global: get into ~InstResult
34275500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34275500: system.cpu.iew: Activity this cycle.
34275500: system.cpu: Activity: 11
34276000: system.cpu.icache_port: Fetch unit received timing
34276000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34276000: system.cpu: CPU already running.
34276000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34276000: system.cpu.fetch: Activating stage.
34276000: system.cpu: Activity: 12
34276000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34276000: system.cpu.fetch: Running stage.
34276000: system.cpu.fetch: Attempting to fetch from [tid:0]
34276000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34276000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34276000: global: Requesting bytes 0x0ff5f893 from address 0x17c40
34276000: global: Decoding instruction 0x0ff5f893 at address 0x17c40
34276000: global: DynInst: [sn:107718] Instruction created. Instcount for system.cpu = 99
34276000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c40 (0) created [sn:107718].
34276000: system.cpu.fetch: [tid:0]: Instruction is: andi a7, a1, 255
34276000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34276000: global: Requesting bytes 0x0c078c63 from address 0x17c44
34276000: global: Decoding instruction 0x0c078c63 at address 0x17c44
34276000: global: DynInst: [sn:107719] Instruction created. Instcount for system.cpu = 100
34276000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c44 (0) created [sn:107719].
34276000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, zero, 216
34276000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34276000: system.cpu.fetch: [tid:0]: [sn:107719]:  Branch predicted to be taken to (0x17d1c=>0x17d20).(0=>1).
34276000: system.cpu.fetch: [tid:0]: [sn:107719] Branch predicted to go to (0x17d1c=>0x17d20).(0=>1).
34276000: system.cpu.fetch: Branch detected with PC = (0x17c44=>0x17c48).(0=>1)
34276000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34276000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d1c=>0x17d20).(0=>1).
34276000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d1c
34276000: system.cpu: CPU already running.
34276000: system.cpu.fetch: Fetch: Doing instruction read.
34276000: system.cpu.fetch: [tid:0]: Doing Icache access.
34276000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34276000: system.cpu.fetch: Deactivating stage.
34276000: system.cpu: Activity: 11
34276000: system.cpu.fetch: [tid:0][sn:107718]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34276000: system.cpu.fetch: [tid:0][sn:107719]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34276000: system.cpu.fetch: Activity this cycle.
34276000: system.cpu.decode: Processing [tid:0]
34276000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34276000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34276000: system.cpu.rename: Processing [tid:0]
34276000: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 95, Free LQ: 16, Free SQ: 13, FreeRM 31(169 224 255 31 0)
34276000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34276000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34276000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34276000: system.cpu.rename: [tid:0]: 1 available instructions to send iew.
34276000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34276000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34276000: system.cpu.rename: [tid:0]: Processing instruction [sn:107717] with PC (0x17c3c=>0x17c40).(0=>1).
34276000: system.cpu.rename: start rename src regs------------------------------------------------
34276000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 150
34276000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 150
34276000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34276000: system.cpu.scoreboard: getreg phys_reg is 150
34276000: system.cpu.rename: [tid:0]:virtual Register 150 (phys: 150) is not allocated.
34276000: global: idx is 0, vir_src is 150, physical reg is not allocated yet
34276000: system.cpu.rename: start rename dst regs------------------------------------------------
34276000: system.cpu.rename: renameDestRegs checkpoint 0
34276000: global: get into unified rename func
34276000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34276000: global: Renamed reg IntRegClass{15} to vir reg 67 (67) old mapping was 78 (78)
34276000: system.cpu.rename: Dest Rename result[0] is 67
34276000: system.cpu.scoreboard: get into unset reg func reg id is 67
34276000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 67 phys_reg is NULL 0.
34276000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=56), [sn:107717]. PC (0x17c3c=>0x17c40).(0=>1)
34276000: global: idx is 0, renamd_virdest is 67, renamed_dest should be NULL and is 0, previous_rename is 78
34276000: system.cpu.rename: toIEWIndex inst pc is (0x17c3c=>0x17c40).(0=>1)
34276000: system.cpu.rename: Activity this cycle.
34276000: system.cpu.rename: remove commited inst finish
34276000: system.cpu.iew: Issue: Processing [tid:0]
34276000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34276000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17940=>0x17944).(0=>1) [sn:107713] [tid:0] to IQ.
34276000: system.cpu.iq: Adding instruction [sn:107713] PC (0x17940=>0x17944).(0=>1) to the IQ.
34276000: system.cpu.iq: iq checkpoint 0
34276000: system.cpu.iq: total_src_regs is 1
34276000: system.cpu.iq: Instruction PC (0x17940=>0x17944).(0=>1) has src reg 36 that is being added to the dependency chain.
34276000: system.cpu.iq: iq checkpoint 1
34276000: system.cpu.iq: total dest regs is 1
34276000: system.cpu.iq: renamed vir reg is 89
34276000: system.cpu.iq: phys_reg is NULL
34276000: system.cpu.iq: iq checkpoint 2
34276000: system.cpu.iew: add to iq end
34276000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17944=>0x17948).(0=>1) [sn:107714] [tid:0] to IQ.
34276000: system.cpu.iq: Adding instruction [sn:107714] PC (0x17944=>0x17948).(0=>1) to the IQ.
34276000: system.cpu.iq: iq checkpoint 0
34276000: system.cpu.iq: total_src_regs is 1
34276000: system.cpu.iq: iq checkpoint 1
34276000: system.cpu.iq: total dest regs is 1
34276000: system.cpu.iq: renamed vir reg is 35
34276000: system.cpu.iq: phys_reg is NULL
34276000: system.cpu.iq: iq checkpoint 2
34276000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17944=>0x17948).(0=>1) opclass:1 [sn:107714].
34276000: system.cpu.iq: addIfReady checkpoint 0
34276000: system.cpu.iew: add to iq end
34276000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17948=>0x1794c).(0=>1) [sn:107715] [tid:0] to IQ.
34276000: system.cpu.iq: Adding instruction [sn:107715] PC (0x17948=>0x1794c).(0=>1) to the IQ.
34276000: system.cpu.iq: iq checkpoint 0
34276000: system.cpu.iq: total_src_regs is 1
34276000: system.cpu.iq: Instruction PC (0x17948=>0x1794c).(0=>1) has src reg 254 that is being added to the dependency chain.
34276000: system.cpu.iq: iq checkpoint 1
34276000: system.cpu.iq: total dest regs is 1
34276000: system.cpu.iq: renamed vir reg is 150
34276000: system.cpu.iq: phys_reg is NULL
34276000: system.cpu.iq: iq checkpoint 2
34276000: system.cpu.iew: add to iq end
34276000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x1794c=>0x17950).(0=>1) [sn:107716] [tid:0] to IQ.
34276000: system.cpu.iq: Adding instruction [sn:107716] PC (0x1794c=>0x17950).(0=>1) to the IQ.
34276000: system.cpu.iq: iq checkpoint 0
34276000: system.cpu.iq: total_src_regs is 0
34276000: system.cpu.iq: iq checkpoint 1
34276000: system.cpu.iq: total dest regs is 1
34276000: system.cpu.iq: renamed vir reg is 41
34276000: system.cpu.iq: phys_reg is NULL
34276000: system.cpu.iq: iq checkpoint 2
34276000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x1794c=>0x17950).(0=>1) opclass:1 [sn:107716].
34276000: system.cpu.iq: addIfReady checkpoint 0
34276000: system.cpu.iew: add to iq end
34276000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34276000: system.cpu.iew: Sending instructions to commit, [sn:107710] PC (0x17934=>0x17938).(0=>1).
34276000: system.cpu.iq: Waking dependents of completed instruction.
34276000: system.cpu.iq: Completing mem instruction PC: (0x17934=>0x17938).(0=>1) [sn:107710]
34276000: system.cpu.memDep0: Completed mem instruction PC (0x17934=>0x17938).(0=>1) [sn:107710].
34276000: system.cpu.iq: Waking any dependents on vir_reg is 254(flat:254) and phys register 56 (IntRegClass).
34276000: system.cpu.iq: Waking up a dependent instruction, [sn:107715] PC (0x17948=>0x1794c).(0=>1).
34276000: global: reWritePhysRegs rewrite vir_reg 254 to phys_reg 56
34276000: global: [sn:107715] has 1 ready out of 1 sources. RTI 0)
34276000: global: [sn:1] canIssue <extra arg>%
34276000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17948=>0x1794c).(0=>1) opclass:1 [sn:107715].
34276000: system.cpu.iq: addIfReady checkpoint 0
34276000: system.cpu.iew: writebackInsts checkpoint 1
34276000: system.cpu.iew: Setting virtual Destination Register 254
34276000: system.cpu.scoreboard: 1 setreg phys_reg is 254
34276000: system.cpu.scoreboard: Setting reg 254 as ready
34276000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34276000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17944=>0x17948).(0=>1) [sn:107714]
34276000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17948=>0x1794c).(0=>1) [sn:107715]
34276000: system.cpu.iq: Thread 0: Issuing instruction PC (0x1794c=>0x17950).(0=>1) [sn:107716]
34276000: system.cpu.iew: Processing [tid:0]
34276000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34276000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34276000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34276000: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34276000: system.cpu.commit: Getting instructions from Rename stage.
34276000: system.cpu.commit: Trying to commit instructions in the ROB.
34276000: system.cpu.commit: [tid:0]: Marking PC (0x17938=>0x1793c).(0=>1), [sn:107711] ready within ROB.
34276000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34276000: system.cpu.commit: [tid:0]: ROB has 97 insts & 95 free entries.
34276000: system.cpu: FullO3CPU tick checkpoint 0
34276000: system.cpu: FullO3CPU tick checkpoint 0.1
34276000: system.cpu: FullO3CPU tick checkpoint 0.2
34276000: system.cpu: FullO3CPU tick checkpoint 0.3
34276000: system.cpu: FullO3CPU tick checkpoint 0.4
34276000: global: ~DefaultIEWDefaultCommit()
34276000: global: DefaultIEWDefaultCommit()
34276000: system.cpu: FullO3CPU tick checkpoint 0.5
34276000: system.cpu: Activity: 10
34276000: system.cpu: FullO3CPU tick checkpoint 1
34276000: system.cpu: FullO3CPU tick checkpoint 2
34276000: system.cpu: Scheduling next tick!
34276500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34276500: system.cpu.fetch: Running stage.
34276500: system.cpu.fetch: There are no more threads available to fetch from.
34276500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34276500: system.cpu.decode: Processing [tid:0]
34276500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34276500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34276500: system.cpu.decode: [tid:0]: Processing instruction [sn:107718] with PC (0x17c40=>0x17c44).(0=>1)
34276500: system.cpu.decode: [tid:0]: Processing instruction [sn:107719] with PC (0x17c44=>0x17c48).(0=>1)
34276500: system.cpu.decode: Activity this cycle.
34276500: system.cpu: Activity: 11
34276500: system.cpu.rename: Processing [tid:0]
34276500: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 95, Free LQ: 16, Free SQ: 13, FreeRM 31(168 224 255 31 0)
34276500: system.cpu.rename: [tid:0]: 5 instructions not yet in ROB
34276500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34276500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34276500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34276500: system.cpu.rename: remove commited inst finish
34276500: system.cpu.iew: Issue: Processing [tid:0]
34276500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34276500: system.cpu.iew: Execute: Executing instructions from IQ.
34276500: system.cpu.iew: Execute: Processing PC (0x17944=>0x17948).(0=>1), [tid:0] [sn:107714].
34276500: system.cpu.iew: iew checkpoint 0
34276500: system.cpu.iew: iew checkpoint 1 before exe
34276500: global: RegFile: Access to int register 156, has data 0xa
34276500: global: the arch_reg is 11 , the vir reg is 35
34276500: global: look up arch_reg is 11 , vir_reg is 35
34276500: global: lookup vir map for physical reg,vir_reg is 35 freelist freenum is 37
34276500: global: the phys_reg is 0, map size is 256
34276500: global: get dest phys reg is 156
34276500: global: regval is 10
34276500: system.cpu: phys_reg is 156, val is 10
34276500: global: RegFile: Setting int register 156 to 0xa
34276500: global: setScalarResult
34276500: global: get into ~InstResult
34276500: system.cpu.iew: iew checkpoint 2 after exe
34276500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34276500: system.cpu.iew: Execute: Executing instructions from IQ.
34276500: system.cpu.iew: Execute: Processing PC (0x17948=>0x1794c).(0=>1), [tid:0] [sn:107715].
34276500: system.cpu.iew: iew checkpoint 0
34276500: system.cpu.iew: iew checkpoint 1 before exe
34276500: global: RegFile: Access to int register 56, has data 0x1ba90
34276500: global: the arch_reg is 10 , the vir reg is 150
34276500: global: look up arch_reg is 10 , vir_reg is 150
34276500: global: lookup vir map for physical reg,vir_reg is 150 freelist freenum is 37
34276500: global: the phys_reg is 0, map size is 256
34276500: global: get dest phys reg is 56
34276500: global: regval is 113296
34276500: system.cpu: phys_reg is 56, val is 113296
34276500: global: RegFile: Setting int register 56 to 0x1ba90
34276500: global: setScalarResult
34276500: global: get into ~InstResult
34276500: system.cpu.iew: iew checkpoint 2 after exe
34276500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34276500: system.cpu.iew: Execute: Executing instructions from IQ.
34276500: system.cpu.iew: Execute: Processing PC (0x1794c=>0x17950).(0=>1), [tid:0] [sn:107716].
34276500: system.cpu.iew: iew checkpoint 0
34276500: system.cpu.iew: iew checkpoint 1 before exe
34276500: global: the arch_reg is 1 , the vir reg is 41
34276500: global: look up arch_reg is 1 , vir_reg is 41
34276500: global: lookup vir map for physical reg,vir_reg is 41 freelist freenum is 37
34276500: global: the phys_reg is 0, map size is 256
34276500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34276500: global: get dest phys reg is 198
34276500: global: regval is 96592
34276500: system.cpu: phys_reg is 198, val is 96592
34276500: global: RegFile: Setting int register 198 to 0x17950
34276500: global: setScalarResult
34276500: global: get into ~InstResult
34276500: system.cpu.iew: iew checkpoint 2 after exe
34276500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34276500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34276500: system.cpu.iew: Sending instructions to commit, [sn:107714] PC (0x17944=>0x17948).(0=>1).
34276500: system.cpu.iq: Waking dependents of completed instruction.
34276500: system.cpu.iq: Waking any dependents on vir_reg is 35(flat:35) and phys register 156 (IntRegClass).
34276500: system.cpu.iew: writebackInsts checkpoint 1
34276500: system.cpu.iew: Setting virtual Destination Register 35
34276500: system.cpu.scoreboard: 1 setreg phys_reg is 35
34276500: system.cpu.scoreboard: Setting reg 35 as ready
34276500: system.cpu.iew: Sending instructions to commit, [sn:107715] PC (0x17948=>0x1794c).(0=>1).
34276500: system.cpu.iq: Waking dependents of completed instruction.
34276500: system.cpu.iq: Waking any dependents on vir_reg is 150(flat:150) and phys register 56 (IntRegClass).
34276500: system.cpu.iew: writebackInsts checkpoint 1
34276500: system.cpu.iew: Setting virtual Destination Register 150
34276500: system.cpu.scoreboard: 1 setreg phys_reg is 150
34276500: system.cpu.scoreboard: Setting reg 150 as ready
34276500: system.cpu.iew: Sending instructions to commit, [sn:107716] PC (0x1794c=>0x17c3c).(0=>1).
34276500: system.cpu.iq: Waking dependents of completed instruction.
34276500: system.cpu.iq: Waking any dependents on vir_reg is 41(flat:41) and phys register 198 (IntRegClass).
34276500: system.cpu.iew: writebackInsts checkpoint 1
34276500: system.cpu.iew: Setting virtual Destination Register 41
34276500: system.cpu.scoreboard: 1 setreg phys_reg is 41
34276500: system.cpu.scoreboard: Setting reg 41 as ready
34276500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34276500: system.cpu.iq: Not able to schedule any instructions.
34276500: system.cpu.iew: Processing [tid:0]
34276500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34276500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34276500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34276500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34276500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34276500: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34276500: system.cpu.iew: Activity this cycle.
34276500: system.cpu.commit: Getting instructions from Rename stage.
34276500: system.cpu.commit: Inserting PC (0x17c3c=>0x17c40).(0=>1) [sn:107717] [tid:0] into ROB.
34276500: system.cpu.rob: Adding inst PC (0x17c3c=>0x17c40).(0=>1) to the ROB.
34276500: system.cpu.rob: [tid:0] Now has 98 instructions.
34276500: system.cpu.commit: Trying to commit instructions in the ROB.
34276500: system.cpu.commit: [tid:0]: Marking PC (0x17934=>0x17938).(0=>1), [sn:107710] ready within ROB.
34276500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34276500: system.cpu.commit: [tid:0]: ROB has 98 insts & 94 free entries.
34276500: system.cpu.commit: Activity This Cycle.
34276500: system.cpu: FullO3CPU tick checkpoint 0
34276500: system.cpu: FullO3CPU tick checkpoint 0.1
34276500: system.cpu: FullO3CPU tick checkpoint 0.2
34276500: system.cpu: FullO3CPU tick checkpoint 0.3
34276500: system.cpu: FullO3CPU tick checkpoint 0.4
34276500: global: ~DefaultIEWDefaultCommit()
34276500: global: DefaultIEWDefaultCommit()
34276500: system.cpu: FullO3CPU tick checkpoint 0.5
34276500: system.cpu: Activity: 10
34276500: system.cpu: FullO3CPU tick checkpoint 1
34276500: system.cpu: FullO3CPU tick checkpoint 2
34276500: system.cpu: Scheduling next tick!
34277000: system.cpu.icache_port: Fetch unit received timing
34277000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34277000: system.cpu: CPU already running.
34277000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34277000: system.cpu.fetch: Activating stage.
34277000: system.cpu: Activity: 11
34277000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34277000: system.cpu.fetch: Running stage.
34277000: system.cpu.fetch: Attempting to fetch from [tid:0]
34277000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34277000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34277000: global: Requesting bytes 0x00060813 from address 0x17d1c
34277000: global: Decoding instruction 0x00060813 at address 0x17d1c
34277000: global: DynInst: [sn:107720] Instruction created. Instcount for system.cpu = 101
34277000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d1c (0) created [sn:107720].
34277000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a2, 0
34277000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34277000: global: Requesting bytes 0xf61ff06f from address 0x17d20
34277000: global: Decoding instruction 0xf61ff06f at address 0x17d20
34277000: global: DynInst: [sn:107721] Instruction created. Instcount for system.cpu = 102
34277000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d20 (0) created [sn:107721].
34277000: system.cpu.fetch: [tid:0]: Instruction is: jal zero, -160
34277000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34277000: system.cpu.fetch: [tid:0]: [sn:107721]:  Branch predicted to be taken to (0x17c80=>0x17c84).(0=>1).
34277000: system.cpu.fetch: [tid:0]: [sn:107721] Branch predicted to go to (0x17c80=>0x17c84).(0=>1).
34277000: system.cpu.fetch: Branch detected with PC = (0x17d20=>0x17d24).(0=>1)
34277000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34277000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17c80=>0x17c84).(0=>1).
34277000: system.cpu.fetch: [tid:0] Fetching cache line 0x17c80 for addr 0x17c80
34277000: system.cpu: CPU already running.
34277000: system.cpu.fetch: Fetch: Doing instruction read.
34277000: system.cpu.fetch: [tid:0]: Doing Icache access.
34277000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34277000: system.cpu.fetch: Deactivating stage.
34277000: system.cpu: Activity: 10
34277000: system.cpu.fetch: [tid:0][sn:107720]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34277000: system.cpu.fetch: [tid:0][sn:107721]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34277000: system.cpu.fetch: Activity this cycle.
34277000: system.cpu: Activity: 11
34277000: system.cpu.decode: Processing [tid:0]
34277000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34277000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34277000: system.cpu.rename: Processing [tid:0]
34277000: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 94, Free LQ: 16, Free SQ: 13, FreeRM 31(168 224 255 31 0)
34277000: system.cpu.rename: [tid:0]: 1 instructions not yet in ROB
34277000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34277000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34277000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34277000: system.cpu.rename: [tid:0]: 1 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34277000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34277000: system.cpu.rename: [tid:0]: Processing instruction [sn:107718] with PC (0x17c40=>0x17c44).(0=>1).
34277000: system.cpu.rename: start rename src regs------------------------------------------------
34277000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 35
34277000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 35
34277000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34277000: system.cpu.scoreboard: getreg phys_reg is 35
34277000: global: look up arch_reg is 11 , vir_reg is 35
34277000: global: lookup vir map for physical reg,vir_reg is 35 freelist freenum is 36
34277000: global: the phys_reg is 0x56f1750, map size is 256
34277000: system.cpu.rename: [tid:0]: virtual Register 35 (flat: 35) is allocated.
34277000: global: [sn:107718] has 1 ready out of 1 sources. RTI 0)
34277000: global: [sn:1] canIssue <extra arg>%
34277000: global: idx is 0 , vir_renamed_src is 35, phys_renamed_src is 156
34277000: system.cpu.rename: start rename dst regs------------------------------------------------
34277000: system.cpu.rename: renameDestRegs checkpoint 0
34277000: global: get into unified rename func
34277000: global: get into simple rename func with arch_reg is 17,map size is 33,freelist is XX
34277000: global: Renamed reg IntRegClass{17} to vir reg 232 (232) old mapping was 116 (116)
34277000: system.cpu.rename: Dest Rename result[0] is 232
34277000: system.cpu.scoreboard: get into unset reg func reg id is 232
34277000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 17 (IntRegClass) to virtual reg 232 phys_reg is NULL 0.
34277000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=57), [sn:107718]. PC (0x17c40=>0x17c44).(0=>1)
34277000: global: idx is 0, renamd_virdest is 232, renamed_dest should be NULL and is 0, previous_rename is 116
34277000: system.cpu.rename: toIEWIndex inst pc is (0x17c40=>0x17c44).(0=>1)
34277000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34277000: system.cpu.rename: [tid:0]: Processing instruction [sn:107719] with PC (0x17c44=>0x17c48).(0=>1).
34277000: system.cpu.rename: start rename src regs------------------------------------------------
34277000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 67
34277000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 67
34277000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34277000: system.cpu.scoreboard: getreg phys_reg is 67
34277000: system.cpu.rename: [tid:0]:virtual Register 67 (phys: 67) is not allocated.
34277000: global: idx is 0, vir_src is 67, physical reg is not allocated yet
34277000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34277000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34277000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34277000: system.cpu.scoreboard: getreg phys_reg is 0
34277000: global: look up arch_reg is 0 , vir_reg is 0
34277000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 36
34277000: global: the phys_reg is 0x56f1000, map size is 256
34277000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34277000: global: [sn:107719] has 1 ready out of 2 sources. RTI 0)
34277000: global: [sn:0] canIssue <extra arg>%
34277000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34277000: system.cpu.rename: start rename dst regs------------------------------------------------
34277000: system.cpu.rename: toIEWIndex inst pc is (0x17c44=>0x17c48).(0=>1)
34277000: system.cpu.rename: Activity this cycle.
34277000: system.cpu.rename: remove commited inst finish
34277000: system.cpu.iew: Issue: Processing [tid:0]
34277000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34277000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17c3c=>0x17c40).(0=>1) [sn:107717] [tid:0] to IQ.
34277000: system.cpu.iq: Adding instruction [sn:107717] PC (0x17c3c=>0x17c40).(0=>1) to the IQ.
34277000: system.cpu.iq: iq checkpoint 0
34277000: system.cpu.iq: total_src_regs is 1
34277000: global: look up arch_reg is 10 , vir_reg is 150
34277000: global: lookup vir map for physical reg,vir_reg is 150 freelist freenum is 36
34277000: global: the phys_reg is 0x56f12a0, map size is 256
34277000: system.cpu.iq: Instruction PC (0x17c3c=>0x17c40).(0=>1) has arch_reg 10 vir_src reg 150 phys_reg 56 that became ready before it reached the IQ.
34277000: global: idx is 0 , vir_renamed_src is 150, phys_renamed_src is 56
34277000: global: [sn:107717] has 1 ready out of 1 sources. RTI 0)
34277000: global: [sn:1] canIssue <extra arg>%
34277000: system.cpu.iq: iq checkpoint 1
34277000: system.cpu.iq: total dest regs is 1
34277000: system.cpu.iq: renamed vir reg is 67
34277000: system.cpu.iq: phys_reg is NULL
34277000: system.cpu.iq: iq checkpoint 2
34277000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17c3c=>0x17c40).(0=>1) opclass:1 [sn:107717].
34277000: system.cpu.iq: addIfReady checkpoint 0
34277000: system.cpu.iew: add to iq end
34277000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34277000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34277000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17c3c=>0x17c40).(0=>1) [sn:107717]
34277000: system.cpu.iew: Processing [tid:0]
34277000: system.cpu.iew: [tid:0], Dispatch dispatched 1 instructions.
34277000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34277000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34277000: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34277000: system.cpu.commit: Getting instructions from Rename stage.
34277000: system.cpu.commit: Trying to commit instructions in the ROB.
34277000: system.cpu.commit: [tid:0]: Marking PC (0x17944=>0x17948).(0=>1), [sn:107714] ready within ROB.
34277000: system.cpu.commit: [tid:0]: Marking PC (0x17948=>0x1794c).(0=>1), [sn:107715] ready within ROB.
34277000: system.cpu.commit: [tid:0]: Marking PC (0x1794c=>0x17c3c).(0=>1), [sn:107716] ready within ROB.
34277000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34277000: system.cpu.commit: [tid:0]: ROB has 98 insts & 94 free entries.
34277000: system.cpu: FullO3CPU tick checkpoint 0
34277000: system.cpu: FullO3CPU tick checkpoint 0.1
34277000: system.cpu: FullO3CPU tick checkpoint 0.2
34277000: system.cpu: FullO3CPU tick checkpoint 0.3
34277000: system.cpu: FullO3CPU tick checkpoint 0.4
34277000: global: ~DefaultIEWDefaultCommit()
34277000: global: DefaultIEWDefaultCommit()
34277000: system.cpu: FullO3CPU tick checkpoint 0.5
34277000: system.cpu: Activity: 10
34277000: system.cpu: FullO3CPU tick checkpoint 1
34277000: system.cpu: FullO3CPU tick checkpoint 2
34277000: system.cpu: Scheduling next tick!
34277500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34277500: system.cpu.fetch: Running stage.
34277500: system.cpu.fetch: There are no more threads available to fetch from.
34277500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34277500: system.cpu.decode: Processing [tid:0]
34277500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34277500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34277500: system.cpu.decode: [tid:0]: Processing instruction [sn:107720] with PC (0x17d1c=>0x17d20).(0=>1)
34277500: system.cpu.decode: [tid:0]: Processing instruction [sn:107721] with PC (0x17d20=>0x17d24).(0=>1)
34277500: system.cpu.decode: Activity this cycle.
34277500: system.cpu: Activity: 11
34277500: system.cpu.rename: Processing [tid:0]
34277500: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 94, Free LQ: 16, Free SQ: 13, FreeRM 31(167 224 255 31 0)
34277500: system.cpu.rename: [tid:0]: 3 instructions not yet in ROB
34277500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34277500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34277500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34277500: system.cpu.rename: remove commited inst finish
34277500: system.cpu.iew: Issue: Processing [tid:0]
34277500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34277500: system.cpu.iew: Execute: Executing instructions from IQ.
34277500: system.cpu.iew: Execute: Processing PC (0x17c3c=>0x17c40).(0=>1), [tid:0] [sn:107717].
34277500: system.cpu.iew: iew checkpoint 0
34277500: system.cpu.iew: iew checkpoint 1 before exe
34277500: global: RegFile: Access to int register 56, has data 0x1ba90
34277500: global: the arch_reg is 15 , the vir reg is 67
34277500: global: look up arch_reg is 15 , vir_reg is 67
34277500: global: lookup vir map for physical reg,vir_reg is 67 freelist freenum is 36
34277500: global: the phys_reg is 0, map size is 256
34277500: global: get dest phys reg is 0
34277500: global: regval is 0
34277500: system.cpu: phys_reg is 0, val is 0
34277500: global: RegFile: Setting int register 0 to 0
34277500: global: setScalarResult
34277500: global: get into ~InstResult
34277500: system.cpu.iew: iew checkpoint 2 after exe
34277500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34277500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34277500: system.cpu.iew: Sending instructions to commit, [sn:107717] PC (0x17c3c=>0x17c40).(0=>1).
34277500: system.cpu.iq: Waking dependents of completed instruction.
34277500: system.cpu.iq: Waking any dependents on vir_reg is 67(flat:67) and phys register 0 (IntRegClass).
34277500: system.cpu.iew: writebackInsts checkpoint 1
34277500: system.cpu.iew: Setting virtual Destination Register 67
34277500: system.cpu.scoreboard: 1 setreg phys_reg is 67
34277500: system.cpu.scoreboard: Setting reg 67 as ready
34277500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34277500: system.cpu.iq: Not able to schedule any instructions.
34277500: system.cpu.iew: Processing [tid:0]
34277500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34277500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34277500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34277500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34277500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34277500: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34277500: system.cpu.iew: Activity this cycle.
34277500: system.cpu.commit: Getting instructions from Rename stage.
34277500: system.cpu.commit: Inserting PC (0x17c40=>0x17c44).(0=>1) [sn:107718] [tid:0] into ROB.
34277500: system.cpu.rob: Adding inst PC (0x17c40=>0x17c44).(0=>1) to the ROB.
34277500: system.cpu.rob: [tid:0] Now has 99 instructions.
34277500: system.cpu.commit: Inserting PC (0x17c44=>0x17c48).(0=>1) [sn:107719] [tid:0] into ROB.
34277500: system.cpu.rob: Adding inst PC (0x17c44=>0x17c48).(0=>1) to the ROB.
34277500: system.cpu.rob: [tid:0] Now has 100 instructions.
34277500: system.cpu.commit: Trying to commit instructions in the ROB.
34277500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34277500: system.cpu.commit: [tid:0]: ROB has 100 insts & 92 free entries.
34277500: system.cpu.commit: Activity This Cycle.
34277500: system.cpu: FullO3CPU tick checkpoint 0
34277500: system.cpu: FullO3CPU tick checkpoint 0.1
34277500: system.cpu: FullO3CPU tick checkpoint 0.2
34277500: system.cpu: FullO3CPU tick checkpoint 0.3
34277500: system.cpu: FullO3CPU tick checkpoint 0.4
34277500: global: ~DefaultIEWDefaultCommit()
34277500: global: DefaultIEWDefaultCommit()
34277500: system.cpu: FullO3CPU tick checkpoint 0.5
34277500: system.cpu: Activity: 10
34277500: system.cpu: FullO3CPU tick checkpoint 1
34277500: system.cpu: FullO3CPU tick checkpoint 2
34277500: system.cpu: Scheduling next tick!
34278000: system.cpu.icache_port: Fetch unit received timing
34278000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34278000: system.cpu: CPU already running.
34278000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34278000: system.cpu.fetch: Activating stage.
34278000: system.cpu: Activity: 11
34278000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34278000: system.cpu.fetch: Running stage.
34278000: system.cpu.fetch: Attempting to fetch from [tid:0]
34278000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34278000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34278000: global: Requesting bytes 0x00700613 from address 0x17c80
34278000: global: Decoding instruction 0x00700613 at address 0x17c80
34278000: global: DynInst: [sn:107722] Instruction created. Instcount for system.cpu = 103
34278000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c80 (0) created [sn:107722].
34278000: system.cpu.fetch: [tid:0]: Instruction is: addi a2, zero, 7
34278000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34278000: global: Requesting bytes 0x03066a63 from address 0x17c84
34278000: global: Decoding instruction 0x03066a63 at address 0x17c84
34278000: global: DynInst: [sn:107723] Instruction created. Instcount for system.cpu = 104
34278000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c84 (0) created [sn:107723].
34278000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, 52
34278000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34278000: system.cpu.fetch: [tid:0]: [sn:107723]:  Branch predicted to be taken to (0x17cb8=>0x17cbc).(0=>1).
34278000: system.cpu.fetch: [tid:0]: [sn:107723] Branch predicted to go to (0x17cb8=>0x17cbc).(0=>1).
34278000: system.cpu.fetch: Branch detected with PC = (0x17c84=>0x17c88).(0=>1)
34278000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34278000: system.cpu.fetch: [tid:0][sn:107722]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34278000: system.cpu.fetch: [tid:0][sn:107723]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34278000: system.cpu.fetch: Activity this cycle.
34278000: system.cpu: Activity: 12
34278000: system.cpu.decode: Processing [tid:0]
34278000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34278000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34278000: system.cpu.rename: Processing [tid:0]
34278000: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 92, Free LQ: 16, Free SQ: 13, FreeRM 31(167 224 255 31 0)
34278000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34278000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34278000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34278000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34278000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34278000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34278000: system.cpu.rename: [tid:0]: Processing instruction [sn:107720] with PC (0x17d1c=>0x17d20).(0=>1).
34278000: system.cpu.rename: start rename src regs------------------------------------------------
34278000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 89
34278000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 89
34278000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34278000: system.cpu.scoreboard: getreg phys_reg is 89
34278000: system.cpu.rename: [tid:0]:virtual Register 89 (phys: 89) is not allocated.
34278000: global: idx is 0, vir_src is 89, physical reg is not allocated yet
34278000: system.cpu.rename: start rename dst regs------------------------------------------------
34278000: system.cpu.rename: renameDestRegs checkpoint 0
34278000: global: get into unified rename func
34278000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34278000: global: Renamed reg IntRegClass{16} to vir reg 137 (137) old mapping was 20 (20)
34278000: system.cpu.rename: Dest Rename result[0] is 137
34278000: system.cpu.scoreboard: get into unset reg func reg id is 137
34278000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 137 phys_reg is NULL 0.
34278000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=58), [sn:107720]. PC (0x17d1c=>0x17d20).(0=>1)
34278000: global: idx is 0, renamd_virdest is 137, renamed_dest should be NULL and is 0, previous_rename is 20
34278000: system.cpu.rename: toIEWIndex inst pc is (0x17d1c=>0x17d20).(0=>1)
34278000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34278000: system.cpu.rename: [tid:0]: Processing instruction [sn:107721] with PC (0x17d20=>0x17d24).(0=>1).
34278000: system.cpu.rename: start rename src regs------------------------------------------------
34278000: system.cpu.rename: start rename dst regs------------------------------------------------
34278000: system.cpu.rename: renameDestRegs checkpoint 0
34278000: global: get into unified rename func
34278000: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34278000: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34278000: system.cpu.rename: Dest Rename result[0] is 0
34278000: system.cpu.scoreboard: get into unset reg func reg id is 0
34278000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34278000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=59), [sn:107721]. PC (0x17d20=>0x17d24).(0=>1)
34278000: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34278000: system.cpu.rename: toIEWIndex inst pc is (0x17d20=>0x17d24).(0=>1)
34278000: system.cpu.rename: Activity this cycle.
34278000: system.cpu.rename: remove commited inst finish
34278000: system.cpu.iew: Issue: Processing [tid:0]
34278000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34278000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17c40=>0x17c44).(0=>1) [sn:107718] [tid:0] to IQ.
34278000: system.cpu.iq: Adding instruction [sn:107718] PC (0x17c40=>0x17c44).(0=>1) to the IQ.
34278000: system.cpu.iq: iq checkpoint 0
34278000: system.cpu.iq: total_src_regs is 1
34278000: system.cpu.iq: iq checkpoint 1
34278000: system.cpu.iq: total dest regs is 1
34278000: system.cpu.iq: renamed vir reg is 232
34278000: system.cpu.iq: phys_reg is NULL
34278000: system.cpu.iq: iq checkpoint 2
34278000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17c40=>0x17c44).(0=>1) opclass:1 [sn:107718].
34278000: system.cpu.iq: addIfReady checkpoint 0
34278000: system.cpu.iew: add to iq end
34278000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17c44=>0x17c48).(0=>1) [sn:107719] [tid:0] to IQ.
34278000: system.cpu.iq: Adding instruction [sn:107719] PC (0x17c44=>0x17c48).(0=>1) to the IQ.
34278000: system.cpu.iq: iq checkpoint 0
34278000: system.cpu.iq: total_src_regs is 2
34278000: global: look up arch_reg is 15 , vir_reg is 67
34278000: global: lookup vir map for physical reg,vir_reg is 67 freelist freenum is 36
34278000: global: the phys_reg is 0x56f1000, map size is 256
34278000: system.cpu.iq: Instruction PC (0x17c44=>0x17c48).(0=>1) has arch_reg 15 vir_src reg 67 phys_reg 0 that became ready before it reached the IQ.
34278000: global: idx is 0 , vir_renamed_src is 67, phys_renamed_src is 0
34278000: global: [sn:107719] has 2 ready out of 2 sources. RTI 0)
34278000: global: [sn:1] canIssue <extra arg>%
34278000: system.cpu.iq: iq checkpoint 1
34278000: system.cpu.iq: total dest regs is 0
34278000: system.cpu.iq: iq checkpoint 2
34278000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17c44=>0x17c48).(0=>1) opclass:1 [sn:107719].
34278000: system.cpu.iq: addIfReady checkpoint 0
34278000: system.cpu.iew: add to iq end
34278000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34278000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34278000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17c40=>0x17c44).(0=>1) [sn:107718]
34278000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17c44=>0x17c48).(0=>1) [sn:107719]
34278000: system.cpu.iew: Processing [tid:0]
34278000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34278000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34278000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34278000: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34278000: system.cpu.commit: Getting instructions from Rename stage.
34278000: system.cpu.commit: Trying to commit instructions in the ROB.
34278000: system.cpu.commit: [tid:0]: Marking PC (0x17c3c=>0x17c40).(0=>1), [sn:107717] ready within ROB.
34278000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34278000: system.cpu.commit: [tid:0]: ROB has 100 insts & 92 free entries.
34278000: system.cpu: FullO3CPU tick checkpoint 0
34278000: system.cpu: FullO3CPU tick checkpoint 0.1
34278000: system.cpu: FullO3CPU tick checkpoint 0.2
34278000: system.cpu: FullO3CPU tick checkpoint 0.3
34278000: system.cpu: FullO3CPU tick checkpoint 0.4
34278000: global: ~DefaultIEWDefaultCommit()
34278000: global: DefaultIEWDefaultCommit()
34278000: system.cpu: FullO3CPU tick checkpoint 0.5
34278000: system.cpu: Activity: 11
34278000: system.cpu: FullO3CPU tick checkpoint 1
34278000: system.cpu: FullO3CPU tick checkpoint 2
34278000: system.cpu: Scheduling next tick!
34278500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34278500: system.cpu.fetch: Running stage.
34278500: system.cpu.fetch: Attempting to fetch from [tid:0]
34278500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34278500: global: Requesting bytes 0x000107b7 from address 0x17cb8
34278500: global: Decoding instruction 0x000107b7 at address 0x17cb8
34278500: global: DynInst: [sn:107724] Instruction created. Instcount for system.cpu = 105
34278500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cb8 (0) created [sn:107724].
34278500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 65536
34278500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34278500: global: Requesting bytes 0x0085969b from address 0x17cbc
34278500: global: Decoding instruction 0x0085969b at address 0x17cbc
34278500: global: DynInst: [sn:107725] Instruction created. Instcount for system.cpu = 106
34278500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cbc (0) created [sn:107725].
34278500: system.cpu.fetch: [tid:0]: Instruction is: slliw a3, a1, 8
34278500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34278500: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17cc0=>0x17cc4).(0=>1).
34278500: system.cpu.fetch: [tid:0] Fetching cache line 0x17cc0 for addr 0x17cc0
34278500: system.cpu: CPU already running.
34278500: system.cpu.fetch: Fetch: Doing instruction read.
34278500: system.cpu.fetch: [tid:0]: Doing Icache access.
34278500: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34278500: system.cpu.fetch: Deactivating stage.
34278500: system.cpu: Activity: 10
34278500: system.cpu.fetch: [tid:0][sn:107724]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34278500: system.cpu.fetch: [tid:0][sn:107725]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34278500: system.cpu.fetch: Activity this cycle.
34278500: system.cpu: Activity: 11
34278500: system.cpu.decode: Processing [tid:0]
34278500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34278500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34278500: system.cpu.decode: [tid:0]: Processing instruction [sn:107722] with PC (0x17c80=>0x17c84).(0=>1)
34278500: system.cpu.decode: [tid:0]: Processing instruction [sn:107723] with PC (0x17c84=>0x17c88).(0=>1)
34278500: system.cpu.decode: Activity this cycle.
34278500: system.cpu.rename: Processing [tid:0]
34278500: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 92, Free LQ: 16, Free SQ: 13, FreeRM 31(166 224 255 31 0)
34278500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34278500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34278500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34278500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34278500: system.cpu.rename: remove commited inst finish
34278500: system.cpu.iew: Issue: Processing [tid:0]
34278500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34278500: system.cpu.iew: Execute: Executing instructions from IQ.
34278500: system.cpu.iew: Execute: Processing PC (0x17c40=>0x17c44).(0=>1), [tid:0] [sn:107718].
34278500: system.cpu.iew: iew checkpoint 0
34278500: system.cpu.iew: iew checkpoint 1 before exe
34278500: global: RegFile: Access to int register 156, has data 0xa
34278500: global: the arch_reg is 17 , the vir reg is 232
34278500: global: look up arch_reg is 17 , vir_reg is 232
34278500: global: lookup vir map for physical reg,vir_reg is 232 freelist freenum is 36
34278500: global: the phys_reg is 0, map size is 256
34278500: global: get dest phys reg is 156
34278500: global: regval is 10
34278500: system.cpu: phys_reg is 156, val is 10
34278500: global: RegFile: Setting int register 156 to 0xa
34278500: global: setScalarResult
34278500: global: get into ~InstResult
34278500: system.cpu.iew: iew checkpoint 2 after exe
34278500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34278500: system.cpu.iew: Execute: Executing instructions from IQ.
34278500: system.cpu.iew: Execute: Processing PC (0x17c44=>0x17c48).(0=>1), [tid:0] [sn:107719].
34278500: system.cpu.iew: iew checkpoint 0
34278500: system.cpu.iew: iew checkpoint 1 before exe
34278500: global: RegFile: Access to int register 0, has data 0
34278500: global: RegFile: Access to int register 0, has data 0
34278500: system.cpu.iew: iew checkpoint 2 after exe
34278500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34278500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34278500: system.cpu.iew: Sending instructions to commit, [sn:107718] PC (0x17c40=>0x17c44).(0=>1).
34278500: system.cpu.iq: Waking dependents of completed instruction.
34278500: system.cpu.iq: Waking any dependents on vir_reg is 232(flat:232) and phys register 156 (IntRegClass).
34278500: system.cpu.iew: writebackInsts checkpoint 1
34278500: system.cpu.iew: Setting virtual Destination Register 232
34278500: system.cpu.scoreboard: 1 setreg phys_reg is 232
34278500: system.cpu.scoreboard: Setting reg 232 as ready
34278500: system.cpu.iew: Sending instructions to commit, [sn:107719] PC (0x17c44=>0x17d1c).(0=>1).
34278500: system.cpu.iq: Waking dependents of completed instruction.
34278500: system.cpu.iew: writebackInsts checkpoint 1
34278500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34278500: system.cpu.iq: Not able to schedule any instructions.
34278500: system.cpu.iew: Processing [tid:0]
34278500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34278500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34278500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34278500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34278500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34278500: system.cpu.iew: IQ has 36 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34278500: system.cpu.iew: Activity this cycle.
34278500: system.cpu.commit: Getting instructions from Rename stage.
34278500: system.cpu.commit: Inserting PC (0x17d1c=>0x17d20).(0=>1) [sn:107720] [tid:0] into ROB.
34278500: system.cpu.rob: Adding inst PC (0x17d1c=>0x17d20).(0=>1) to the ROB.
34278500: system.cpu.rob: [tid:0] Now has 101 instructions.
34278500: system.cpu.commit: Inserting PC (0x17d20=>0x17d24).(0=>1) [sn:107721] [tid:0] into ROB.
34278500: system.cpu.rob: Adding inst PC (0x17d20=>0x17d24).(0=>1) to the ROB.
34278500: system.cpu.rob: [tid:0] Now has 102 instructions.
34278500: system.cpu.commit: Trying to commit instructions in the ROB.
34278500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34278500: system.cpu.commit: [tid:0]: ROB has 102 insts & 90 free entries.
34278500: system.cpu.commit: Activity This Cycle.
34278500: system.cpu: FullO3CPU tick checkpoint 0
34278500: system.cpu: FullO3CPU tick checkpoint 0.1
34278500: system.cpu: FullO3CPU tick checkpoint 0.2
34278500: system.cpu: FullO3CPU tick checkpoint 0.3
34278500: system.cpu: FullO3CPU tick checkpoint 0.4
34278500: global: ~DefaultIEWDefaultCommit()
34278500: global: DefaultIEWDefaultCommit()
34278500: system.cpu: FullO3CPU tick checkpoint 0.5
34278500: system.cpu: Activity: 10
34278500: system.cpu: FullO3CPU tick checkpoint 1
34278500: system.cpu: FullO3CPU tick checkpoint 2
34278500: system.cpu: Scheduling next tick!
34279000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34279000: system.cpu.fetch: Running stage.
34279000: system.cpu.fetch: There are no more threads available to fetch from.
34279000: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34279000: system.cpu.decode: Processing [tid:0]
34279000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34279000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34279000: system.cpu.decode: [tid:0]: Processing instruction [sn:107724] with PC (0x17cb8=>0x17cbc).(0=>1)
34279000: system.cpu.decode: [tid:0]: Processing instruction [sn:107725] with PC (0x17cbc=>0x17cc0).(0=>1)
34279000: system.cpu.decode: Activity this cycle.
34279000: system.cpu: Activity: 11
34279000: system.cpu.rename: Processing [tid:0]
34279000: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 90, Free LQ: 16, Free SQ: 13, FreeRM 31(166 224 255 31 0)
34279000: system.cpu.rename: [tid:0]: 2 instructions not yet in ROB
34279000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34279000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34279000: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34279000: system.cpu.rename: [tid:0]: 2 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34279000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34279000: system.cpu.rename: [tid:0]: Processing instruction [sn:107722] with PC (0x17c80=>0x17c84).(0=>1).
34279000: system.cpu.rename: start rename src regs------------------------------------------------
34279000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34279000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34279000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34279000: system.cpu.scoreboard: getreg phys_reg is 0
34279000: global: look up arch_reg is 0 , vir_reg is 0
34279000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 36
34279000: global: the phys_reg is 0x56f1000, map size is 256
34279000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34279000: global: [sn:107722] has 1 ready out of 1 sources. RTI 0)
34279000: global: [sn:1] canIssue <extra arg>%
34279000: global: idx is 0 , vir_renamed_src is 0, phys_renamed_src is 0
34279000: system.cpu.rename: start rename dst regs------------------------------------------------
34279000: system.cpu.rename: renameDestRegs checkpoint 0
34279000: global: get into unified rename func
34279000: global: get into simple rename func with arch_reg is 12,map size is 33,freelist is XX
34279000: global: Renamed reg IntRegClass{12} to vir reg 226 (226) old mapping was 89 (89)
34279000: system.cpu.rename: Dest Rename result[0] is 226
34279000: system.cpu.scoreboard: get into unset reg func reg id is 226
34279000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 12 (IntRegClass) to virtual reg 226 phys_reg is NULL 0.
34279000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=60), [sn:107722]. PC (0x17c80=>0x17c84).(0=>1)
34279000: global: idx is 0, renamd_virdest is 226, renamed_dest should be NULL and is 0, previous_rename is 89
34279000: system.cpu.rename: toIEWIndex inst pc is (0x17c80=>0x17c84).(0=>1)
34279000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34279000: system.cpu.rename: [tid:0]: Processing instruction [sn:107723] with PC (0x17c84=>0x17c88).(0=>1).
34279000: system.cpu.rename: start rename src regs------------------------------------------------
34279000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34279000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34279000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34279000: system.cpu.scoreboard: getreg phys_reg is 226
34279000: system.cpu.rename: [tid:0]:virtual Register 226 (phys: 226) is not allocated.
34279000: global: idx is 0, vir_src is 226, physical reg is not allocated yet
34279000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 137
34279000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 137
34279000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34279000: system.cpu.scoreboard: getreg phys_reg is 137
34279000: system.cpu.rename: [tid:0]:virtual Register 137 (phys: 137) is not allocated.
34279000: global: idx is 1, vir_src is 137, physical reg is not allocated yet
34279000: system.cpu.rename: start rename dst regs------------------------------------------------
34279000: system.cpu.rename: toIEWIndex inst pc is (0x17c84=>0x17c88).(0=>1)
34279000: system.cpu.rename: Activity this cycle.
34279000: system.cpu.rename: remove commited inst finish
34279000: system.cpu.iew: Issue: Processing [tid:0]
34279000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34279000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d1c=>0x17d20).(0=>1) [sn:107720] [tid:0] to IQ.
34279000: system.cpu.iq: Adding instruction [sn:107720] PC (0x17d1c=>0x17d20).(0=>1) to the IQ.
34279000: system.cpu.iq: iq checkpoint 0
34279000: system.cpu.iq: total_src_regs is 1
34279000: system.cpu.iq: Instruction PC (0x17d1c=>0x17d20).(0=>1) has src reg 89 that is being added to the dependency chain.
34279000: system.cpu.iq: iq checkpoint 1
34279000: system.cpu.iq: total dest regs is 1
34279000: system.cpu.iq: renamed vir reg is 137
34279000: system.cpu.iq: phys_reg is NULL
34279000: system.cpu.iq: iq checkpoint 2
34279000: system.cpu.iew: add to iq end
34279000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d20=>0x17d24).(0=>1) [sn:107721] [tid:0] to IQ.
34279000: system.cpu.iq: Adding instruction [sn:107721] PC (0x17d20=>0x17d24).(0=>1) to the IQ.
34279000: system.cpu.iq: iq checkpoint 0
34279000: system.cpu.iq: total_src_regs is 0
34279000: system.cpu.iq: iq checkpoint 1
34279000: system.cpu.iq: total dest regs is 1
34279000: system.cpu.iq: renamed vir reg is 0
34279000: system.cpu.iq: phys_reg is NULL
34279000: system.cpu.iq: iq checkpoint 2
34279000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d20=>0x17d24).(0=>1) opclass:1 [sn:107721].
34279000: system.cpu.iq: addIfReady checkpoint 0
34279000: system.cpu.iew: add to iq end
34279000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34279000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34279000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d20=>0x17d24).(0=>1) [sn:107721]
34279000: system.cpu.iew: Processing [tid:0]
34279000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34279000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34279000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34279000: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34279000: system.cpu.commit: Getting instructions from Rename stage.
34279000: system.cpu.commit: Trying to commit instructions in the ROB.
34279000: system.cpu.commit: [tid:0]: Marking PC (0x17c40=>0x17c44).(0=>1), [sn:107718] ready within ROB.
34279000: system.cpu.commit: [tid:0]: Marking PC (0x17c44=>0x17d1c).(0=>1), [sn:107719] ready within ROB.
34279000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34279000: system.cpu.commit: [tid:0]: ROB has 102 insts & 90 free entries.
34279000: system.cpu: FullO3CPU tick checkpoint 0
34279000: system.cpu: FullO3CPU tick checkpoint 0.1
34279000: system.cpu: FullO3CPU tick checkpoint 0.2
34279000: system.cpu: FullO3CPU tick checkpoint 0.3
34279000: system.cpu: FullO3CPU tick checkpoint 0.4
34279000: global: ~DefaultIEWDefaultCommit()
34279000: global: DefaultIEWDefaultCommit()
34279000: system.cpu: FullO3CPU tick checkpoint 0.5
34279000: system.cpu: Activity: 10
34279000: system.cpu: FullO3CPU tick checkpoint 1
34279000: system.cpu: FullO3CPU tick checkpoint 2
34279000: system.cpu: Scheduling next tick!
34279500: system.cpu.icache_port: Fetch unit received timing
34279500: system.cpu.fetch: [tid:0] Waking up from cache miss.
34279500: system.cpu: CPU already running.
34279500: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34279500: system.cpu.fetch: Activating stage.
34279500: system.cpu: Activity: 11
34279500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34279500: system.cpu.fetch: Running stage.
34279500: system.cpu.fetch: Attempting to fetch from [tid:0]
34279500: system.cpu.fetch: [tid:0]: Icache miss is complete.
34279500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34279500: global: Requesting bytes 0xfff7879b from address 0x17cc0
34279500: global: Decoding instruction 0xfff7879b at address 0x17cc0
34279500: global: DynInst: [sn:107726] Instruction created. Instcount for system.cpu = 107
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cc0 (0) created [sn:107726].
34279500: system.cpu.fetch: [tid:0]: Instruction is: addiw a5, a5, -1
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34279500: global: Requesting bytes 0x00f6f6b3 from address 0x17cc4
34279500: global: Decoding instruction 0x00f6f6b3 at address 0x17cc4
34279500: global: DynInst: [sn:107727] Instruction created. Instcount for system.cpu = 108
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cc4 (0) created [sn:107727].
34279500: system.cpu.fetch: [tid:0]: Instruction is: and a3, a3, a5
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34279500: global: Requesting bytes 0x0ff5f593 from address 0x17cc8
34279500: global: Decoding instruction 0x0ff5f593 at address 0x17cc8
34279500: global: DynInst: [sn:107728] Instruction created. Instcount for system.cpu = 109
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cc8 (0) created [sn:107728].
34279500: system.cpu.fetch: [tid:0]: Instruction is: andi a1, a1, 255
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34279500: global: Requesting bytes 0x00b6e6b3 from address 0x17ccc
34279500: global: Decoding instruction 0x00b6e6b3 at address 0x17ccc
34279500: global: DynInst: [sn:107729] Instruction created. Instcount for system.cpu = 110
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17ccc (0) created [sn:107729].
34279500: system.cpu.fetch: [tid:0]: Instruction is: or a3, a3, a1
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34279500: global: Requesting bytes 0x01069793 from address 0x17cd0
34279500: global: Decoding instruction 0x01069793 at address 0x17cd0
34279500: global: DynInst: [sn:107730] Instruction created. Instcount for system.cpu = 111
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cd0 (0) created [sn:107730].
34279500: system.cpu.fetch: [tid:0]: Instruction is: slli a5, a3, 16
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34279500: global: Requesting bytes 0x00f6e6b3 from address 0x17cd4
34279500: global: Decoding instruction 0x00f6e6b3 at address 0x17cd4
34279500: global: DynInst: [sn:107731] Instruction created. Instcount for system.cpu = 112
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cd4 (0) created [sn:107731].
34279500: system.cpu.fetch: [tid:0]: Instruction is: or a3, a3, a5
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34279500: global: Requesting bytes 0x0001e7b7 from address 0x17cd8
34279500: global: Decoding instruction 0x0001e7b7 at address 0x17cd8
34279500: global: DynInst: [sn:107732] Instruction created. Instcount for system.cpu = 113
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cd8 (0) created [sn:107732].
34279500: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 122880
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34279500: global: Requesting bytes 0x2687b303 from address 0x17cdc
34279500: global: Decoding instruction 0x2687b303 at address 0x17cdc
34279500: global: DynInst: [sn:107733] Instruction created. Instcount for system.cpu = 114
34279500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cdc (0) created [sn:107733].
34279500: system.cpu.fetch: [tid:0]: Instruction is: ld t1, 616(a5)
34279500: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34279500: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34279500: system.cpu.fetch: [tid:0][sn:107726]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34279500: system.cpu.fetch: [tid:0][sn:107727]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34279500: system.cpu.fetch: [tid:0][sn:107728]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34279500: system.cpu.fetch: [tid:0][sn:107729]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34279500: system.cpu.fetch: [tid:0][sn:107730]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34279500: system.cpu.fetch: [tid:0][sn:107731]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34279500: system.cpu.fetch: [tid:0][sn:107732]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34279500: system.cpu.fetch: [tid:0][sn:107733]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34279500: system.cpu.fetch: Activity this cycle.
34279500: system.cpu: Activity: 12
34279500: system.cpu.decode: Processing [tid:0]
34279500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34279500: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34279500: system.cpu.rename: Processing [tid:0]
34279500: system.cpu.rename: [tid:0]: Free IQ: 36, Free ROB: 90, Free LQ: 16, Free SQ: 13, FreeRM 31(165 224 255 31 0)
34279500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34279500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34279500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34279500: system.cpu.rename: [tid:0]: 2 available instructions to send iew.
34279500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
34279500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34279500: system.cpu.rename: [tid:0]: Processing instruction [sn:107724] with PC (0x17cb8=>0x17cbc).(0=>1).
34279500: system.cpu.rename: start rename src regs------------------------------------------------
34279500: system.cpu.rename: start rename dst regs------------------------------------------------
34279500: system.cpu.rename: renameDestRegs checkpoint 0
34279500: global: get into unified rename func
34279500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34279500: global: Renamed reg IntRegClass{15} to vir reg 94 (94) old mapping was 67 (67)
34279500: system.cpu.rename: Dest Rename result[0] is 94
34279500: system.cpu.scoreboard: get into unset reg func reg id is 94
34279500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 94 phys_reg is NULL 0.
34279500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=61), [sn:107724]. PC (0x17cb8=>0x17cbc).(0=>1)
34279500: global: idx is 0, renamd_virdest is 94, renamed_dest should be NULL and is 0, previous_rename is 67
34279500: system.cpu.rename: toIEWIndex inst pc is (0x17cb8=>0x17cbc).(0=>1)
34279500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34279500: system.cpu.rename: [tid:0]: Processing instruction [sn:107725] with PC (0x17cbc=>0x17cc0).(0=>1).
34279500: system.cpu.rename: start rename src regs------------------------------------------------
34279500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 35
34279500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 35
34279500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34279500: system.cpu.scoreboard: getreg phys_reg is 35
34279500: global: look up arch_reg is 11 , vir_reg is 35
34279500: global: lookup vir map for physical reg,vir_reg is 35 freelist freenum is 36
34279500: global: the phys_reg is 0x56f1750, map size is 256
34279500: system.cpu.rename: [tid:0]: virtual Register 35 (flat: 35) is allocated.
34279500: global: [sn:107725] has 1 ready out of 1 sources. RTI 0)
34279500: global: [sn:1] canIssue <extra arg>%
34279500: global: idx is 0 , vir_renamed_src is 35, phys_renamed_src is 156
34279500: system.cpu.rename: start rename dst regs------------------------------------------------
34279500: system.cpu.rename: renameDestRegs checkpoint 0
34279500: global: get into unified rename func
34279500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34279500: global: Renamed reg IntRegClass{13} to vir reg 173 (173) old mapping was 7 (7)
34279500: system.cpu.rename: Dest Rename result[0] is 173
34279500: system.cpu.scoreboard: get into unset reg func reg id is 173
34279500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 173 phys_reg is NULL 0.
34279500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=62), [sn:107725]. PC (0x17cbc=>0x17cc0).(0=>1)
34279500: global: idx is 0, renamd_virdest is 173, renamed_dest should be NULL and is 0, previous_rename is 7
34279500: system.cpu.rename: toIEWIndex inst pc is (0x17cbc=>0x17cc0).(0=>1)
34279500: system.cpu.rename: Activity this cycle.
34279500: system.cpu.rename: remove commited inst finish
34279500: system.cpu.iew: Issue: Processing [tid:0]
34279500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34279500: system.cpu.iew: Execute: Executing instructions from IQ.
34279500: system.cpu.iew: Execute: Processing PC (0x17d20=>0x17d24).(0=>1), [tid:0] [sn:107721].
34279500: system.cpu.iew: iew checkpoint 0
34279500: system.cpu.iew: iew checkpoint 1 before exe
34279500: global: regval is 97572
34279500: system.cpu: phys_reg is 0, val is 97572
34279500: global: RegFile: Setting int register 0 to 0x17d24
34279500: global: setScalarResult
34279500: global: get into ~InstResult
34279500: system.cpu.iew: iew checkpoint 2 after exe
34279500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34279500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34279500: system.cpu.iew: Sending instructions to commit, [sn:107721] PC (0x17d20=>0x17c80).(0=>1).
34279500: system.cpu.iq: Waking dependents of completed instruction.
34279500: system.cpu.iq: Waking any dependents on vir_reg is 0(flat:0) and phys register 0 (IntRegClass).
34279500: system.cpu.iew: writebackInsts checkpoint 1
34279500: system.cpu.iew: Setting virtual Destination Register 0
34279500: system.cpu.scoreboard: 1 setreg phys_reg is 0
34279500: system.cpu.scoreboard: Setting reg 0 as ready
34279500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34279500: system.cpu.iq: Not able to schedule any instructions.
34279500: system.cpu.iew: Processing [tid:0]
34279500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34279500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34279500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34279500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34279500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34279500: system.cpu.iew: IQ has 35 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34279500: system.cpu.iew: Activity this cycle.
34279500: system.cpu.commit: Getting instructions from Rename stage.
34279500: system.cpu.commit: Inserting PC (0x17c80=>0x17c84).(0=>1) [sn:107722] [tid:0] into ROB.
34279500: system.cpu.rob: Adding inst PC (0x17c80=>0x17c84).(0=>1) to the ROB.
34279500: system.cpu.rob: [tid:0] Now has 103 instructions.
34279500: system.cpu.commit: Inserting PC (0x17c84=>0x17c88).(0=>1) [sn:107723] [tid:0] into ROB.
34279500: system.cpu.rob: Adding inst PC (0x17c84=>0x17c88).(0=>1) to the ROB.
34279500: system.cpu.rob: [tid:0] Now has 104 instructions.
34279500: system.cpu.commit: Trying to commit instructions in the ROB.
34279500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34279500: system.cpu.commit: [tid:0]: ROB has 104 insts & 88 free entries.
34279500: system.cpu.commit: Activity This Cycle.
34279500: system.cpu: FullO3CPU tick checkpoint 0
34279500: system.cpu: FullO3CPU tick checkpoint 0.1
34279500: system.cpu: FullO3CPU tick checkpoint 0.2
34279500: system.cpu: FullO3CPU tick checkpoint 0.3
34279500: system.cpu: FullO3CPU tick checkpoint 0.4
34279500: global: ~DefaultIEWDefaultCommit()
34279500: global: DefaultIEWDefaultCommit()
34279500: system.cpu: FullO3CPU tick checkpoint 0.5
34279500: system.cpu: Activity: 11
34279500: system.cpu: FullO3CPU tick checkpoint 1
34279500: system.cpu: FullO3CPU tick checkpoint 2
34279500: system.cpu: Scheduling next tick!
34280000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34280000: system.cpu.fetch: Running stage.
34280000: system.cpu.fetch: Attempting to fetch from [tid:0]
34280000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34280000: global: Requesting bytes 0x0001e7b7 from address 0x17ce0
34280000: global: Decoding instruction 0x0001e7b7 at address 0x17ce0
34280000: global: DynInst: [sn:107734] Instruction created. Instcount for system.cpu = 115
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17ce0 (0) created [sn:107734].
34280000: system.cpu.fetch: [tid:0]: Instruction is: lui a5, 122880
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34280000: global: Requesting bytes 0x2707b583 from address 0x17ce4
34280000: global: Decoding instruction 0x2707b583 at address 0x17ce4
34280000: global: DynInst: [sn:107735] Instruction created. Instcount for system.cpu = 116
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17ce4 (0) created [sn:107735].
34280000: system.cpu.fetch: [tid:0]: Instruction is: ld a1, 624(a5)
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34280000: global: Requesting bytes 0x02069793 from address 0x17ce8
34280000: global: Decoding instruction 0x02069793 at address 0x17ce8
34280000: global: DynInst: [sn:107736] Instruction created. Instcount for system.cpu = 117
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17ce8 (0) created [sn:107736].
34280000: system.cpu.fetch: [tid:0]: Instruction is: slli a5, a3, 32
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34280000: global: Requesting bytes 0x00f6e6b3 from address 0x17cec
34280000: global: Decoding instruction 0x00f6e6b3 at address 0x17cec
34280000: global: DynInst: [sn:107737] Instruction created. Instcount for system.cpu = 118
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cec (0) created [sn:107737].
34280000: system.cpu.fetch: [tid:0]: Instruction is: or a3, a3, a5
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34280000: global: Requesting bytes 0x00053783 from address 0x17cf0
34280000: global: Decoding instruction 0x00053783 at address 0x17cf0
34280000: global: DynInst: [sn:107738] Instruction created. Instcount for system.cpu = 119
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf0 (0) created [sn:107738].
34280000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(a0)
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34280000: global: Requesting bytes 0x00f6c7b3 from address 0x17cf4
34280000: global: Decoding instruction 0x00f6c7b3 at address 0x17cf4
34280000: global: DynInst: [sn:107739] Instruction created. Instcount for system.cpu = 120
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf4 (0) created [sn:107739].
34280000: system.cpu.fetch: [tid:0]: Instruction is: xor a5, a3, a5
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34280000: global: Requesting bytes 0x00678733 from address 0x17cf8
34280000: global: Decoding instruction 0x00678733 at address 0x17cf8
34280000: global: DynInst: [sn:107740] Instruction created. Instcount for system.cpu = 121
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf8 (0) created [sn:107740].
34280000: system.cpu.fetch: [tid:0]: Instruction is: add a4, a5, t1
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34280000: global: Requesting bytes 0xfff7c793 from address 0x17cfc
34280000: global: Decoding instruction 0xfff7c793 at address 0x17cfc
34280000: global: DynInst: [sn:107741] Instruction created. Instcount for system.cpu = 122
34280000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cfc (0) created [sn:107741].
34280000: system.cpu.fetch: [tid:0]: Instruction is: xori a5, a5, 18446744073709551615
34280000: system.cpu.fetch: [tid:0]: Fetch queue entry created (8/32).
34280000: system.cpu.fetch: [tid:0]: Done fetching, reached fetch bandwidth for this cycle.
34280000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d00=>0x17d04).(0=>1).
34280000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d00
34280000: system.cpu: CPU already running.
34280000: system.cpu.fetch: Fetch: Doing instruction read.
34280000: system.cpu.fetch: [tid:0]: Doing Icache access.
34280000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34280000: system.cpu.fetch: Deactivating stage.
34280000: system.cpu: Activity: 10
34280000: system.cpu.fetch: [tid:0][sn:107734]: Sending instruction to decode from fetch queue. Fetch queue size: 8.
34280000: system.cpu.fetch: [tid:0][sn:107735]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34280000: system.cpu.fetch: [tid:0][sn:107736]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34280000: system.cpu.fetch: [tid:0][sn:107737]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34280000: system.cpu.fetch: [tid:0][sn:107738]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34280000: system.cpu.fetch: [tid:0][sn:107739]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34280000: system.cpu.fetch: [tid:0][sn:107740]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34280000: system.cpu.fetch: [tid:0][sn:107741]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34280000: system.cpu.fetch: Activity this cycle.
34280000: system.cpu: Activity: 11
34280000: system.cpu.decode: Processing [tid:0]
34280000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34280000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107726] with PC (0x17cc0=>0x17cc4).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107727] with PC (0x17cc4=>0x17cc8).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107728] with PC (0x17cc8=>0x17ccc).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107729] with PC (0x17ccc=>0x17cd0).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107730] with PC (0x17cd0=>0x17cd4).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107731] with PC (0x17cd4=>0x17cd8).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107732] with PC (0x17cd8=>0x17cdc).(0=>1)
34280000: system.cpu.decode: [tid:0]: Processing instruction [sn:107733] with PC (0x17cdc=>0x17ce0).(0=>1)
34280000: system.cpu.decode: Activity this cycle.
34280000: system.cpu.rename: Processing [tid:0]
34280000: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 88, Free LQ: 16, Free SQ: 13, FreeRM 31(163 224 255 31 0)
34280000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34280000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34280000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34280000: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34280000: system.cpu.rename: remove commited inst finish
34280000: system.cpu.iew: Issue: Processing [tid:0]
34280000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34280000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17c80=>0x17c84).(0=>1) [sn:107722] [tid:0] to IQ.
34280000: system.cpu.iq: Adding instruction [sn:107722] PC (0x17c80=>0x17c84).(0=>1) to the IQ.
34280000: system.cpu.iq: iq checkpoint 0
34280000: system.cpu.iq: total_src_regs is 1
34280000: system.cpu.iq: iq checkpoint 1
34280000: system.cpu.iq: total dest regs is 1
34280000: system.cpu.iq: renamed vir reg is 226
34280000: system.cpu.iq: phys_reg is NULL
34280000: system.cpu.iq: iq checkpoint 2
34280000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17c80=>0x17c84).(0=>1) opclass:1 [sn:107722].
34280000: system.cpu.iq: addIfReady checkpoint 0
34280000: system.cpu.iew: add to iq end
34280000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17c84=>0x17c88).(0=>1) [sn:107723] [tid:0] to IQ.
34280000: system.cpu.iq: Adding instruction [sn:107723] PC (0x17c84=>0x17c88).(0=>1) to the IQ.
34280000: system.cpu.iq: iq checkpoint 0
34280000: system.cpu.iq: total_src_regs is 2
34280000: system.cpu.iq: Instruction PC (0x17c84=>0x17c88).(0=>1) has src reg 226 that is being added to the dependency chain.
34280000: system.cpu.iq: Instruction PC (0x17c84=>0x17c88).(0=>1) has src reg 137 that is being added to the dependency chain.
34280000: system.cpu.iq: iq checkpoint 1
34280000: system.cpu.iq: total dest regs is 0
34280000: system.cpu.iq: iq checkpoint 2
34280000: system.cpu.iew: add to iq end
34280000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34280000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34280000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17c80=>0x17c84).(0=>1) [sn:107722]
34280000: system.cpu.iew: Processing [tid:0]
34280000: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34280000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34280000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34280000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34280000: system.cpu.commit: Getting instructions from Rename stage.
34280000: system.cpu.commit: Inserting PC (0x17cb8=>0x17cbc).(0=>1) [sn:107724] [tid:0] into ROB.
34280000: system.cpu.rob: Adding inst PC (0x17cb8=>0x17cbc).(0=>1) to the ROB.
34280000: system.cpu.rob: [tid:0] Now has 105 instructions.
34280000: system.cpu.commit: Inserting PC (0x17cbc=>0x17cc0).(0=>1) [sn:107725] [tid:0] into ROB.
34280000: system.cpu.rob: Adding inst PC (0x17cbc=>0x17cc0).(0=>1) to the ROB.
34280000: system.cpu.rob: [tid:0] Now has 106 instructions.
34280000: system.cpu.commit: Trying to commit instructions in the ROB.
34280000: system.cpu.commit: [tid:0]: Marking PC (0x17d20=>0x17c80).(0=>1), [sn:107721] ready within ROB.
34280000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34280000: system.cpu.commit: [tid:0]: ROB has 106 insts & 86 free entries.
34280000: system.cpu.commit: Activity This Cycle.
34280000: system.cpu: FullO3CPU tick checkpoint 0
34280000: system.cpu: FullO3CPU tick checkpoint 0.1
34280000: system.cpu: FullO3CPU tick checkpoint 0.2
34280000: system.cpu: FullO3CPU tick checkpoint 0.3
34280000: system.cpu: FullO3CPU tick checkpoint 0.4
34280000: global: ~DefaultIEWDefaultCommit()
34280000: global: DefaultIEWDefaultCommit()
34280000: system.cpu: FullO3CPU tick checkpoint 0.5
34280000: system.cpu: Activity: 10
34280000: system.cpu: FullO3CPU tick checkpoint 1
34280000: system.cpu: FullO3CPU tick checkpoint 2
34280000: system.cpu: Scheduling next tick!
34280500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34280500: system.cpu.fetch: Running stage.
34280500: system.cpu.fetch: There are no more threads available to fetch from.
34280500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34280500: system.cpu.decode: Processing [tid:0]
34280500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34280500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107734] with PC (0x17ce0=>0x17ce4).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107735] with PC (0x17ce4=>0x17ce8).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107736] with PC (0x17ce8=>0x17cec).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107737] with PC (0x17cec=>0x17cf0).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107738] with PC (0x17cf0=>0x17cf4).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107739] with PC (0x17cf4=>0x17cf8).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107740] with PC (0x17cf8=>0x17cfc).(0=>1)
34280500: system.cpu.decode: [tid:0]: Processing instruction [sn:107741] with PC (0x17cfc=>0x17d00).(0=>1)
34280500: system.cpu.decode: Activity this cycle.
34280500: system.cpu: Activity: 11
34280500: system.cpu.rename: Processing [tid:0]
34280500: system.cpu.rename: [tid:0]: Free IQ: 35, Free ROB: 86, Free LQ: 16, Free SQ: 13, FreeRM 31(163 224 255 31 0)
34280500: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34280500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34280500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34280500: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34280500: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107726] with PC (0x17cc0=>0x17cc4).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 94
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 94
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 94
34280500: system.cpu.rename: [tid:0]:virtual Register 94 (phys: 94) is not allocated.
34280500: global: idx is 0, vir_src is 94, physical reg is not allocated yet
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{15} to vir reg 228 (228) old mapping was 94 (94)
34280500: system.cpu.rename: Dest Rename result[0] is 228
34280500: system.cpu.scoreboard: get into unset reg func reg id is 228
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 228 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=63), [sn:107726]. PC (0x17cc0=>0x17cc4).(0=>1)
34280500: global: idx is 0, renamd_virdest is 228, renamed_dest should be NULL and is 0, previous_rename is 94
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cc0=>0x17cc4).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107727] with PC (0x17cc4=>0x17cc8).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 173
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 173
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 173
34280500: system.cpu.rename: [tid:0]:virtual Register 173 (phys: 173) is not allocated.
34280500: global: idx is 0, vir_src is 173, physical reg is not allocated yet
34280500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 228
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 228
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 228
34280500: system.cpu.rename: [tid:0]:virtual Register 228 (phys: 228) is not allocated.
34280500: global: idx is 1, vir_src is 228, physical reg is not allocated yet
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{13} to vir reg 255 (255) old mapping was 173 (173)
34280500: system.cpu.rename: Dest Rename result[0] is 255
34280500: system.cpu.scoreboard: get into unset reg func reg id is 255
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 255 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=64), [sn:107727]. PC (0x17cc4=>0x17cc8).(0=>1)
34280500: global: idx is 0, renamd_virdest is 255, renamed_dest should be NULL and is 0, previous_rename is 173
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cc4=>0x17cc8).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107728] with PC (0x17cc8=>0x17ccc).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 35
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 35
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 35
34280500: global: look up arch_reg is 11 , vir_reg is 35
34280500: global: lookup vir map for physical reg,vir_reg is 35 freelist freenum is 36
34280500: global: the phys_reg is 0x56f1750, map size is 256
34280500: system.cpu.rename: [tid:0]: virtual Register 35 (flat: 35) is allocated.
34280500: global: [sn:107728] has 1 ready out of 1 sources. RTI 0)
34280500: global: [sn:1] canIssue <extra arg>%
34280500: global: idx is 0 , vir_renamed_src is 35, phys_renamed_src is 156
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{11} to vir reg 224 (224) old mapping was 35 (35)
34280500: system.cpu.rename: Dest Rename result[0] is 224
34280500: system.cpu.scoreboard: get into unset reg func reg id is 224
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 224 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=65), [sn:107728]. PC (0x17cc8=>0x17ccc).(0=>1)
34280500: global: idx is 0, renamd_virdest is 224, renamed_dest should be NULL and is 0, previous_rename is 35
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cc8=>0x17ccc).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107729] with PC (0x17ccc=>0x17cd0).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 255
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 255
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 255
34280500: system.cpu.rename: [tid:0]:virtual Register 255 (phys: 255) is not allocated.
34280500: global: idx is 0, vir_src is 255, physical reg is not allocated yet
34280500: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 224
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 224
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 224
34280500: system.cpu.rename: [tid:0]:virtual Register 224 (phys: 224) is not allocated.
34280500: global: idx is 1, vir_src is 224, physical reg is not allocated yet
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{13} to vir reg 130 (130) old mapping was 255 (255)
34280500: system.cpu.rename: Dest Rename result[0] is 130
34280500: system.cpu.scoreboard: get into unset reg func reg id is 130
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 130 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=66), [sn:107729]. PC (0x17ccc=>0x17cd0).(0=>1)
34280500: global: idx is 0, renamd_virdest is 130, renamed_dest should be NULL and is 0, previous_rename is 255
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17ccc=>0x17cd0).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107730] with PC (0x17cd0=>0x17cd4).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 130
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 130
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 130
34280500: system.cpu.rename: [tid:0]:virtual Register 130 (phys: 130) is not allocated.
34280500: global: idx is 0, vir_src is 130, physical reg is not allocated yet
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{15} to vir reg 12 (12) old mapping was 228 (228)
34280500: system.cpu.rename: Dest Rename result[0] is 12
34280500: system.cpu.scoreboard: get into unset reg func reg id is 12
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 12 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=67), [sn:107730]. PC (0x17cd0=>0x17cd4).(0=>1)
34280500: global: idx is 0, renamd_virdest is 12, renamed_dest should be NULL and is 0, previous_rename is 228
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cd0=>0x17cd4).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107731] with PC (0x17cd4=>0x17cd8).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 130
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 130
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 130
34280500: system.cpu.rename: [tid:0]:virtual Register 130 (phys: 130) is not allocated.
34280500: global: idx is 0, vir_src is 130, physical reg is not allocated yet
34280500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 12
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 12
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 12
34280500: system.cpu.rename: [tid:0]:virtual Register 12 (phys: 12) is not allocated.
34280500: global: idx is 1, vir_src is 12, physical reg is not allocated yet
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{13} to vir reg 214 (214) old mapping was 130 (130)
34280500: system.cpu.rename: Dest Rename result[0] is 214
34280500: system.cpu.scoreboard: get into unset reg func reg id is 214
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 214 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=68), [sn:107731]. PC (0x17cd4=>0x17cd8).(0=>1)
34280500: global: idx is 0, renamd_virdest is 214, renamed_dest should be NULL and is 0, previous_rename is 130
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cd4=>0x17cd8).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107732] with PC (0x17cd8=>0x17cdc).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{15} to vir reg 101 (101) old mapping was 12 (12)
34280500: system.cpu.rename: Dest Rename result[0] is 101
34280500: system.cpu.scoreboard: get into unset reg func reg id is 101
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 101 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=69), [sn:107732]. PC (0x17cd8=>0x17cdc).(0=>1)
34280500: global: idx is 0, renamd_virdest is 101, renamed_dest should be NULL and is 0, previous_rename is 12
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cd8=>0x17cdc).(0=>1)
34280500: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34280500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 0, loads dispatchedToLQ: 0
34280500: system.cpu.rename: [tid:0]: Processing instruction [sn:107733] with PC (0x17cdc=>0x17ce0).(0=>1).
34280500: system.cpu.rename: start rename src regs------------------------------------------------
34280500: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 101
34280500: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 101
34280500: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34280500: system.cpu.scoreboard: getreg phys_reg is 101
34280500: system.cpu.rename: [tid:0]:virtual Register 101 (phys: 101) is not allocated.
34280500: global: idx is 0, vir_src is 101, physical reg is not allocated yet
34280500: system.cpu.rename: start rename dst regs------------------------------------------------
34280500: system.cpu.rename: renameDestRegs checkpoint 0
34280500: global: get into unified rename func
34280500: global: get into simple rename func with arch_reg is 6,map size is 33,freelist is XX
34280500: global: Renamed reg IntRegClass{6} to vir reg 63 (63) old mapping was 84 (84)
34280500: system.cpu.rename: Dest Rename result[0] is 63
34280500: system.cpu.scoreboard: get into unset reg func reg id is 63
34280500: system.cpu.rename: [tid:0]: Renaming Dest arch reg 6 (IntRegClass) to virtual reg 63 phys_reg is NULL 0.
34280500: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=70), [sn:107733]. PC (0x17cdc=>0x17ce0).(0=>1)
34280500: global: idx is 0, renamd_virdest is 63, renamed_dest should be NULL and is 0, previous_rename is 84
34280500: system.cpu.rename: toIEWIndex inst pc is (0x17cdc=>0x17ce0).(0=>1)
34280500: system.cpu.rename: Activity this cycle.
34280500: system.cpu.rename: remove commited inst finish
34280500: system.cpu.iew: Issue: Processing [tid:0]
34280500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34280500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cb8=>0x17cbc).(0=>1) [sn:107724] [tid:0] to IQ.
34280500: system.cpu.iq: Adding instruction [sn:107724] PC (0x17cb8=>0x17cbc).(0=>1) to the IQ.
34280500: system.cpu.iq: iq checkpoint 0
34280500: system.cpu.iq: total_src_regs is 0
34280500: system.cpu.iq: iq checkpoint 1
34280500: system.cpu.iq: total dest regs is 1
34280500: system.cpu.iq: renamed vir reg is 94
34280500: system.cpu.iq: phys_reg is NULL
34280500: system.cpu.iq: iq checkpoint 2
34280500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cb8=>0x17cbc).(0=>1) opclass:1 [sn:107724].
34280500: system.cpu.iq: addIfReady checkpoint 0
34280500: system.cpu.iew: add to iq end
34280500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cbc=>0x17cc0).(0=>1) [sn:107725] [tid:0] to IQ.
34280500: system.cpu.iq: Adding instruction [sn:107725] PC (0x17cbc=>0x17cc0).(0=>1) to the IQ.
34280500: system.cpu.iq: iq checkpoint 0
34280500: system.cpu.iq: total_src_regs is 1
34280500: system.cpu.iq: iq checkpoint 1
34280500: system.cpu.iq: total dest regs is 1
34280500: system.cpu.iq: renamed vir reg is 173
34280500: system.cpu.iq: phys_reg is NULL
34280500: system.cpu.iq: iq checkpoint 2
34280500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cbc=>0x17cc0).(0=>1) opclass:1 [sn:107725].
34280500: system.cpu.iq: addIfReady checkpoint 0
34280500: system.cpu.iew: add to iq end
34280500: system.cpu.iew: Execute: Executing instructions from IQ.
34280500: system.cpu.iew: Execute: Processing PC (0x17c80=>0x17c84).(0=>1), [tid:0] [sn:107722].
34280500: system.cpu.iew: iew checkpoint 0
34280500: system.cpu.iew: iew checkpoint 1 before exe
34280500: global: RegFile: Access to int register 0, has data 0
34280500: global: the arch_reg is 12 , the vir reg is 226
34280500: global: look up arch_reg is 12 , vir_reg is 226
34280500: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 36
34280500: global: the phys_reg is 0, map size is 256
34280500: global: get dest phys reg is 237
34280500: global: regval is 7
34280500: system.cpu: phys_reg is 237, val is 7
34280500: global: RegFile: Setting int register 237 to 0x7
34280500: global: setScalarResult
34280500: global: get into ~InstResult
34280500: system.cpu.iew: iew checkpoint 2 after exe
34280500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34280500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34280500: system.cpu.iew: Sending instructions to commit, [sn:107722] PC (0x17c80=>0x17c84).(0=>1).
34280500: system.cpu.iq: Waking dependents of completed instruction.
34280500: system.cpu.iq: Waking any dependents on vir_reg is 226(flat:226) and phys register 237 (IntRegClass).
34280500: system.cpu.iq: Waking up a dependent instruction, [sn:107723] PC (0x17c84=>0x17c88).(0=>1).
34280500: global: reWritePhysRegs rewrite vir_reg 226 to phys_reg 237
34280500: global: [sn:107723] has 1 ready out of 2 sources. RTI 0)
34280500: global: [sn:0] canIssue <extra arg>%
34280500: system.cpu.iew: writebackInsts checkpoint 1
34280500: system.cpu.iew: Setting virtual Destination Register 226
34280500: system.cpu.scoreboard: 1 setreg phys_reg is 226
34280500: system.cpu.scoreboard: Setting reg 226 as ready
34280500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34280500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cb8=>0x17cbc).(0=>1) [sn:107724]
34280500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cbc=>0x17cc0).(0=>1) [sn:107725]
34280500: system.cpu.iew: Processing [tid:0]
34280500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34280500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34280500: system.cpu.iew: [tid:0], Dispatch dispatched 2 instructions.
34280500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34280500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34280500: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34280500: system.cpu.iew: Activity this cycle.
34280500: system.cpu.commit: Getting instructions from Rename stage.
34280500: system.cpu.commit: Trying to commit instructions in the ROB.
34280500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34280500: system.cpu.commit: [tid:0]: ROB has 106 insts & 86 free entries.
34280500: system.cpu: FullO3CPU tick checkpoint 0
34280500: system.cpu: FullO3CPU tick checkpoint 0.1
34280500: system.cpu: FullO3CPU tick checkpoint 0.2
34280500: system.cpu: FullO3CPU tick checkpoint 0.3
34280500: system.cpu: FullO3CPU tick checkpoint 0.4
34280500: global: ~DefaultIEWDefaultCommit()
34280500: global: DefaultIEWDefaultCommit()
34280500: system.cpu: FullO3CPU tick checkpoint 0.5
34280500: system.cpu: Activity: 10
34280500: system.cpu: FullO3CPU tick checkpoint 1
34280500: system.cpu: FullO3CPU tick checkpoint 2
34280500: system.cpu: Scheduling next tick!
34281000: system.cpu.icache_port: Fetch unit received timing
34281000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34281000: system.cpu: CPU already running.
34281000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34281000: system.cpu.fetch: Activating stage.
34281000: system.cpu: Activity: 11
34281000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34281000: system.cpu.fetch: Running stage.
34281000: system.cpu.fetch: Attempting to fetch from [tid:0]
34281000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34281000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34281000: global: Requesting bytes 0x00f777b3 from address 0x17d00
34281000: global: Decoding instruction 0x00f777b3 at address 0x17d00
34281000: global: DynInst: [sn:107742] Instruction created. Instcount for system.cpu = 123
34281000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d00 (0) created [sn:107742].
34281000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a5
34281000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34281000: global: Requesting bytes 0x00b7f7b3 from address 0x17d04
34281000: global: Decoding instruction 0x00b7f7b3 at address 0x17d04
34281000: global: DynInst: [sn:107743] Instruction created. Instcount for system.cpu = 124
34281000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d04 (0) created [sn:107743].
34281000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a5, a1
34281000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34281000: global: Requesting bytes 0xf80792e3 from address 0x17d08
34281000: global: Decoding instruction 0xf80792e3 at address 0x17d08
34281000: global: DynInst: [sn:107744] Instruction created. Instcount for system.cpu = 125
34281000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d08 (0) created [sn:107744].
34281000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, -124
34281000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34281000: system.cpu.fetch: [tid:0]: [sn:107744]:Branch predicted to be not taken.
34281000: system.cpu.fetch: [tid:0]: [sn:107744] Branch predicted to go to (0x17d0c=>0x17d10).(0=>1).
34281000: global: Requesting bytes 0xff880813 from address 0x17d0c
34281000: global: Decoding instruction 0xff880813 at address 0x17d0c
34281000: global: DynInst: [sn:107745] Instruction created. Instcount for system.cpu = 126
34281000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d0c (0) created [sn:107745].
34281000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a6, -8
34281000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34281000: global: Requesting bytes 0x00850513 from address 0x17d10
34281000: global: Decoding instruction 0x00850513 at address 0x17d10
34281000: global: DynInst: [sn:107746] Instruction created. Instcount for system.cpu = 127
34281000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d10 (0) created [sn:107746].
34281000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 8
34281000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34281000: global: Requesting bytes 0xfd066ee3 from address 0x17d14
34281000: global: Decoding instruction 0xfd066ee3 at address 0x17d14
34281000: global: DynInst: [sn:107747] Instruction created. Instcount for system.cpu = 128
34281000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d14 (0) created [sn:107747].
34281000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, -36
34281000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34281000: system.cpu.fetch: [tid:0]: [sn:107747]:  Branch predicted to be taken to (0x17cf0=>0x17cf4).(0=>1).
34281000: system.cpu.fetch: [tid:0]: [sn:107747] Branch predicted to go to (0x17cf0=>0x17cf4).(0=>1).
34281000: system.cpu.fetch: Branch detected with PC = (0x17d14=>0x17d18).(0=>1)
34281000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34281000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17cf0=>0x17cf4).(0=>1).
34281000: system.cpu.fetch: [tid:0] Fetching cache line 0x17cc0 for addr 0x17cf0
34281000: system.cpu: CPU already running.
34281000: system.cpu.fetch: Fetch: Doing instruction read.
34281000: system.cpu.fetch: [tid:0]: Doing Icache access.
34281000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34281000: system.cpu.fetch: Deactivating stage.
34281000: system.cpu: Activity: 10
34281000: system.cpu.fetch: [tid:0][sn:107742]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34281000: system.cpu.fetch: [tid:0][sn:107743]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34281000: system.cpu.fetch: [tid:0][sn:107744]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34281000: system.cpu.fetch: [tid:0][sn:107745]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34281000: system.cpu.fetch: [tid:0][sn:107746]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34281000: system.cpu.fetch: [tid:0][sn:107747]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34281000: system.cpu.fetch: Activity this cycle.
34281000: system.cpu: Activity: 11
34281000: system.cpu.decode: Processing [tid:0]
34281000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34281000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34281000: system.cpu.rename: Processing [tid:0]
34281000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 86, Free LQ: 16, Free SQ: 13, FreeRM 31(155 224 255 31 0)
34281000: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34281000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
34281000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34281000: system.cpu.rename: [tid:0]: 8 available instructions to send iew.
34281000: system.cpu.rename: [tid:0]: 10 insts pipelining from Rename | 2 insts dispatched to IQ last cycle.
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107734] with PC (0x17ce0=>0x17ce4).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{15} to vir reg 188 (188) old mapping was 101 (101)
34281000: system.cpu.rename: Dest Rename result[0] is 188
34281000: system.cpu.scoreboard: get into unset reg func reg id is 188
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 188 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=71), [sn:107734]. PC (0x17ce0=>0x17ce4).(0=>1)
34281000: global: idx is 0, renamd_virdest is 188, renamed_dest should be NULL and is 0, previous_rename is 101
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17ce0=>0x17ce4).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 1, loads dispatchedToLQ: 0
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107735] with PC (0x17ce4=>0x17ce8).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 188
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 188
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 188
34281000: system.cpu.rename: [tid:0]:virtual Register 188 (phys: 188) is not allocated.
34281000: global: idx is 0, vir_src is 188, physical reg is not allocated yet
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 11,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{11} to vir reg 235 (235) old mapping was 224 (224)
34281000: system.cpu.rename: Dest Rename result[0] is 235
34281000: system.cpu.scoreboard: get into unset reg func reg id is 235
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 11 (IntRegClass) to virtual reg 235 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=72), [sn:107735]. PC (0x17ce4=>0x17ce8).(0=>1)
34281000: global: idx is 0, renamd_virdest is 235, renamed_dest should be NULL and is 0, previous_rename is 224
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17ce4=>0x17ce8).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107736] with PC (0x17ce8=>0x17cec).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 214
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 214
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 214
34281000: system.cpu.rename: [tid:0]:virtual Register 214 (phys: 214) is not allocated.
34281000: global: idx is 0, vir_src is 214, physical reg is not allocated yet
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{15} to vir reg 102 (102) old mapping was 188 (188)
34281000: system.cpu.rename: Dest Rename result[0] is 102
34281000: system.cpu.scoreboard: get into unset reg func reg id is 102
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 102 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=73), [sn:107736]. PC (0x17ce8=>0x17cec).(0=>1)
34281000: global: idx is 0, renamd_virdest is 102, renamed_dest should be NULL and is 0, previous_rename is 188
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17ce8=>0x17cec).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107737] with PC (0x17cec=>0x17cf0).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 214
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 214
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 214
34281000: system.cpu.rename: [tid:0]:virtual Register 214 (phys: 214) is not allocated.
34281000: global: idx is 0, vir_src is 214, physical reg is not allocated yet
34281000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 102
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 102
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 102
34281000: system.cpu.rename: [tid:0]:virtual Register 102 (phys: 102) is not allocated.
34281000: global: idx is 1, vir_src is 102, physical reg is not allocated yet
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 13,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{13} to vir reg 236 (236) old mapping was 214 (214)
34281000: system.cpu.rename: Dest Rename result[0] is 236
34281000: system.cpu.scoreboard: get into unset reg func reg id is 236
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 13 (IntRegClass) to virtual reg 236 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=74), [sn:107737]. PC (0x17cec=>0x17cf0).(0=>1)
34281000: global: idx is 0, renamd_virdest is 236, renamed_dest should be NULL and is 0, previous_rename is 214
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17cec=>0x17cf0).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 2, loads dispatchedToLQ: 0
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107738] with PC (0x17cf0=>0x17cf4).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 150
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 150
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 150
34281000: global: look up arch_reg is 10 , vir_reg is 150
34281000: global: lookup vir map for physical reg,vir_reg is 150 freelist freenum is 36
34281000: global: the phys_reg is 0x56f12a0, map size is 256
34281000: system.cpu.rename: [tid:0]: virtual Register 150 (flat: 150) is allocated.
34281000: global: [sn:107738] has 1 ready out of 1 sources. RTI 0)
34281000: global: [sn:1] canIssue <extra arg>%
34281000: global: idx is 0 , vir_renamed_src is 150, phys_renamed_src is 56
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{15} to vir reg 141 (141) old mapping was 102 (102)
34281000: system.cpu.rename: Dest Rename result[0] is 141
34281000: system.cpu.scoreboard: get into unset reg func reg id is 141
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 141 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=75), [sn:107738]. PC (0x17cf0=>0x17cf4).(0=>1)
34281000: global: idx is 0, renamd_virdest is 141, renamed_dest should be NULL and is 0, previous_rename is 102
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17cf0=>0x17cf4).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107739] with PC (0x17cf4=>0x17cf8).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 236
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 236
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 236
34281000: system.cpu.rename: [tid:0]:virtual Register 236 (phys: 236) is not allocated.
34281000: global: idx is 0, vir_src is 236, physical reg is not allocated yet
34281000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 141
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 141
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 141
34281000: system.cpu.rename: [tid:0]:virtual Register 141 (phys: 141) is not allocated.
34281000: global: idx is 1, vir_src is 141, physical reg is not allocated yet
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{15} to vir reg 43 (43) old mapping was 141 (141)
34281000: system.cpu.rename: Dest Rename result[0] is 43
34281000: system.cpu.scoreboard: get into unset reg func reg id is 43
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 43 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=76), [sn:107739]. PC (0x17cf4=>0x17cf8).(0=>1)
34281000: global: idx is 0, renamd_virdest is 43, renamed_dest should be NULL and is 0, previous_rename is 141
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17cf4=>0x17cf8).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107740] with PC (0x17cf8=>0x17cfc).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 43
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 43
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 43
34281000: system.cpu.rename: [tid:0]:virtual Register 43 (phys: 43) is not allocated.
34281000: global: idx is 0, vir_src is 43, physical reg is not allocated yet
34281000: system.cpu.rename: arch reg 6 [flat:6] renamed_virtual reg is 63
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6,got vir reg 63
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 63
34281000: system.cpu.rename: [tid:0]:virtual Register 63 (phys: 63) is not allocated.
34281000: global: idx is 1, vir_src is 63, physical reg is not allocated yet
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{14} to vir reg 91 (91) old mapping was 106 (106)
34281000: system.cpu.rename: Dest Rename result[0] is 91
34281000: system.cpu.scoreboard: get into unset reg func reg id is 91
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 91 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=77), [sn:107740]. PC (0x17cf8=>0x17cfc).(0=>1)
34281000: global: idx is 0, renamd_virdest is 91, renamed_dest should be NULL and is 0, previous_rename is 106
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17cf8=>0x17cfc).(0=>1)
34281000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34281000: system.cpu.rename: [tid:0]: Processing instruction [sn:107741] with PC (0x17cfc=>0x17d00).(0=>1).
34281000: system.cpu.rename: start rename src regs------------------------------------------------
34281000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 43
34281000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 43
34281000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34281000: system.cpu.scoreboard: getreg phys_reg is 43
34281000: system.cpu.rename: [tid:0]:virtual Register 43 (phys: 43) is not allocated.
34281000: global: idx is 0, vir_src is 43, physical reg is not allocated yet
34281000: system.cpu.rename: start rename dst regs------------------------------------------------
34281000: system.cpu.rename: renameDestRegs checkpoint 0
34281000: global: get into unified rename func
34281000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34281000: global: Renamed reg IntRegClass{15} to vir reg 14 (14) old mapping was 43 (43)
34281000: system.cpu.rename: Dest Rename result[0] is 14
34281000: system.cpu.scoreboard: get into unset reg func reg id is 14
34281000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 14 phys_reg is NULL 0.
34281000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=78), [sn:107741]. PC (0x17cfc=>0x17d00).(0=>1)
34281000: global: idx is 0, renamd_virdest is 14, renamed_dest should be NULL and is 0, previous_rename is 43
34281000: system.cpu.rename: toIEWIndex inst pc is (0x17cfc=>0x17d00).(0=>1)
34281000: system.cpu.rename: Activity this cycle.
34281000: system.cpu.rename: remove commited inst finish
34281000: system.cpu.iew: Issue: Processing [tid:0]
34281000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34281000: system.cpu.iew: Execute: Executing instructions from IQ.
34281000: system.cpu.iew: Execute: Processing PC (0x17cb8=>0x17cbc).(0=>1), [tid:0] [sn:107724].
34281000: system.cpu.iew: iew checkpoint 0
34281000: system.cpu.iew: iew checkpoint 1 before exe
34281000: global: the arch_reg is 15 , the vir reg is 94
34281000: global: look up arch_reg is 15 , vir_reg is 94
34281000: global: lookup vir map for physical reg,vir_reg is 94 freelist freenum is 36
34281000: global: the phys_reg is 0, map size is 256
34281000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34281000: global: get dest phys reg is 234
34281000: global: regval is 65536
34281000: system.cpu: phys_reg is 234, val is 65536
34281000: global: RegFile: Setting int register 234 to 0x10000
34281000: global: setScalarResult
34281000: global: get into ~InstResult
34281000: system.cpu.iew: iew checkpoint 2 after exe
34281000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34281000: system.cpu.iew: Execute: Executing instructions from IQ.
34281000: system.cpu.iew: Execute: Processing PC (0x17cbc=>0x17cc0).(0=>1), [tid:0] [sn:107725].
34281000: system.cpu.iew: iew checkpoint 0
34281000: system.cpu.iew: iew checkpoint 1 before exe
34281000: global: RegFile: Access to int register 156, has data 0xa
34281000: global: the arch_reg is 13 , the vir reg is 173
34281000: global: look up arch_reg is 13 , vir_reg is 173
34281000: global: lookup vir map for physical reg,vir_reg is 173 freelist freenum is 35
34281000: global: the phys_reg is 0, map size is 256
34281000: global: get dest phys reg is 187
34281000: global: regval is 2560
34281000: system.cpu: phys_reg is 187, val is 2560
34281000: global: RegFile: Setting int register 187 to 0xa00
34281000: global: setScalarResult
34281000: global: get into ~InstResult
34281000: system.cpu.iew: iew checkpoint 2 after exe
34281000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34281000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34281000: system.cpu.iew: Sending instructions to commit, [sn:107724] PC (0x17cb8=>0x17cbc).(0=>1).
34281000: system.cpu.iq: Waking dependents of completed instruction.
34281000: system.cpu.iq: Waking any dependents on vir_reg is 94(flat:94) and phys register 234 (IntRegClass).
34281000: system.cpu.iew: writebackInsts checkpoint 1
34281000: system.cpu.iew: Setting virtual Destination Register 94
34281000: system.cpu.scoreboard: 1 setreg phys_reg is 94
34281000: system.cpu.scoreboard: Setting reg 94 as ready
34281000: system.cpu.iew: Sending instructions to commit, [sn:107725] PC (0x17cbc=>0x17cc0).(0=>1).
34281000: system.cpu.iq: Waking dependents of completed instruction.
34281000: system.cpu.iq: Waking any dependents on vir_reg is 173(flat:173) and phys register 187 (IntRegClass).
34281000: system.cpu.iew: writebackInsts checkpoint 1
34281000: system.cpu.iew: Setting virtual Destination Register 173
34281000: system.cpu.scoreboard: 1 setreg phys_reg is 173
34281000: system.cpu.scoreboard: Setting reg 173 as ready
34281000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34281000: system.cpu.iq: Not able to schedule any instructions.
34281000: system.cpu.iew: Processing [tid:0]
34281000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34281000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34281000: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34281000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34281000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 17
34281000: system.cpu.iew: IQ has 34 free entries (Can schedule: 0).  LQ has 16 free entries. SQ has 13 free entries.
34281000: system.cpu.iew: Activity this cycle.
34281000: system.cpu.commit: Getting instructions from Rename stage.
34281000: system.cpu.commit: Inserting PC (0x17cc0=>0x17cc4).(0=>1) [sn:107726] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cc0=>0x17cc4).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 107 instructions.
34281000: system.cpu.commit: Inserting PC (0x17cc4=>0x17cc8).(0=>1) [sn:107727] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cc4=>0x17cc8).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 108 instructions.
34281000: system.cpu.commit: Inserting PC (0x17cc8=>0x17ccc).(0=>1) [sn:107728] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cc8=>0x17ccc).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 109 instructions.
34281000: system.cpu.commit: Inserting PC (0x17ccc=>0x17cd0).(0=>1) [sn:107729] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17ccc=>0x17cd0).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 110 instructions.
34281000: system.cpu.commit: Inserting PC (0x17cd0=>0x17cd4).(0=>1) [sn:107730] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cd0=>0x17cd4).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 111 instructions.
34281000: system.cpu.commit: Inserting PC (0x17cd4=>0x17cd8).(0=>1) [sn:107731] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cd4=>0x17cd8).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 112 instructions.
34281000: system.cpu.commit: Inserting PC (0x17cd8=>0x17cdc).(0=>1) [sn:107732] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cd8=>0x17cdc).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 113 instructions.
34281000: system.cpu.commit: Inserting PC (0x17cdc=>0x17ce0).(0=>1) [sn:107733] [tid:0] into ROB.
34281000: system.cpu.rob: Adding inst PC (0x17cdc=>0x17ce0).(0=>1) to the ROB.
34281000: system.cpu.rob: [tid:0] Now has 114 instructions.
34281000: system.cpu.commit: Trying to commit instructions in the ROB.
34281000: system.cpu.commit: [tid:0]: Marking PC (0x17c80=>0x17c84).(0=>1), [sn:107722] ready within ROB.
34281000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34281000: system.cpu.commit: [tid:0]: ROB has 114 insts & 78 free entries.
34281000: system.cpu.commit: Activity This Cycle.
34281000: system.cpu: FullO3CPU tick checkpoint 0
34281000: system.cpu: FullO3CPU tick checkpoint 0.1
34281000: system.cpu: FullO3CPU tick checkpoint 0.2
34281000: system.cpu: FullO3CPU tick checkpoint 0.3
34281000: system.cpu: FullO3CPU tick checkpoint 0.4
34281000: global: ~DefaultIEWDefaultCommit()
34281000: global: DefaultIEWDefaultCommit()
34281000: system.cpu: FullO3CPU tick checkpoint 0.5
34281000: system.cpu: Activity: 10
34281000: system.cpu: FullO3CPU tick checkpoint 1
34281000: system.cpu: FullO3CPU tick checkpoint 2
34281000: system.cpu: Scheduling next tick!
34281500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34281500: system.cpu.fetch: Running stage.
34281500: system.cpu.fetch: There are no more threads available to fetch from.
34281500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34281500: system.cpu.decode: Processing [tid:0]
34281500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34281500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34281500: system.cpu.decode: [tid:0]: Processing instruction [sn:107742] with PC (0x17d00=>0x17d04).(0=>1)
34281500: system.cpu.decode: [tid:0]: Processing instruction [sn:107743] with PC (0x17d04=>0x17d08).(0=>1)
34281500: system.cpu.decode: [tid:0]: Processing instruction [sn:107744] with PC (0x17d08=>0x17d0c).(0=>1)
34281500: system.cpu.decode: [tid:0]: Processing instruction [sn:107745] with PC (0x17d0c=>0x17d10).(0=>1)
34281500: system.cpu.decode: [tid:0]: Processing instruction [sn:107746] with PC (0x17d10=>0x17d14).(0=>1)
34281500: system.cpu.decode: [tid:0]: Processing instruction [sn:107747] with PC (0x17d14=>0x17d18).(0=>1)
34281500: system.cpu.decode: Activity this cycle.
34281500: system.cpu: Activity: 11
34281500: system.cpu.rename: Processing [tid:0]
34281500: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 78, Free LQ: 16, Free SQ: 13, FreeRM 31(147 224 255 31 0)
34281500: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34281500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 3, loads dispatchedToLQ: 0
34281500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34281500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34281500: system.cpu.rename: remove commited inst finish
34281500: system.cpu.iew: Issue: Processing [tid:0]
34281500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cc0=>0x17cc4).(0=>1) [sn:107726] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107726] PC (0x17cc0=>0x17cc4).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 1
34281500: global: look up arch_reg is 15 , vir_reg is 94
34281500: global: lookup vir map for physical reg,vir_reg is 94 freelist freenum is 35
34281500: global: the phys_reg is 0x56f1af8, map size is 256
34281500: system.cpu.iq: Instruction PC (0x17cc0=>0x17cc4).(0=>1) has arch_reg 15 vir_src reg 94 phys_reg 234 that became ready before it reached the IQ.
34281500: global: idx is 0 , vir_renamed_src is 94, phys_renamed_src is 234
34281500: global: [sn:107726] has 1 ready out of 1 sources. RTI 0)
34281500: global: [sn:1] canIssue <extra arg>%
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 228
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cc0=>0x17cc4).(0=>1) opclass:1 [sn:107726].
34281500: system.cpu.iq: addIfReady checkpoint 0
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cc4=>0x17cc8).(0=>1) [sn:107727] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107727] PC (0x17cc4=>0x17cc8).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 2
34281500: global: look up arch_reg is 13 , vir_reg is 173
34281500: global: lookup vir map for physical reg,vir_reg is 173 freelist freenum is 35
34281500: global: the phys_reg is 0x56f18c4, map size is 256
34281500: system.cpu.iq: Instruction PC (0x17cc4=>0x17cc8).(0=>1) has arch_reg 13 vir_src reg 173 phys_reg 187 that became ready before it reached the IQ.
34281500: global: idx is 0 , vir_renamed_src is 173, phys_renamed_src is 187
34281500: global: [sn:107727] has 1 ready out of 2 sources. RTI 0)
34281500: global: [sn:0] canIssue <extra arg>%
34281500: system.cpu.iq: Instruction PC (0x17cc4=>0x17cc8).(0=>1) has src reg 228 that is being added to the dependency chain.
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 255
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cc8=>0x17ccc).(0=>1) [sn:107728] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107728] PC (0x17cc8=>0x17ccc).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 1
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 224
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cc8=>0x17ccc).(0=>1) opclass:1 [sn:107728].
34281500: system.cpu.iq: addIfReady checkpoint 0
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17ccc=>0x17cd0).(0=>1) [sn:107729] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107729] PC (0x17ccc=>0x17cd0).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 2
34281500: system.cpu.iq: Instruction PC (0x17ccc=>0x17cd0).(0=>1) has src reg 255 that is being added to the dependency chain.
34281500: system.cpu.iq: Instruction PC (0x17ccc=>0x17cd0).(0=>1) has src reg 224 that is being added to the dependency chain.
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 130
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cd0=>0x17cd4).(0=>1) [sn:107730] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107730] PC (0x17cd0=>0x17cd4).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 1
34281500: system.cpu.iq: Instruction PC (0x17cd0=>0x17cd4).(0=>1) has src reg 130 that is being added to the dependency chain.
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 12
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cd4=>0x17cd8).(0=>1) [sn:107731] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107731] PC (0x17cd4=>0x17cd8).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 2
34281500: system.cpu.iq: Instruction PC (0x17cd4=>0x17cd8).(0=>1) has src reg 130 that is being added to the dependency chain.
34281500: system.cpu.iq: Instruction PC (0x17cd4=>0x17cd8).(0=>1) has src reg 12 that is being added to the dependency chain.
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 214
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cd8=>0x17cdc).(0=>1) [sn:107732] [tid:0] to IQ.
34281500: system.cpu.iq: Adding instruction [sn:107732] PC (0x17cd8=>0x17cdc).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 0
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 101
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cd8=>0x17cdc).(0=>1) opclass:1 [sn:107732].
34281500: system.cpu.iq: addIfReady checkpoint 0
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cdc=>0x17ce0).(0=>1) [sn:107733] [tid:0] to IQ.
34281500: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34281500: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cdc=>0x17ce0).(0=>1), idx:26 [sn:107733]
34281500: system.cpu.iq: Adding instruction [sn:107733] PC (0x17cdc=>0x17ce0).(0=>1) to the IQ.
34281500: system.cpu.iq: iq checkpoint 0
34281500: system.cpu.iq: total_src_regs is 1
34281500: system.cpu.iq: Instruction PC (0x17cdc=>0x17ce0).(0=>1) has src reg 101 that is being added to the dependency chain.
34281500: system.cpu.iq: iq checkpoint 1
34281500: system.cpu.iq: total dest regs is 1
34281500: system.cpu.iq: renamed vir reg is 63
34281500: system.cpu.iq: phys_reg is NULL
34281500: system.cpu.iq: iq checkpoint 2
34281500: global: Inst 0x17cdc with index 823 had no SSID
34281500: system.cpu.memDep0: No dependency for inst PC (0x17cdc=>0x17ce0).(0=>1) [sn:107733].
34281500: system.cpu.iew: add to iq end
34281500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34281500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34281500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cc0=>0x17cc4).(0=>1) [sn:107726]
34281500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cc8=>0x17ccc).(0=>1) [sn:107728]
34281500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cd8=>0x17cdc).(0=>1) [sn:107732]
34281500: system.cpu.iew: Processing [tid:0]
34281500: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34281500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34281500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 18
34281500: system.cpu.iew: IQ has 29 free entries (Can schedule: 0).  LQ has 15 free entries. SQ has 13 free entries.
34281500: system.cpu.commit: Getting instructions from Rename stage.
34281500: system.cpu.commit: Inserting PC (0x17ce0=>0x17ce4).(0=>1) [sn:107734] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17ce0=>0x17ce4).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 115 instructions.
34281500: system.cpu.commit: Inserting PC (0x17ce4=>0x17ce8).(0=>1) [sn:107735] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17ce4=>0x17ce8).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 116 instructions.
34281500: system.cpu.commit: Inserting PC (0x17ce8=>0x17cec).(0=>1) [sn:107736] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17ce8=>0x17cec).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 117 instructions.
34281500: system.cpu.commit: Inserting PC (0x17cec=>0x17cf0).(0=>1) [sn:107737] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17cec=>0x17cf0).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 118 instructions.
34281500: system.cpu.commit: Inserting PC (0x17cf0=>0x17cf4).(0=>1) [sn:107738] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17cf0=>0x17cf4).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 119 instructions.
34281500: system.cpu.commit: Inserting PC (0x17cf4=>0x17cf8).(0=>1) [sn:107739] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17cf4=>0x17cf8).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 120 instructions.
34281500: system.cpu.commit: Inserting PC (0x17cf8=>0x17cfc).(0=>1) [sn:107740] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17cf8=>0x17cfc).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 121 instructions.
34281500: system.cpu.commit: Inserting PC (0x17cfc=>0x17d00).(0=>1) [sn:107741] [tid:0] into ROB.
34281500: system.cpu.rob: Adding inst PC (0x17cfc=>0x17d00).(0=>1) to the ROB.
34281500: system.cpu.rob: [tid:0] Now has 122 instructions.
34281500: system.cpu.commit: Trying to commit instructions in the ROB.
34281500: system.cpu.commit: [tid:0]: Marking PC (0x17cb8=>0x17cbc).(0=>1), [sn:107724] ready within ROB.
34281500: system.cpu.commit: [tid:0]: Marking PC (0x17cbc=>0x17cc0).(0=>1), [sn:107725] ready within ROB.
34281500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34281500: system.cpu.commit: [tid:0]: ROB has 122 insts & 70 free entries.
34281500: system.cpu.commit: Activity This Cycle.
34281500: system.cpu: FullO3CPU tick checkpoint 0
34281500: system.cpu: FullO3CPU tick checkpoint 0.1
34281500: system.cpu: FullO3CPU tick checkpoint 0.2
34281500: system.cpu: FullO3CPU tick checkpoint 0.3
34281500: system.cpu: FullO3CPU tick checkpoint 0.4
34281500: global: ~DefaultIEWDefaultCommit()
34281500: global: DefaultIEWDefaultCommit()
34281500: system.cpu: FullO3CPU tick checkpoint 0.5
34281500: system.cpu: Activity: 10
34281500: system.cpu: FullO3CPU tick checkpoint 1
34281500: system.cpu: FullO3CPU tick checkpoint 2
34281500: system.cpu: Scheduling next tick!
34282000: system.cpu.icache_port: Fetch unit received timing
34282000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34282000: system.cpu: CPU already running.
34282000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34282000: system.cpu.fetch: Activating stage.
34282000: system.cpu: Activity: 11
34282000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34282000: system.cpu.fetch: Running stage.
34282000: system.cpu.fetch: Attempting to fetch from [tid:0]
34282000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34282000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34282000: global: Requesting bytes 0x00053783 from address 0x17cf0
34282000: global: Decoding instruction 0x00053783 at address 0x17cf0
34282000: global: DynInst: [sn:107748] Instruction created. Instcount for system.cpu = 129
34282000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf0 (0) created [sn:107748].
34282000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(a0)
34282000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34282000: global: Requesting bytes 0x00f6c7b3 from address 0x17cf4
34282000: global: Decoding instruction 0x00f6c7b3 at address 0x17cf4
34282000: global: DynInst: [sn:107749] Instruction created. Instcount for system.cpu = 130
34282000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf4 (0) created [sn:107749].
34282000: system.cpu.fetch: [tid:0]: Instruction is: xor a5, a3, a5
34282000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34282000: global: Requesting bytes 0x00678733 from address 0x17cf8
34282000: global: Decoding instruction 0x00678733 at address 0x17cf8
34282000: global: DynInst: [sn:107750] Instruction created. Instcount for system.cpu = 131
34282000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf8 (0) created [sn:107750].
34282000: system.cpu.fetch: [tid:0]: Instruction is: add a4, a5, t1
34282000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34282000: global: Requesting bytes 0xfff7c793 from address 0x17cfc
34282000: global: Decoding instruction 0xfff7c793 at address 0x17cfc
34282000: global: DynInst: [sn:107751] Instruction created. Instcount for system.cpu = 132
34282000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cfc (0) created [sn:107751].
34282000: system.cpu.fetch: [tid:0]: Instruction is: xori a5, a5, 18446744073709551615
34282000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34282000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d00=>0x17d04).(0=>1).
34282000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d00
34282000: system.cpu: CPU already running.
34282000: system.cpu.fetch: Fetch: Doing instruction read.
34282000: system.cpu.fetch: [tid:0]: Doing Icache access.
34282000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34282000: system.cpu.fetch: Deactivating stage.
34282000: system.cpu: Activity: 10
34282000: system.cpu.fetch: [tid:0][sn:107748]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34282000: system.cpu.fetch: [tid:0][sn:107749]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34282000: system.cpu.fetch: [tid:0][sn:107750]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34282000: system.cpu.fetch: [tid:0][sn:107751]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34282000: system.cpu.fetch: Activity this cycle.
34282000: system.cpu: Activity: 11
34282000: system.cpu.decode: Processing [tid:0]
34282000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34282000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34282000: system.cpu.rename: Processing [tid:0]
34282000: system.cpu.rename: [tid:0]: Free IQ: 34, Free ROB: 70, Free LQ: 16, Free SQ: 13, FreeRM 31(147 224 255 31 0)
34282000: system.cpu.rename: [tid:0]: 16 instructions not yet in ROB
34282000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 16, loadsInProgress: 3, loads dispatchedToLQ: 1
34282000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34282000: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34282000: system.cpu.rename: [tid:0]: 16 insts pipelining from Rename | 8 insts dispatched to IQ last cycle.
34282000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34282000: system.cpu.rename: [tid:0]: Processing instruction [sn:107742] with PC (0x17d00=>0x17d04).(0=>1).
34282000: system.cpu.rename: start rename src regs------------------------------------------------
34282000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 91
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 91
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 91
34282000: system.cpu.rename: [tid:0]:virtual Register 91 (phys: 91) is not allocated.
34282000: global: idx is 0, vir_src is 91, physical reg is not allocated yet
34282000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 14
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 14
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 14
34282000: system.cpu.rename: [tid:0]:virtual Register 14 (phys: 14) is not allocated.
34282000: global: idx is 1, vir_src is 14, physical reg is not allocated yet
34282000: system.cpu.rename: start rename dst regs------------------------------------------------
34282000: system.cpu.rename: renameDestRegs checkpoint 0
34282000: global: get into unified rename func
34282000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34282000: global: Renamed reg IntRegClass{15} to vir reg 205 (205) old mapping was 14 (14)
34282000: system.cpu.rename: Dest Rename result[0] is 205
34282000: system.cpu.scoreboard: get into unset reg func reg id is 205
34282000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 205 phys_reg is NULL 0.
34282000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=79), [sn:107742]. PC (0x17d00=>0x17d04).(0=>1)
34282000: global: idx is 0, renamd_virdest is 205, renamed_dest should be NULL and is 0, previous_rename is 14
34282000: system.cpu.rename: toIEWIndex inst pc is (0x17d00=>0x17d04).(0=>1)
34282000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34282000: system.cpu.rename: [tid:0]: Processing instruction [sn:107743] with PC (0x17d04=>0x17d08).(0=>1).
34282000: system.cpu.rename: start rename src regs------------------------------------------------
34282000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 205
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 205
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 205
34282000: system.cpu.rename: [tid:0]:virtual Register 205 (phys: 205) is not allocated.
34282000: global: idx is 0, vir_src is 205, physical reg is not allocated yet
34282000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 235
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 235
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 235
34282000: system.cpu.rename: [tid:0]:virtual Register 235 (phys: 235) is not allocated.
34282000: global: idx is 1, vir_src is 235, physical reg is not allocated yet
34282000: system.cpu.rename: start rename dst regs------------------------------------------------
34282000: system.cpu.rename: renameDestRegs checkpoint 0
34282000: global: get into unified rename func
34282000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34282000: global: Renamed reg IntRegClass{15} to vir reg 54 (54) old mapping was 205 (205)
34282000: system.cpu.rename: Dest Rename result[0] is 54
34282000: system.cpu.scoreboard: get into unset reg func reg id is 54
34282000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 54 phys_reg is NULL 0.
34282000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=80), [sn:107743]. PC (0x17d04=>0x17d08).(0=>1)
34282000: global: idx is 0, renamd_virdest is 54, renamed_dest should be NULL and is 0, previous_rename is 205
34282000: system.cpu.rename: toIEWIndex inst pc is (0x17d04=>0x17d08).(0=>1)
34282000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34282000: system.cpu.rename: [tid:0]: Processing instruction [sn:107744] with PC (0x17d08=>0x17d0c).(0=>1).
34282000: system.cpu.rename: start rename src regs------------------------------------------------
34282000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 54
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 54
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 54
34282000: system.cpu.rename: [tid:0]:virtual Register 54 (phys: 54) is not allocated.
34282000: global: idx is 0, vir_src is 54, physical reg is not allocated yet
34282000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 0
34282000: global: look up arch_reg is 0 , vir_reg is 0
34282000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 35
34282000: global: the phys_reg is 0x56f1000, map size is 256
34282000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34282000: global: [sn:107744] has 1 ready out of 2 sources. RTI 0)
34282000: global: [sn:0] canIssue <extra arg>%
34282000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34282000: system.cpu.rename: start rename dst regs------------------------------------------------
34282000: system.cpu.rename: toIEWIndex inst pc is (0x17d08=>0x17d0c).(0=>1)
34282000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34282000: system.cpu.rename: [tid:0]: Processing instruction [sn:107745] with PC (0x17d0c=>0x17d10).(0=>1).
34282000: system.cpu.rename: start rename src regs------------------------------------------------
34282000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 137
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 137
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 137
34282000: system.cpu.rename: [tid:0]:virtual Register 137 (phys: 137) is not allocated.
34282000: global: idx is 0, vir_src is 137, physical reg is not allocated yet
34282000: system.cpu.rename: start rename dst regs------------------------------------------------
34282000: system.cpu.rename: renameDestRegs checkpoint 0
34282000: global: get into unified rename func
34282000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34282000: global: Renamed reg IntRegClass{16} to vir reg 251 (251) old mapping was 137 (137)
34282000: system.cpu.rename: Dest Rename result[0] is 251
34282000: system.cpu.scoreboard: get into unset reg func reg id is 251
34282000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 251 phys_reg is NULL 0.
34282000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=81), [sn:107745]. PC (0x17d0c=>0x17d10).(0=>1)
34282000: global: idx is 0, renamd_virdest is 251, renamed_dest should be NULL and is 0, previous_rename is 137
34282000: system.cpu.rename: toIEWIndex inst pc is (0x17d0c=>0x17d10).(0=>1)
34282000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34282000: system.cpu.rename: [tid:0]: Processing instruction [sn:107746] with PC (0x17d10=>0x17d14).(0=>1).
34282000: system.cpu.rename: start rename src regs------------------------------------------------
34282000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 150
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 150
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 150
34282000: global: look up arch_reg is 10 , vir_reg is 150
34282000: global: lookup vir map for physical reg,vir_reg is 150 freelist freenum is 35
34282000: global: the phys_reg is 0x56f12a0, map size is 256
34282000: system.cpu.rename: [tid:0]: virtual Register 150 (flat: 150) is allocated.
34282000: global: [sn:107746] has 1 ready out of 1 sources. RTI 0)
34282000: global: [sn:1] canIssue <extra arg>%
34282000: global: idx is 0 , vir_renamed_src is 150, phys_renamed_src is 56
34282000: system.cpu.rename: start rename dst regs------------------------------------------------
34282000: system.cpu.rename: renameDestRegs checkpoint 0
34282000: global: get into unified rename func
34282000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34282000: global: Renamed reg IntRegClass{10} to vir reg 100 (100) old mapping was 150 (150)
34282000: system.cpu.rename: Dest Rename result[0] is 100
34282000: system.cpu.scoreboard: get into unset reg func reg id is 100
34282000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 100 phys_reg is NULL 0.
34282000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=82), [sn:107746]. PC (0x17d10=>0x17d14).(0=>1)
34282000: global: idx is 0, renamd_virdest is 100, renamed_dest should be NULL and is 0, previous_rename is 150
34282000: system.cpu.rename: toIEWIndex inst pc is (0x17d10=>0x17d14).(0=>1)
34282000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34282000: system.cpu.rename: [tid:0]: Processing instruction [sn:107747] with PC (0x17d14=>0x17d18).(0=>1).
34282000: system.cpu.rename: start rename src regs------------------------------------------------
34282000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 226
34282000: global: look up arch_reg is 12 , vir_reg is 226
34282000: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 35
34282000: global: the phys_reg is 0x56f1b1c, map size is 256
34282000: system.cpu.rename: [tid:0]: virtual Register 226 (flat: 226) is allocated.
34282000: global: [sn:107747] has 1 ready out of 2 sources. RTI 0)
34282000: global: [sn:0] canIssue <extra arg>%
34282000: global: idx is 0 , vir_renamed_src is 226, phys_renamed_src is 237
34282000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 251
34282000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 251
34282000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34282000: system.cpu.scoreboard: getreg phys_reg is 251
34282000: system.cpu.rename: [tid:0]:virtual Register 251 (phys: 251) is not allocated.
34282000: global: idx is 1, vir_src is 251, physical reg is not allocated yet
34282000: system.cpu.rename: start rename dst regs------------------------------------------------
34282000: system.cpu.rename: toIEWIndex inst pc is (0x17d14=>0x17d18).(0=>1)
34282000: system.cpu.rename: Activity this cycle.
34282000: system.cpu.rename: remove commited inst finish
34282000: system.cpu.iew: Issue: Processing [tid:0]
34282000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17ce0=>0x17ce4).(0=>1) [sn:107734] [tid:0] to IQ.
34282000: system.cpu.iq: Adding instruction [sn:107734] PC (0x17ce0=>0x17ce4).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 0
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 188
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17ce0=>0x17ce4).(0=>1) opclass:1 [sn:107734].
34282000: system.cpu.iq: addIfReady checkpoint 0
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17ce4=>0x17ce8).(0=>1) [sn:107735] [tid:0] to IQ.
34282000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34282000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17ce4=>0x17ce8).(0=>1), idx:27 [sn:107735]
34282000: system.cpu.iq: Adding instruction [sn:107735] PC (0x17ce4=>0x17ce8).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 1
34282000: system.cpu.iq: Instruction PC (0x17ce4=>0x17ce8).(0=>1) has src reg 188 that is being added to the dependency chain.
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 235
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: global: Inst 0x17ce4 with index 825 had no SSID
34282000: system.cpu.memDep0: No dependency for inst PC (0x17ce4=>0x17ce8).(0=>1) [sn:107735].
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17ce8=>0x17cec).(0=>1) [sn:107736] [tid:0] to IQ.
34282000: system.cpu.iq: Adding instruction [sn:107736] PC (0x17ce8=>0x17cec).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 1
34282000: system.cpu.iq: Instruction PC (0x17ce8=>0x17cec).(0=>1) has src reg 214 that is being added to the dependency chain.
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 102
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cec=>0x17cf0).(0=>1) [sn:107737] [tid:0] to IQ.
34282000: system.cpu.iq: Adding instruction [sn:107737] PC (0x17cec=>0x17cf0).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 2
34282000: system.cpu.iq: Instruction PC (0x17cec=>0x17cf0).(0=>1) has src reg 214 that is being added to the dependency chain.
34282000: system.cpu.iq: Instruction PC (0x17cec=>0x17cf0).(0=>1) has src reg 102 that is being added to the dependency chain.
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 236
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf0=>0x17cf4).(0=>1) [sn:107738] [tid:0] to IQ.
34282000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34282000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cf0=>0x17cf4).(0=>1), idx:28 [sn:107738]
34282000: system.cpu.iq: Adding instruction [sn:107738] PC (0x17cf0=>0x17cf4).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 1
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 141
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: global: Inst 0x17cf0 with index 828 had no SSID
34282000: system.cpu.memDep0: No dependency for inst PC (0x17cf0=>0x17cf4).(0=>1) [sn:107738].
34282000: system.cpu.memDep0: Adding instruction [sn:107738] to the ready list.
34282000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cf0=>0x17cf4).(0=>1) opclass:47 [sn:107738].
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf4=>0x17cf8).(0=>1) [sn:107739] [tid:0] to IQ.
34282000: system.cpu.iq: Adding instruction [sn:107739] PC (0x17cf4=>0x17cf8).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 2
34282000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 236 that is being added to the dependency chain.
34282000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 141 that is being added to the dependency chain.
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 43
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf8=>0x17cfc).(0=>1) [sn:107740] [tid:0] to IQ.
34282000: system.cpu.iq: Adding instruction [sn:107740] PC (0x17cf8=>0x17cfc).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 2
34282000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 43 that is being added to the dependency chain.
34282000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 63 that is being added to the dependency chain.
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 91
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cfc=>0x17d00).(0=>1) [sn:107741] [tid:0] to IQ.
34282000: system.cpu.iq: Adding instruction [sn:107741] PC (0x17cfc=>0x17d00).(0=>1) to the IQ.
34282000: system.cpu.iq: iq checkpoint 0
34282000: system.cpu.iq: total_src_regs is 1
34282000: system.cpu.iq: Instruction PC (0x17cfc=>0x17d00).(0=>1) has src reg 43 that is being added to the dependency chain.
34282000: system.cpu.iq: iq checkpoint 1
34282000: system.cpu.iq: total dest regs is 1
34282000: system.cpu.iq: renamed vir reg is 14
34282000: system.cpu.iq: phys_reg is NULL
34282000: system.cpu.iq: iq checkpoint 2
34282000: system.cpu.iew: add to iq end
34282000: system.cpu.iew: Execute: Executing instructions from IQ.
34282000: system.cpu.iew: Execute: Processing PC (0x17cc0=>0x17cc4).(0=>1), [tid:0] [sn:107726].
34282000: system.cpu.iew: iew checkpoint 0
34282000: system.cpu.iew: iew checkpoint 1 before exe
34282000: global: RegFile: Access to int register 234, has data 0x10000
34282000: global: the arch_reg is 15 , the vir reg is 228
34282000: global: look up arch_reg is 15 , vir_reg is 228
34282000: global: lookup vir map for physical reg,vir_reg is 228 freelist freenum is 35
34282000: global: the phys_reg is 0, map size is 256
34282000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34282000: global: get dest phys reg is 117
34282000: global: regval is 65535
34282000: system.cpu: phys_reg is 117, val is 65535
34282000: global: RegFile: Setting int register 117 to 0xffff
34282000: global: setScalarResult
34282000: global: get into ~InstResult
34282000: system.cpu.iew: iew checkpoint 2 after exe
34282000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34282000: system.cpu.iew: Execute: Executing instructions from IQ.
34282000: system.cpu.iew: Execute: Processing PC (0x17cc8=>0x17ccc).(0=>1), [tid:0] [sn:107728].
34282000: system.cpu.iew: iew checkpoint 0
34282000: system.cpu.iew: iew checkpoint 1 before exe
34282000: global: RegFile: Access to int register 156, has data 0xa
34282000: global: the arch_reg is 11 , the vir reg is 224
34282000: global: look up arch_reg is 11 , vir_reg is 224
34282000: global: lookup vir map for physical reg,vir_reg is 224 freelist freenum is 34
34282000: global: the phys_reg is 0, map size is 256
34282000: global: get dest phys reg is 156
34282000: global: regval is 10
34282000: system.cpu: phys_reg is 156, val is 10
34282000: global: RegFile: Setting int register 156 to 0xa
34282000: global: setScalarResult
34282000: global: get into ~InstResult
34282000: system.cpu.iew: iew checkpoint 2 after exe
34282000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34282000: system.cpu.iew: Execute: Executing instructions from IQ.
34282000: system.cpu.iew: Execute: Processing PC (0x17cd8=>0x17cdc).(0=>1), [tid:0] [sn:107732].
34282000: system.cpu.iew: iew checkpoint 0
34282000: system.cpu.iew: iew checkpoint 1 before exe
34282000: global: the arch_reg is 15 , the vir reg is 101
34282000: global: look up arch_reg is 15 , vir_reg is 101
34282000: global: lookup vir map for physical reg,vir_reg is 101 freelist freenum is 34
34282000: global: the phys_reg is 0, map size is 256
34282000: global: get dest phys reg is 50
34282000: global: regval is 122880
34282000: system.cpu: phys_reg is 50, val is 122880
34282000: global: RegFile: Setting int register 50 to 0x1e000
34282000: global: setScalarResult
34282000: global: get into ~InstResult
34282000: system.cpu.iew: iew checkpoint 2 after exe
34282000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34282000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34282000: system.cpu.iew: Sending instructions to commit, [sn:107726] PC (0x17cc0=>0x17cc4).(0=>1).
34282000: system.cpu.iq: Waking dependents of completed instruction.
34282000: system.cpu.iq: Waking any dependents on vir_reg is 228(flat:228) and phys register 117 (IntRegClass).
34282000: system.cpu.iq: Waking up a dependent instruction, [sn:107727] PC (0x17cc4=>0x17cc8).(0=>1).
34282000: global: reWritePhysRegs rewrite vir_reg 228 to phys_reg 117
34282000: global: [sn:107727] has 2 ready out of 2 sources. RTI 0)
34282000: global: [sn:1] canIssue <extra arg>%
34282000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cc4=>0x17cc8).(0=>1) opclass:1 [sn:107727].
34282000: system.cpu.iq: addIfReady checkpoint 0
34282000: system.cpu.iew: writebackInsts checkpoint 1
34282000: system.cpu.iew: Setting virtual Destination Register 228
34282000: system.cpu.scoreboard: 1 setreg phys_reg is 228
34282000: system.cpu.scoreboard: Setting reg 228 as ready
34282000: system.cpu.iew: Sending instructions to commit, [sn:107728] PC (0x17cc8=>0x17ccc).(0=>1).
34282000: system.cpu.iq: Waking dependents of completed instruction.
34282000: system.cpu.iq: Waking any dependents on vir_reg is 224(flat:224) and phys register 156 (IntRegClass).
34282000: system.cpu.iq: Waking up a dependent instruction, [sn:107729] PC (0x17ccc=>0x17cd0).(0=>1).
34282000: global: reWritePhysRegs rewrite vir_reg 224 to phys_reg 156
34282000: global: [sn:107729] has 1 ready out of 2 sources. RTI 0)
34282000: global: [sn:0] canIssue <extra arg>%
34282000: system.cpu.iew: writebackInsts checkpoint 1
34282000: system.cpu.iew: Setting virtual Destination Register 224
34282000: system.cpu.scoreboard: 1 setreg phys_reg is 224
34282000: system.cpu.scoreboard: Setting reg 224 as ready
34282000: system.cpu.iew: Sending instructions to commit, [sn:107732] PC (0x17cd8=>0x17cdc).(0=>1).
34282000: system.cpu.iq: Waking dependents of completed instruction.
34282000: system.cpu.iq: Waking any dependents on vir_reg is 101(flat:101) and phys register 50 (IntRegClass).
34282000: system.cpu.iq: Waking up a dependent instruction, [sn:107733] PC (0x17cdc=>0x17ce0).(0=>1).
34282000: global: reWritePhysRegs rewrite vir_reg 101 to phys_reg 50
34282000: global: [sn:107733] has 1 ready out of 1 sources. RTI 0)
34282000: global: [sn:1] canIssue <extra arg>%
34282000: system.cpu.iq: Checking if memory instruction can issue.
34282000: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17cdc=>0x17ce0).(0=>1) [sn:107733].
34282000: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34282000: system.cpu.memDep0: Adding instruction [sn:107733] to the ready list.
34282000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cdc=>0x17ce0).(0=>1) opclass:47 [sn:107733].
34282000: system.cpu.iew: writebackInsts checkpoint 1
34282000: system.cpu.iew: Setting virtual Destination Register 101
34282000: system.cpu.scoreboard: 1 setreg phys_reg is 101
34282000: system.cpu.scoreboard: Setting reg 101 as ready
34282000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34282000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cc4=>0x17cc8).(0=>1) [sn:107727]
34282000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cdc=>0x17ce0).(0=>1) [sn:107733]
34282000: system.cpu.memDep0: Issuing instruction PC 0x17cdc [sn:107733].
34282000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17ce0=>0x17ce4).(0=>1) [sn:107734]
34282000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107738]
34282000: system.cpu.memDep0: Issuing instruction PC 0x17cf0 [sn:107738].
34282000: system.cpu.iew: Processing [tid:0]
34282000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34282000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34282000: system.cpu.iew: [tid:0], Dispatch dispatched 8 instructions.
34282000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34282000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34282000: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
34282000: system.cpu.iew: Activity this cycle.
34282000: system.cpu.commit: Getting instructions from Rename stage.
34282000: system.cpu.commit: Trying to commit instructions in the ROB.
34282000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34282000: system.cpu.commit: [tid:0]: ROB has 122 insts & 70 free entries.
34282000: system.cpu: FullO3CPU tick checkpoint 0
34282000: system.cpu: FullO3CPU tick checkpoint 0.1
34282000: system.cpu: FullO3CPU tick checkpoint 0.2
34282000: system.cpu: FullO3CPU tick checkpoint 0.3
34282000: system.cpu: FullO3CPU tick checkpoint 0.4
34282000: global: ~DefaultIEWDefaultCommit()
34282000: global: DefaultIEWDefaultCommit()
34282000: system.cpu: FullO3CPU tick checkpoint 0.5
34282000: system.cpu: Activity: 10
34282000: system.cpu: FullO3CPU tick checkpoint 1
34282000: system.cpu: FullO3CPU tick checkpoint 2
34282000: system.cpu: Scheduling next tick!
34282500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34282500: system.cpu.fetch: Running stage.
34282500: system.cpu.fetch: There are no more threads available to fetch from.
34282500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34282500: system.cpu.decode: Processing [tid:0]
34282500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34282500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34282500: system.cpu.decode: [tid:0]: Processing instruction [sn:107748] with PC (0x17cf0=>0x17cf4).(0=>1)
34282500: system.cpu.decode: [tid:0]: Processing instruction [sn:107749] with PC (0x17cf4=>0x17cf8).(0=>1)
34282500: system.cpu.decode: [tid:0]: Processing instruction [sn:107750] with PC (0x17cf8=>0x17cfc).(0=>1)
34282500: system.cpu.decode: [tid:0]: Processing instruction [sn:107751] with PC (0x17cfc=>0x17d00).(0=>1)
34282500: system.cpu.decode: Activity this cycle.
34282500: system.cpu: Activity: 11
34282500: system.cpu.rename: Processing [tid:0]
34282500: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 70, Free LQ: 13, Free SQ: 13, FreeRM 31(143 224 255 31 0)
34282500: system.cpu.rename: [tid:0]: 14 instructions not yet in ROB
34282500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 2, loads dispatchedToLQ: 2
34282500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34282500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34282500: system.cpu.rename: remove commited inst finish
34282500: system.cpu.iew: Issue: Processing [tid:0]
34282500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34282500: system.cpu.iew: Execute: Executing instructions from IQ.
34282500: system.cpu.iew: Execute: Processing PC (0x17cc4=>0x17cc8).(0=>1), [tid:0] [sn:107727].
34282500: system.cpu.iew: iew checkpoint 0
34282500: system.cpu.iew: iew checkpoint 1 before exe
34282500: global: RegFile: Access to int register 187, has data 0xa00
34282500: global: RegFile: Access to int register 117, has data 0xffff
34282500: global: the arch_reg is 13 , the vir reg is 255
34282500: global: look up arch_reg is 13 , vir_reg is 255
34282500: global: lookup vir map for physical reg,vir_reg is 255 freelist freenum is 34
34282500: global: the phys_reg is 0, map size is 256
34282500: global: get dest phys reg is 187
34282500: global: regval is 2560
34282500: system.cpu: phys_reg is 187, val is 2560
34282500: global: RegFile: Setting int register 187 to 0xa00
34282500: global: setScalarResult
34282500: global: get into ~InstResult
34282500: system.cpu.iew: iew checkpoint 2 after exe
34282500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34282500: system.cpu.iew: Execute: Executing instructions from IQ.
34282500: system.cpu.iew: Execute: Processing PC (0x17cdc=>0x17ce0).(0=>1), [tid:0] [sn:107733].
34282500: system.cpu.iew: iew checkpoint 0
34282500: system.cpu.iew: Execute: Calculating address for memory reference.
34282500: system.cpu.iew: iew is load checkpoint 1
34282500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cdc=>0x17ce0).(0=>1), [sn:107733]
34282500: global: RegFile: Access to int register 50, has data 0x1e000
34282500: system.cpu.iew.lsq.thread0: Read called, load idx: 26, store idx: 22, storeHead: 1 addr: 0xe268
34282500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107733] PC (0x17cdc=>0x17ce0).(0=>1)
34282500: system.cpu.iew: Execute: Executing instructions from IQ.
34282500: system.cpu.iew: Execute: Processing PC (0x17ce0=>0x17ce4).(0=>1), [tid:0] [sn:107734].
34282500: system.cpu.iew: iew checkpoint 0
34282500: system.cpu.iew: iew checkpoint 1 before exe
34282500: global: the arch_reg is 15 , the vir reg is 188
34282500: global: look up arch_reg is 15 , vir_reg is 188
34282500: global: lookup vir map for physical reg,vir_reg is 188 freelist freenum is 34
34282500: global: the phys_reg is 0, map size is 256
34282500: global: get dest phys reg is 50
34282500: global: regval is 122880
34282500: system.cpu: phys_reg is 50, val is 122880
34282500: global: RegFile: Setting int register 50 to 0x1e000
34282500: global: setScalarResult
34282500: global: get into ~InstResult
34282500: system.cpu.iew: iew checkpoint 2 after exe
34282500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34282500: system.cpu.iew: Execute: Executing instructions from IQ.
34282500: system.cpu.iew: Execute: Processing PC (0x17cf0=>0x17cf4).(0=>1), [tid:0] [sn:107738].
34282500: system.cpu.iew: iew checkpoint 0
34282500: system.cpu.iew: Execute: Calculating address for memory reference.
34282500: system.cpu.iew: iew is load checkpoint 1
34282500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cf0=>0x17cf4).(0=>1), [sn:107738]
34282500: global: RegFile: Access to int register 56, has data 0x1ba90
34282500: system.cpu.iew.lsq.thread0: Read called, load idx: 28, store idx: 22, storeHead: 1 addr: 0xba90
34282500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107738] PC (0x17cf0=>0x17cf4).(0=>1)
34282500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34282500: system.cpu.iew: Sending instructions to commit, [sn:107727] PC (0x17cc4=>0x17cc8).(0=>1).
34282500: system.cpu.iq: Waking dependents of completed instruction.
34282500: system.cpu.iq: Waking any dependents on vir_reg is 255(flat:255) and phys register 187 (IntRegClass).
34282500: system.cpu.iq: Waking up a dependent instruction, [sn:107729] PC (0x17ccc=>0x17cd0).(0=>1).
34282500: global: reWritePhysRegs rewrite vir_reg 255 to phys_reg 187
34282500: global: [sn:107729] has 2 ready out of 2 sources. RTI 0)
34282500: global: [sn:1] canIssue <extra arg>%
34282500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17ccc=>0x17cd0).(0=>1) opclass:1 [sn:107729].
34282500: system.cpu.iq: addIfReady checkpoint 0
34282500: system.cpu.iew: writebackInsts checkpoint 1
34282500: system.cpu.iew: Setting virtual Destination Register 255
34282500: system.cpu.scoreboard: 1 setreg phys_reg is 255
34282500: system.cpu.scoreboard: Setting reg 255 as ready
34282500: system.cpu.iew: Sending instructions to commit, [sn:107734] PC (0x17ce0=>0x17ce4).(0=>1).
34282500: system.cpu.iq: Waking dependents of completed instruction.
34282500: system.cpu.iq: Waking any dependents on vir_reg is 188(flat:188) and phys register 50 (IntRegClass).
34282500: system.cpu.iq: Waking up a dependent instruction, [sn:107735] PC (0x17ce4=>0x17ce8).(0=>1).
34282500: global: reWritePhysRegs rewrite vir_reg 188 to phys_reg 50
34282500: global: [sn:107735] has 1 ready out of 1 sources. RTI 0)
34282500: global: [sn:1] canIssue <extra arg>%
34282500: system.cpu.iq: Checking if memory instruction can issue.
34282500: system.cpu.memDep0: Marking registers as ready for instruction PC (0x17ce4=>0x17ce8).(0=>1) [sn:107735].
34282500: system.cpu.memDep0: Instruction has its memory dependencies resolved, adding it to the ready list.
34282500: system.cpu.memDep0: Adding instruction [sn:107735] to the ready list.
34282500: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17ce4=>0x17ce8).(0=>1) opclass:47 [sn:107735].
34282500: system.cpu.iew: writebackInsts checkpoint 1
34282500: system.cpu.iew: Setting virtual Destination Register 188
34282500: system.cpu.scoreboard: 1 setreg phys_reg is 188
34282500: system.cpu.scoreboard: Setting reg 188 as ready
34282500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34282500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17ccc=>0x17cd0).(0=>1) [sn:107729]
34282500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17ce4=>0x17ce8).(0=>1) [sn:107735]
34282500: system.cpu.memDep0: Issuing instruction PC 0x17ce4 [sn:107735].
34282500: system.cpu.iew: Processing [tid:0]
34282500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34282500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34282500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34282500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34282500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34282500: system.cpu.iew: IQ has 24 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
34282500: system.cpu.iew: Activity this cycle.
34282500: system.cpu.commit: Getting instructions from Rename stage.
34282500: system.cpu.commit: Inserting PC (0x17d00=>0x17d04).(0=>1) [sn:107742] [tid:0] into ROB.
34282500: system.cpu.rob: Adding inst PC (0x17d00=>0x17d04).(0=>1) to the ROB.
34282500: system.cpu.rob: [tid:0] Now has 123 instructions.
34282500: system.cpu.commit: Inserting PC (0x17d04=>0x17d08).(0=>1) [sn:107743] [tid:0] into ROB.
34282500: system.cpu.rob: Adding inst PC (0x17d04=>0x17d08).(0=>1) to the ROB.
34282500: system.cpu.rob: [tid:0] Now has 124 instructions.
34282500: system.cpu.commit: Inserting PC (0x17d08=>0x17d0c).(0=>1) [sn:107744] [tid:0] into ROB.
34282500: system.cpu.rob: Adding inst PC (0x17d08=>0x17d0c).(0=>1) to the ROB.
34282500: system.cpu.rob: [tid:0] Now has 125 instructions.
34282500: system.cpu.commit: Inserting PC (0x17d0c=>0x17d10).(0=>1) [sn:107745] [tid:0] into ROB.
34282500: system.cpu.rob: Adding inst PC (0x17d0c=>0x17d10).(0=>1) to the ROB.
34282500: system.cpu.rob: [tid:0] Now has 126 instructions.
34282500: system.cpu.commit: Inserting PC (0x17d10=>0x17d14).(0=>1) [sn:107746] [tid:0] into ROB.
34282500: system.cpu.rob: Adding inst PC (0x17d10=>0x17d14).(0=>1) to the ROB.
34282500: system.cpu.rob: [tid:0] Now has 127 instructions.
34282500: system.cpu.commit: Inserting PC (0x17d14=>0x17d18).(0=>1) [sn:107747] [tid:0] into ROB.
34282500: system.cpu.rob: Adding inst PC (0x17d14=>0x17d18).(0=>1) to the ROB.
34282500: system.cpu.rob: [tid:0] Now has 128 instructions.
34282500: system.cpu.commit: Trying to commit instructions in the ROB.
34282500: system.cpu.commit: [tid:0]: Marking PC (0x17cc0=>0x17cc4).(0=>1), [sn:107726] ready within ROB.
34282500: system.cpu.commit: [tid:0]: Marking PC (0x17cc8=>0x17ccc).(0=>1), [sn:107728] ready within ROB.
34282500: system.cpu.commit: [tid:0]: Marking PC (0x17cd8=>0x17cdc).(0=>1), [sn:107732] ready within ROB.
34282500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34282500: system.cpu.commit: [tid:0]: ROB has 128 insts & 64 free entries.
34282500: system.cpu.commit: Activity This Cycle.
34282500: system.cpu: FullO3CPU tick checkpoint 0
34282500: system.cpu: FullO3CPU tick checkpoint 0.1
34282500: system.cpu: FullO3CPU tick checkpoint 0.2
34282500: system.cpu: FullO3CPU tick checkpoint 0.3
34282500: system.cpu: FullO3CPU tick checkpoint 0.4
34282500: global: ~DefaultIEWDefaultCommit()
34282500: global: DefaultIEWDefaultCommit()
34282500: system.cpu: FullO3CPU tick checkpoint 0.5
34282500: system.cpu: Activity: 10
34282500: system.cpu: FullO3CPU tick checkpoint 1
34282500: system.cpu: FullO3CPU tick checkpoint 2
34282500: system.cpu: Scheduling next tick!
34283000: system.cpu.icache_port: Fetch unit received timing
34283000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34283000: system.cpu: CPU already running.
34283000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34283000: system.cpu.fetch: Activating stage.
34283000: system.cpu: Activity: 11
34283000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34283000: system.cpu.fetch: Running stage.
34283000: system.cpu.fetch: Attempting to fetch from [tid:0]
34283000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34283000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34283000: global: Requesting bytes 0x00f777b3 from address 0x17d00
34283000: global: Decoding instruction 0x00f777b3 at address 0x17d00
34283000: global: DynInst: [sn:107752] Instruction created. Instcount for system.cpu = 133
34283000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d00 (0) created [sn:107752].
34283000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a5
34283000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34283000: global: Requesting bytes 0x00b7f7b3 from address 0x17d04
34283000: global: Decoding instruction 0x00b7f7b3 at address 0x17d04
34283000: global: DynInst: [sn:107753] Instruction created. Instcount for system.cpu = 134
34283000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d04 (0) created [sn:107753].
34283000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a5, a1
34283000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34283000: global: Requesting bytes 0xf80792e3 from address 0x17d08
34283000: global: Decoding instruction 0xf80792e3 at address 0x17d08
34283000: global: DynInst: [sn:107754] Instruction created. Instcount for system.cpu = 135
34283000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d08 (0) created [sn:107754].
34283000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, -124
34283000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34283000: system.cpu.fetch: [tid:0]: [sn:107754]:Branch predicted to be not taken.
34283000: system.cpu.fetch: [tid:0]: [sn:107754] Branch predicted to go to (0x17d0c=>0x17d10).(0=>1).
34283000: global: Requesting bytes 0xff880813 from address 0x17d0c
34283000: global: Decoding instruction 0xff880813 at address 0x17d0c
34283000: global: DynInst: [sn:107755] Instruction created. Instcount for system.cpu = 136
34283000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d0c (0) created [sn:107755].
34283000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a6, -8
34283000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34283000: global: Requesting bytes 0x00850513 from address 0x17d10
34283000: global: Decoding instruction 0x00850513 at address 0x17d10
34283000: global: DynInst: [sn:107756] Instruction created. Instcount for system.cpu = 137
34283000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d10 (0) created [sn:107756].
34283000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 8
34283000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34283000: global: Requesting bytes 0xfd066ee3 from address 0x17d14
34283000: global: Decoding instruction 0xfd066ee3 at address 0x17d14
34283000: global: DynInst: [sn:107757] Instruction created. Instcount for system.cpu = 138
34283000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d14 (0) created [sn:107757].
34283000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, -36
34283000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34283000: system.cpu.fetch: [tid:0]: [sn:107757]:  Branch predicted to be taken to (0x17cf0=>0x17cf4).(0=>1).
34283000: system.cpu.fetch: [tid:0]: [sn:107757] Branch predicted to go to (0x17cf0=>0x17cf4).(0=>1).
34283000: system.cpu.fetch: Branch detected with PC = (0x17d14=>0x17d18).(0=>1)
34283000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34283000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17cf0=>0x17cf4).(0=>1).
34283000: system.cpu.fetch: [tid:0] Fetching cache line 0x17cc0 for addr 0x17cf0
34283000: system.cpu: CPU already running.
34283000: system.cpu.fetch: Fetch: Doing instruction read.
34283000: system.cpu.fetch: [tid:0]: Doing Icache access.
34283000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34283000: system.cpu.fetch: Deactivating stage.
34283000: system.cpu: Activity: 10
34283000: system.cpu.fetch: [tid:0][sn:107752]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34283000: system.cpu.fetch: [tid:0][sn:107753]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34283000: system.cpu.fetch: [tid:0][sn:107754]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34283000: system.cpu.fetch: [tid:0][sn:107755]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34283000: system.cpu.fetch: [tid:0][sn:107756]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34283000: system.cpu.fetch: [tid:0][sn:107757]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34283000: system.cpu.fetch: Activity this cycle.
34283000: system.cpu: Activity: 11
34283000: system.cpu.decode: Processing [tid:0]
34283000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34283000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34283000: system.cpu.rename: Processing [tid:0]
34283000: system.cpu.rename: [tid:0]: Free IQ: 24, Free ROB: 64, Free LQ: 13, Free SQ: 13, FreeRM 31(143 224 255 31 0)
34283000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34283000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
34283000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34283000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34283000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34283000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34283000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 0, loads dispatchedToLQ: 0
34283000: system.cpu.rename: [tid:0]: Processing instruction [sn:107748] with PC (0x17cf0=>0x17cf4).(0=>1).
34283000: system.cpu.rename: start rename src regs------------------------------------------------
34283000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 100
34283000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 100
34283000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34283000: system.cpu.scoreboard: getreg phys_reg is 100
34283000: system.cpu.rename: [tid:0]:virtual Register 100 (phys: 100) is not allocated.
34283000: global: idx is 0, vir_src is 100, physical reg is not allocated yet
34283000: system.cpu.rename: start rename dst regs------------------------------------------------
34283000: system.cpu.rename: renameDestRegs checkpoint 0
34283000: global: get into unified rename func
34283000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34283000: global: Renamed reg IntRegClass{15} to vir reg 82 (82) old mapping was 54 (54)
34283000: system.cpu.rename: Dest Rename result[0] is 82
34283000: system.cpu.scoreboard: get into unset reg func reg id is 82
34283000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 82 phys_reg is NULL 0.
34283000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=83), [sn:107748]. PC (0x17cf0=>0x17cf4).(0=>1)
34283000: global: idx is 0, renamd_virdest is 82, renamed_dest should be NULL and is 0, previous_rename is 54
34283000: system.cpu.rename: toIEWIndex inst pc is (0x17cf0=>0x17cf4).(0=>1)
34283000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34283000: system.cpu.rename: [tid:0]: Processing instruction [sn:107749] with PC (0x17cf4=>0x17cf8).(0=>1).
34283000: system.cpu.rename: start rename src regs------------------------------------------------
34283000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 236
34283000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 236
34283000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34283000: system.cpu.scoreboard: getreg phys_reg is 236
34283000: system.cpu.rename: [tid:0]:virtual Register 236 (phys: 236) is not allocated.
34283000: global: idx is 0, vir_src is 236, physical reg is not allocated yet
34283000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 82
34283000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 82
34283000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34283000: system.cpu.scoreboard: getreg phys_reg is 82
34283000: system.cpu.rename: [tid:0]:virtual Register 82 (phys: 82) is not allocated.
34283000: global: idx is 1, vir_src is 82, physical reg is not allocated yet
34283000: system.cpu.rename: start rename dst regs------------------------------------------------
34283000: system.cpu.rename: renameDestRegs checkpoint 0
34283000: global: get into unified rename func
34283000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34283000: global: Renamed reg IntRegClass{15} to vir reg 153 (153) old mapping was 82 (82)
34283000: system.cpu.rename: Dest Rename result[0] is 153
34283000: system.cpu.scoreboard: get into unset reg func reg id is 153
34283000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 153 phys_reg is NULL 0.
34283000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=84), [sn:107749]. PC (0x17cf4=>0x17cf8).(0=>1)
34283000: global: idx is 0, renamd_virdest is 153, renamed_dest should be NULL and is 0, previous_rename is 82
34283000: system.cpu.rename: toIEWIndex inst pc is (0x17cf4=>0x17cf8).(0=>1)
34283000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34283000: system.cpu.rename: [tid:0]: Processing instruction [sn:107750] with PC (0x17cf8=>0x17cfc).(0=>1).
34283000: system.cpu.rename: start rename src regs------------------------------------------------
34283000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 153
34283000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 153
34283000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34283000: system.cpu.scoreboard: getreg phys_reg is 153
34283000: system.cpu.rename: [tid:0]:virtual Register 153 (phys: 153) is not allocated.
34283000: global: idx is 0, vir_src is 153, physical reg is not allocated yet
34283000: system.cpu.rename: arch reg 6 [flat:6] renamed_virtual reg is 63
34283000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6,got vir reg 63
34283000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34283000: system.cpu.scoreboard: getreg phys_reg is 63
34283000: system.cpu.rename: [tid:0]:virtual Register 63 (phys: 63) is not allocated.
34283000: global: idx is 1, vir_src is 63, physical reg is not allocated yet
34283000: system.cpu.rename: start rename dst regs------------------------------------------------
34283000: system.cpu.rename: renameDestRegs checkpoint 0
34283000: global: get into unified rename func
34283000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34283000: global: Renamed reg IntRegClass{14} to vir reg 88 (88) old mapping was 91 (91)
34283000: system.cpu.rename: Dest Rename result[0] is 88
34283000: system.cpu.scoreboard: get into unset reg func reg id is 88
34283000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 88 phys_reg is NULL 0.
34283000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=85), [sn:107750]. PC (0x17cf8=>0x17cfc).(0=>1)
34283000: global: idx is 0, renamd_virdest is 88, renamed_dest should be NULL and is 0, previous_rename is 91
34283000: system.cpu.rename: toIEWIndex inst pc is (0x17cf8=>0x17cfc).(0=>1)
34283000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34283000: system.cpu.rename: [tid:0]: Processing instruction [sn:107751] with PC (0x17cfc=>0x17d00).(0=>1).
34283000: system.cpu.rename: start rename src regs------------------------------------------------
34283000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 153
34283000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 153
34283000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34283000: system.cpu.scoreboard: getreg phys_reg is 153
34283000: system.cpu.rename: [tid:0]:virtual Register 153 (phys: 153) is not allocated.
34283000: global: idx is 0, vir_src is 153, physical reg is not allocated yet
34283000: system.cpu.rename: start rename dst regs------------------------------------------------
34283000: system.cpu.rename: renameDestRegs checkpoint 0
34283000: global: get into unified rename func
34283000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34283000: global: Renamed reg IntRegClass{15} to vir reg 247 (247) old mapping was 153 (153)
34283000: system.cpu.rename: Dest Rename result[0] is 247
34283000: system.cpu.scoreboard: get into unset reg func reg id is 247
34283000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 247 phys_reg is NULL 0.
34283000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=86), [sn:107751]. PC (0x17cfc=>0x17d00).(0=>1)
34283000: global: idx is 0, renamd_virdest is 247, renamed_dest should be NULL and is 0, previous_rename is 153
34283000: system.cpu.rename: toIEWIndex inst pc is (0x17cfc=>0x17d00).(0=>1)
34283000: system.cpu.rename: Activity this cycle.
34283000: system.cpu.rename: remove commited inst finish
34283000: system.cpu.iew: Issue: Processing [tid:0]
34283000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34283000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d00=>0x17d04).(0=>1) [sn:107742] [tid:0] to IQ.
34283000: system.cpu.iq: Adding instruction [sn:107742] PC (0x17d00=>0x17d04).(0=>1) to the IQ.
34283000: system.cpu.iq: iq checkpoint 0
34283000: system.cpu.iq: total_src_regs is 2
34283000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 91 that is being added to the dependency chain.
34283000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 14 that is being added to the dependency chain.
34283000: system.cpu.iq: iq checkpoint 1
34283000: system.cpu.iq: total dest regs is 1
34283000: system.cpu.iq: renamed vir reg is 205
34283000: system.cpu.iq: phys_reg is NULL
34283000: system.cpu.iq: iq checkpoint 2
34283000: system.cpu.iew: add to iq end
34283000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d04=>0x17d08).(0=>1) [sn:107743] [tid:0] to IQ.
34283000: system.cpu.iq: Adding instruction [sn:107743] PC (0x17d04=>0x17d08).(0=>1) to the IQ.
34283000: system.cpu.iq: iq checkpoint 0
34283000: system.cpu.iq: total_src_regs is 2
34283000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 205 that is being added to the dependency chain.
34283000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 235 that is being added to the dependency chain.
34283000: system.cpu.iq: iq checkpoint 1
34283000: system.cpu.iq: total dest regs is 1
34283000: system.cpu.iq: renamed vir reg is 54
34283000: system.cpu.iq: phys_reg is NULL
34283000: system.cpu.iq: iq checkpoint 2
34283000: system.cpu.iew: add to iq end
34283000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d08=>0x17d0c).(0=>1) [sn:107744] [tid:0] to IQ.
34283000: system.cpu.iq: Adding instruction [sn:107744] PC (0x17d08=>0x17d0c).(0=>1) to the IQ.
34283000: system.cpu.iq: iq checkpoint 0
34283000: system.cpu.iq: total_src_regs is 2
34283000: system.cpu.iq: Instruction PC (0x17d08=>0x17d0c).(0=>1) has src reg 54 that is being added to the dependency chain.
34283000: system.cpu.iq: iq checkpoint 1
34283000: system.cpu.iq: total dest regs is 0
34283000: system.cpu.iq: iq checkpoint 2
34283000: system.cpu.iew: add to iq end
34283000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d0c=>0x17d10).(0=>1) [sn:107745] [tid:0] to IQ.
34283000: system.cpu.iq: Adding instruction [sn:107745] PC (0x17d0c=>0x17d10).(0=>1) to the IQ.
34283000: system.cpu.iq: iq checkpoint 0
34283000: system.cpu.iq: total_src_regs is 1
34283000: system.cpu.iq: Instruction PC (0x17d0c=>0x17d10).(0=>1) has src reg 137 that is being added to the dependency chain.
34283000: system.cpu.iq: iq checkpoint 1
34283000: system.cpu.iq: total dest regs is 1
34283000: system.cpu.iq: renamed vir reg is 251
34283000: system.cpu.iq: phys_reg is NULL
34283000: system.cpu.iq: iq checkpoint 2
34283000: system.cpu.iew: add to iq end
34283000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d10=>0x17d14).(0=>1) [sn:107746] [tid:0] to IQ.
34283000: system.cpu.iq: Adding instruction [sn:107746] PC (0x17d10=>0x17d14).(0=>1) to the IQ.
34283000: system.cpu.iq: iq checkpoint 0
34283000: system.cpu.iq: total_src_regs is 1
34283000: system.cpu.iq: iq checkpoint 1
34283000: system.cpu.iq: total dest regs is 1
34283000: system.cpu.iq: renamed vir reg is 100
34283000: system.cpu.iq: phys_reg is NULL
34283000: system.cpu.iq: iq checkpoint 2
34283000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d10=>0x17d14).(0=>1) opclass:1 [sn:107746].
34283000: system.cpu.iq: addIfReady checkpoint 0
34283000: system.cpu.iew: add to iq end
34283000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d14=>0x17d18).(0=>1) [sn:107747] [tid:0] to IQ.
34283000: system.cpu.iq: Adding instruction [sn:107747] PC (0x17d14=>0x17d18).(0=>1) to the IQ.
34283000: system.cpu.iq: iq checkpoint 0
34283000: system.cpu.iq: total_src_regs is 2
34283000: system.cpu.iq: Instruction PC (0x17d14=>0x17d18).(0=>1) has src reg 251 that is being added to the dependency chain.
34283000: system.cpu.iq: iq checkpoint 1
34283000: system.cpu.iq: total dest regs is 0
34283000: system.cpu.iq: iq checkpoint 2
34283000: system.cpu.iew: add to iq end
34283000: system.cpu.iew: Execute: Executing instructions from IQ.
34283000: system.cpu.iew: Execute: Processing PC (0x17ccc=>0x17cd0).(0=>1), [tid:0] [sn:107729].
34283000: system.cpu.iew: iew checkpoint 0
34283000: system.cpu.iew: iew checkpoint 1 before exe
34283000: global: RegFile: Access to int register 187, has data 0xa00
34283000: global: RegFile: Access to int register 156, has data 0xa
34283000: global: the arch_reg is 13 , the vir reg is 130
34283000: global: look up arch_reg is 13 , vir_reg is 130
34283000: global: lookup vir map for physical reg,vir_reg is 130 freelist freenum is 34
34283000: global: the phys_reg is 0, map size is 256
34283000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34283000: global: get dest phys reg is 24
34283000: global: regval is 2570
34283000: system.cpu: phys_reg is 24, val is 2570
34283000: global: RegFile: Setting int register 24 to 0xa0a
34283000: global: setScalarResult
34283000: global: get into ~InstResult
34283000: system.cpu.iew: iew checkpoint 2 after exe
34283000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34283000: system.cpu.iew: Execute: Executing instructions from IQ.
34283000: system.cpu.iew: Execute: Processing PC (0x17ce4=>0x17ce8).(0=>1), [tid:0] [sn:107735].
34283000: system.cpu.iew: iew checkpoint 0
34283000: system.cpu.iew: Execute: Calculating address for memory reference.
34283000: system.cpu.iew: iew is load checkpoint 1
34283000: system.cpu.iew.lsq.thread0: Executing load PC (0x17ce4=>0x17ce8).(0=>1), [sn:107735]
34283000: global: RegFile: Access to int register 50, has data 0x1e000
34283000: system.cpu.iew.lsq.thread0: Read called, load idx: 27, store idx: 22, storeHead: 1 addr: 0xe270
34283000: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107735] PC (0x17ce4=>0x17ce8).(0=>1)
34283000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34283000: system.cpu.iew: Sending instructions to commit, [sn:107729] PC (0x17ccc=>0x17cd0).(0=>1).
34283000: system.cpu.iq: Waking dependents of completed instruction.
34283000: system.cpu.iq: Waking any dependents on vir_reg is 130(flat:130) and phys register 24 (IntRegClass).
34283000: system.cpu.iq: Waking up a dependent instruction, [sn:107731] PC (0x17cd4=>0x17cd8).(0=>1).
34283000: global: reWritePhysRegs rewrite vir_reg 130 to phys_reg 24
34283000: global: [sn:107731] has 1 ready out of 2 sources. RTI 0)
34283000: global: [sn:0] canIssue <extra arg>%
34283000: system.cpu.iq: Waking up a dependent instruction, [sn:107730] PC (0x17cd0=>0x17cd4).(0=>1).
34283000: global: reWritePhysRegs rewrite vir_reg 130 to phys_reg 24
34283000: global: [sn:107730] has 1 ready out of 1 sources. RTI 0)
34283000: global: [sn:1] canIssue <extra arg>%
34283000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cd0=>0x17cd4).(0=>1) opclass:1 [sn:107730].
34283000: system.cpu.iq: addIfReady checkpoint 0
34283000: system.cpu.iew: writebackInsts checkpoint 1
34283000: system.cpu.iew: Setting virtual Destination Register 130
34283000: system.cpu.scoreboard: 1 setreg phys_reg is 130
34283000: system.cpu.scoreboard: Setting reg 130 as ready
34283000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34283000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cd0=>0x17cd4).(0=>1) [sn:107730]
34283000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d10=>0x17d14).(0=>1) [sn:107746]
34283000: system.cpu.iew: Processing [tid:0]
34283000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34283000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34283000: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34283000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34283000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34283000: system.cpu.iew: IQ has 20 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
34283000: system.cpu.iew: Activity this cycle.
34283000: system.cpu.commit: Getting instructions from Rename stage.
34283000: system.cpu.commit: Trying to commit instructions in the ROB.
34283000: system.cpu.commit: [tid:0]: Marking PC (0x17cc4=>0x17cc8).(0=>1), [sn:107727] ready within ROB.
34283000: system.cpu.commit: [tid:0]: Marking PC (0x17ce0=>0x17ce4).(0=>1), [sn:107734] ready within ROB.
34283000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34283000: system.cpu.commit: [tid:0]: ROB has 128 insts & 64 free entries.
34283000: system.cpu: FullO3CPU tick checkpoint 0
34283000: system.cpu: FullO3CPU tick checkpoint 0.1
34283000: system.cpu: FullO3CPU tick checkpoint 0.2
34283000: system.cpu: FullO3CPU tick checkpoint 0.3
34283000: system.cpu: FullO3CPU tick checkpoint 0.4
34283000: global: ~DefaultIEWDefaultCommit()
34283000: global: DefaultIEWDefaultCommit()
34283000: system.cpu: FullO3CPU tick checkpoint 0.5
34283000: system.cpu: Activity: 10
34283000: system.cpu: FullO3CPU tick checkpoint 1
34283000: system.cpu: FullO3CPU tick checkpoint 2
34283000: system.cpu: Scheduling next tick!
34283500: system.cpu: CPU already running.
34283500: global: the arch_reg is 6 , the vir reg is 63
34283500: global: look up arch_reg is 6 , vir_reg is 63
34283500: global: lookup vir map for physical reg,vir_reg is 63 freelist freenum is 33
34283500: global: the phys_reg is 0, map size is 256
34283500: global: get dest phys reg is 22
34283500: global: regval is 18374403900871474943
34283500: system.cpu: phys_reg is 22, val is 18374403900871474943
34283500: global: RegFile: Setting int register 22 to 0xfefefefefefefeff
34283500: global: setScalarResult
34283500: global: get into ~InstResult
34283500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34283500: system.cpu.iew: Activity this cycle.
34283500: system.cpu: Activity: 11
34283500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34283500: system.cpu.fetch: Running stage.
34283500: system.cpu.fetch: There are no more threads available to fetch from.
34283500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34283500: system.cpu.decode: Processing [tid:0]
34283500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34283500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34283500: system.cpu.decode: [tid:0]: Processing instruction [sn:107752] with PC (0x17d00=>0x17d04).(0=>1)
34283500: system.cpu.decode: [tid:0]: Processing instruction [sn:107753] with PC (0x17d04=>0x17d08).(0=>1)
34283500: system.cpu.decode: [tid:0]: Processing instruction [sn:107754] with PC (0x17d08=>0x17d0c).(0=>1)
34283500: system.cpu.decode: [tid:0]: Processing instruction [sn:107755] with PC (0x17d0c=>0x17d10).(0=>1)
34283500: system.cpu.decode: [tid:0]: Processing instruction [sn:107756] with PC (0x17d10=>0x17d14).(0=>1)
34283500: system.cpu.decode: [tid:0]: Processing instruction [sn:107757] with PC (0x17d14=>0x17d18).(0=>1)
34283500: system.cpu.decode: Activity this cycle.
34283500: system.cpu.rename: Processing [tid:0]
34283500: system.cpu.rename: [tid:0]: Free IQ: 20, Free ROB: 64, Free LQ: 13, Free SQ: 13, FreeRM 31(139 224 255 31 0)
34283500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34283500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 1, loads dispatchedToLQ: 0
34283500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34283500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34283500: system.cpu.rename: remove commited inst finish
34283500: system.cpu.iew: Issue: Processing [tid:0]
34283500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34283500: system.cpu.iew: Execute: Executing instructions from IQ.
34283500: system.cpu.iew: Execute: Processing PC (0x17cd0=>0x17cd4).(0=>1), [tid:0] [sn:107730].
34283500: system.cpu.iew: iew checkpoint 0
34283500: system.cpu.iew: iew checkpoint 1 before exe
34283500: global: RegFile: Access to int register 24, has data 0xa0a
34283500: global: the arch_reg is 15 , the vir reg is 12
34283500: global: look up arch_reg is 15 , vir_reg is 12
34283500: global: lookup vir map for physical reg,vir_reg is 12 freelist freenum is 33
34283500: global: the phys_reg is 0x56f1ac8, map size is 256
34283500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34283500: global: get dest phys reg is 30
34283500: global: regval is 168427520
34283500: system.cpu: phys_reg is 30, val is 168427520
34283500: global: RegFile: Setting int register 30 to 0xa0a0000
34283500: global: setScalarResult
34283500: global: get into ~InstResult
34283500: system.cpu.iew: iew checkpoint 2 after exe
34283500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34283500: system.cpu.iew: Execute: Executing instructions from IQ.
34283500: system.cpu.iew: Execute: Processing PC (0x17d10=>0x17d14).(0=>1), [tid:0] [sn:107746].
34283500: system.cpu.iew: iew checkpoint 0
34283500: system.cpu.iew: iew checkpoint 1 before exe
34283500: global: RegFile: Access to int register 56, has data 0x1ba90
34283500: global: the arch_reg is 10 , the vir reg is 100
34283500: global: look up arch_reg is 10 , vir_reg is 100
34283500: global: lookup vir map for physical reg,vir_reg is 100 freelist freenum is 32
34283500: global: the phys_reg is 0, map size is 256
34283500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34283500: global: get dest phys reg is 83
34283500: global: regval is 113304
34283500: system.cpu: phys_reg is 83, val is 113304
34283500: global: RegFile: Setting int register 83 to 0x1ba98
34283500: global: setScalarResult
34283500: global: get into ~InstResult
34283500: system.cpu.iew: iew checkpoint 2 after exe
34283500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34283500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34283500: system.cpu.iew: Sending instructions to commit, [sn:107733] PC (0x17cdc=>0x17ce0).(0=>1).
34283500: system.cpu.iq: Waking dependents of completed instruction.
34283500: system.cpu.iq: Completing mem instruction PC: (0x17cdc=>0x17ce0).(0=>1) [sn:107733]
34283500: system.cpu.memDep0: Completed mem instruction PC (0x17cdc=>0x17ce0).(0=>1) [sn:107733].
34283500: system.cpu.iq: Waking any dependents on vir_reg is 63(flat:63) and phys register 22 (IntRegClass).
34283500: system.cpu.iq: Waking up a dependent instruction, [sn:107740] PC (0x17cf8=>0x17cfc).(0=>1).
34283500: global: reWritePhysRegs rewrite vir_reg 63 to phys_reg 22
34283500: global: [sn:107740] has 1 ready out of 2 sources. RTI 0)
34283500: global: [sn:0] canIssue <extra arg>%
34283500: system.cpu.iew: writebackInsts checkpoint 1
34283500: system.cpu.iew: Setting virtual Destination Register 63
34283500: system.cpu.scoreboard: 1 setreg phys_reg is 63
34283500: system.cpu.scoreboard: Setting reg 63 as ready
34283500: system.cpu.iew: Sending instructions to commit, [sn:107730] PC (0x17cd0=>0x17cd4).(0=>1).
34283500: system.cpu.iq: Waking dependents of completed instruction.
34283500: system.cpu.iq: Waking any dependents on vir_reg is 12(flat:12) and phys register 30 (IntRegClass).
34283500: system.cpu.iq: Waking up a dependent instruction, [sn:107731] PC (0x17cd4=>0x17cd8).(0=>1).
34283500: global: reWritePhysRegs rewrite vir_reg 12 to phys_reg 30
34283500: global: [sn:107731] has 2 ready out of 2 sources. RTI 0)
34283500: global: [sn:1] canIssue <extra arg>%
34283500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cd4=>0x17cd8).(0=>1) opclass:1 [sn:107731].
34283500: system.cpu.iq: addIfReady checkpoint 0
34283500: system.cpu.iew: writebackInsts checkpoint 1
34283500: system.cpu.iew: Setting virtual Destination Register 12
34283500: system.cpu.scoreboard: 1 setreg phys_reg is 12
34283500: system.cpu.scoreboard: Setting reg 12 as ready
34283500: system.cpu.iew: Sending instructions to commit, [sn:107746] PC (0x17d10=>0x17d14).(0=>1).
34283500: system.cpu.iq: Waking dependents of completed instruction.
34283500: system.cpu.iq: Waking any dependents on vir_reg is 100(flat:100) and phys register 83 (IntRegClass).
34283500: system.cpu.iew: writebackInsts checkpoint 1
34283500: system.cpu.iew: Setting virtual Destination Register 100
34283500: system.cpu.scoreboard: 1 setreg phys_reg is 100
34283500: system.cpu.scoreboard: Setting reg 100 as ready
34283500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34283500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cd4=>0x17cd8).(0=>1) [sn:107731]
34283500: system.cpu.iew: Processing [tid:0]
34283500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34283500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34283500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34283500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34283500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 20
34283500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 13 free entries. SQ has 13 free entries.
34283500: system.cpu.iew: Activity this cycle.
34283500: system.cpu.commit: Getting instructions from Rename stage.
34283500: system.cpu.commit: Inserting PC (0x17cf0=>0x17cf4).(0=>1) [sn:107748] [tid:0] into ROB.
34283500: system.cpu.rob: Adding inst PC (0x17cf0=>0x17cf4).(0=>1) to the ROB.
34283500: system.cpu.rob: [tid:0] Now has 129 instructions.
34283500: system.cpu.commit: Inserting PC (0x17cf4=>0x17cf8).(0=>1) [sn:107749] [tid:0] into ROB.
34283500: system.cpu.rob: Adding inst PC (0x17cf4=>0x17cf8).(0=>1) to the ROB.
34283500: system.cpu.rob: [tid:0] Now has 130 instructions.
34283500: system.cpu.commit: Inserting PC (0x17cf8=>0x17cfc).(0=>1) [sn:107750] [tid:0] into ROB.
34283500: system.cpu.rob: Adding inst PC (0x17cf8=>0x17cfc).(0=>1) to the ROB.
34283500: system.cpu.rob: [tid:0] Now has 131 instructions.
34283500: system.cpu.commit: Inserting PC (0x17cfc=>0x17d00).(0=>1) [sn:107751] [tid:0] into ROB.
34283500: system.cpu.rob: Adding inst PC (0x17cfc=>0x17d00).(0=>1) to the ROB.
34283500: system.cpu.rob: [tid:0] Now has 132 instructions.
34283500: system.cpu.commit: Trying to commit instructions in the ROB.
34283500: system.cpu.commit: [tid:0]: Marking PC (0x17ccc=>0x17cd0).(0=>1), [sn:107729] ready within ROB.
34283500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34283500: system.cpu.commit: [tid:0]: ROB has 132 insts & 60 free entries.
34283500: system.cpu.commit: Activity This Cycle.
34283500: system.cpu: FullO3CPU tick checkpoint 0
34283500: system.cpu: FullO3CPU tick checkpoint 0.1
34283500: system.cpu: FullO3CPU tick checkpoint 0.2
34283500: system.cpu: FullO3CPU tick checkpoint 0.3
34283500: system.cpu: FullO3CPU tick checkpoint 0.4
34283500: global: ~DefaultIEWDefaultCommit()
34283500: global: DefaultIEWDefaultCommit()
34283500: system.cpu: FullO3CPU tick checkpoint 0.5
34283500: system.cpu: Activity: 10
34283500: system.cpu: FullO3CPU tick checkpoint 1
34283500: system.cpu: FullO3CPU tick checkpoint 2
34283500: system.cpu: Scheduling next tick!
34283501: system.cpu: CPU already running.
34283501: global: the arch_reg is 15 , the vir reg is 141
34283501: global: look up arch_reg is 15 , vir_reg is 141
34283501: global: lookup vir map for physical reg,vir_reg is 141 freelist freenum is 31
34283501: global: the phys_reg is 0, map size is 256
34283501: global: get dest phys reg is 184
34283501: global: regval is 2314885530818453536
34283501: system.cpu: phys_reg is 184, val is 2314885530818453536
34283501: global: RegFile: Setting int register 184 to 0x2020202020202020
34283501: global: setScalarResult
34283501: global: get into ~InstResult
34283501: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34283501: system.cpu.iew: Activity this cycle.
34283501: system.cpu: Activity: 11
34284000: system.cpu: CPU already running.
34284000: global: the arch_reg is 11 , the vir reg is 235
34284000: global: look up arch_reg is 11 , vir_reg is 235
34284000: global: lookup vir map for physical reg,vir_reg is 235 freelist freenum is 31
34284000: global: the phys_reg is 0, map size is 256
34284000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34284000: global: get dest phys reg is 171
34284000: global: regval is 9259542123273814144
34284000: system.cpu: phys_reg is 171, val is 9259542123273814144
34284000: global: RegFile: Setting int register 171 to 0x8080808080808080
34284000: global: setScalarResult
34284000: global: get into ~InstResult
34284000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34284000: system.cpu.iew: Activity this cycle.
34284000: system.cpu.icache_port: Fetch unit received timing
34284000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34284000: system.cpu: CPU already running.
34284000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34284000: system.cpu.fetch: Activating stage.
34284000: system.cpu: Activity: 12
34284000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34284000: system.cpu.fetch: Running stage.
34284000: system.cpu.fetch: Attempting to fetch from [tid:0]
34284000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34284000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34284000: global: Requesting bytes 0x00053783 from address 0x17cf0
34284000: global: Decoding instruction 0x00053783 at address 0x17cf0
34284000: global: DynInst: [sn:107758] Instruction created. Instcount for system.cpu = 139
34284000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf0 (0) created [sn:107758].
34284000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(a0)
34284000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34284000: global: Requesting bytes 0x00f6c7b3 from address 0x17cf4
34284000: global: Decoding instruction 0x00f6c7b3 at address 0x17cf4
34284000: global: DynInst: [sn:107759] Instruction created. Instcount for system.cpu = 140
34284000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf4 (0) created [sn:107759].
34284000: system.cpu.fetch: [tid:0]: Instruction is: xor a5, a3, a5
34284000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34284000: global: Requesting bytes 0x00678733 from address 0x17cf8
34284000: global: Decoding instruction 0x00678733 at address 0x17cf8
34284000: global: DynInst: [sn:107760] Instruction created. Instcount for system.cpu = 141
34284000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf8 (0) created [sn:107760].
34284000: system.cpu.fetch: [tid:0]: Instruction is: add a4, a5, t1
34284000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34284000: global: Requesting bytes 0xfff7c793 from address 0x17cfc
34284000: global: Decoding instruction 0xfff7c793 at address 0x17cfc
34284000: global: DynInst: [sn:107761] Instruction created. Instcount for system.cpu = 142
34284000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cfc (0) created [sn:107761].
34284000: system.cpu.fetch: [tid:0]: Instruction is: xori a5, a5, 18446744073709551615
34284000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34284000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d00=>0x17d04).(0=>1).
34284000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d00
34284000: system.cpu: CPU already running.
34284000: system.cpu.fetch: Fetch: Doing instruction read.
34284000: system.cpu.fetch: [tid:0]: Doing Icache access.
34284000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34284000: system.cpu.fetch: Deactivating stage.
34284000: system.cpu: Activity: 11
34284000: system.cpu.fetch: [tid:0][sn:107758]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34284000: system.cpu.fetch: [tid:0][sn:107759]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34284000: system.cpu.fetch: [tid:0][sn:107760]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34284000: system.cpu.fetch: [tid:0][sn:107761]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34284000: system.cpu.fetch: Activity this cycle.
34284000: system.cpu.decode: Processing [tid:0]
34284000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34284000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34284000: system.cpu.rename: Processing [tid:0]
34284000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 60, Free LQ: 13, Free SQ: 13, FreeRM 31(139 224 255 31 0)
34284000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34284000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 13, loadsInProgress: 1, loads dispatchedToLQ: 0
34284000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34284000: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34284000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34284000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34284000: system.cpu.rename: [tid:0]: Processing instruction [sn:107752] with PC (0x17d00=>0x17d04).(0=>1).
34284000: system.cpu.rename: start rename src regs------------------------------------------------
34284000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 88
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 88
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 88
34284000: system.cpu.rename: [tid:0]:virtual Register 88 (phys: 88) is not allocated.
34284000: global: idx is 0, vir_src is 88, physical reg is not allocated yet
34284000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 247
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 247
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 247
34284000: system.cpu.rename: [tid:0]:virtual Register 247 (phys: 247) is not allocated.
34284000: global: idx is 1, vir_src is 247, physical reg is not allocated yet
34284000: system.cpu.rename: start rename dst regs------------------------------------------------
34284000: system.cpu.rename: renameDestRegs checkpoint 0
34284000: global: get into unified rename func
34284000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34284000: global: Renamed reg IntRegClass{15} to vir reg 229 (229) old mapping was 247 (247)
34284000: system.cpu.rename: Dest Rename result[0] is 229
34284000: system.cpu.scoreboard: get into unset reg func reg id is 229
34284000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 229 phys_reg is NULL 0.
34284000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=87), [sn:107752]. PC (0x17d00=>0x17d04).(0=>1)
34284000: global: idx is 0, renamd_virdest is 229, renamed_dest should be NULL and is 0, previous_rename is 247
34284000: system.cpu.rename: toIEWIndex inst pc is (0x17d00=>0x17d04).(0=>1)
34284000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34284000: system.cpu.rename: [tid:0]: Processing instruction [sn:107753] with PC (0x17d04=>0x17d08).(0=>1).
34284000: system.cpu.rename: start rename src regs------------------------------------------------
34284000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 229
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 229
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 229
34284000: system.cpu.rename: [tid:0]:virtual Register 229 (phys: 229) is not allocated.
34284000: global: idx is 0, vir_src is 229, physical reg is not allocated yet
34284000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 235
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 235
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 235
34284000: system.cpu.rename: [tid:0]:virtual Register 235 (phys: 235) is not allocated.
34284000: global: idx is 1, vir_src is 235, physical reg is not allocated yet
34284000: system.cpu.rename: start rename dst regs------------------------------------------------
34284000: system.cpu.rename: renameDestRegs checkpoint 0
34284000: global: get into unified rename func
34284000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34284000: global: Renamed reg IntRegClass{15} to vir reg 244 (244) old mapping was 229 (229)
34284000: system.cpu.rename: Dest Rename result[0] is 244
34284000: system.cpu.scoreboard: get into unset reg func reg id is 244
34284000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 244 phys_reg is NULL 0.
34284000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=88), [sn:107753]. PC (0x17d04=>0x17d08).(0=>1)
34284000: global: idx is 0, renamd_virdest is 244, renamed_dest should be NULL and is 0, previous_rename is 229
34284000: system.cpu.rename: toIEWIndex inst pc is (0x17d04=>0x17d08).(0=>1)
34284000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34284000: system.cpu.rename: [tid:0]: Processing instruction [sn:107754] with PC (0x17d08=>0x17d0c).(0=>1).
34284000: system.cpu.rename: start rename src regs------------------------------------------------
34284000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 244
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 244
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 244
34284000: system.cpu.rename: [tid:0]:virtual Register 244 (phys: 244) is not allocated.
34284000: global: idx is 0, vir_src is 244, physical reg is not allocated yet
34284000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 0
34284000: global: look up arch_reg is 0 , vir_reg is 0
34284000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 30
34284000: global: the phys_reg is 0x56f1000, map size is 256
34284000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34284000: global: [sn:107754] has 1 ready out of 2 sources. RTI 0)
34284000: global: [sn:0] canIssue <extra arg>%
34284000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34284000: system.cpu.rename: start rename dst regs------------------------------------------------
34284000: system.cpu.rename: toIEWIndex inst pc is (0x17d08=>0x17d0c).(0=>1)
34284000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34284000: system.cpu.rename: [tid:0]: Processing instruction [sn:107755] with PC (0x17d0c=>0x17d10).(0=>1).
34284000: system.cpu.rename: start rename src regs------------------------------------------------
34284000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 251
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 251
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 251
34284000: system.cpu.rename: [tid:0]:virtual Register 251 (phys: 251) is not allocated.
34284000: global: idx is 0, vir_src is 251, physical reg is not allocated yet
34284000: system.cpu.rename: start rename dst regs------------------------------------------------
34284000: system.cpu.rename: renameDestRegs checkpoint 0
34284000: global: get into unified rename func
34284000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34284000: global: Renamed reg IntRegClass{16} to vir reg 42 (42) old mapping was 251 (251)
34284000: system.cpu.rename: Dest Rename result[0] is 42
34284000: system.cpu.scoreboard: get into unset reg func reg id is 42
34284000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 42 phys_reg is NULL 0.
34284000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=89), [sn:107755]. PC (0x17d0c=>0x17d10).(0=>1)
34284000: global: idx is 0, renamd_virdest is 42, renamed_dest should be NULL and is 0, previous_rename is 251
34284000: system.cpu.rename: toIEWIndex inst pc is (0x17d0c=>0x17d10).(0=>1)
34284000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34284000: system.cpu.rename: [tid:0]: Processing instruction [sn:107756] with PC (0x17d10=>0x17d14).(0=>1).
34284000: system.cpu.rename: start rename src regs------------------------------------------------
34284000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 100
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 100
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 100
34284000: global: look up arch_reg is 10 , vir_reg is 100
34284000: global: lookup vir map for physical reg,vir_reg is 100 freelist freenum is 30
34284000: global: the phys_reg is 0x56f13e4, map size is 256
34284000: system.cpu.rename: [tid:0]: virtual Register 100 (flat: 100) is allocated.
34284000: global: [sn:107756] has 1 ready out of 1 sources. RTI 0)
34284000: global: [sn:1] canIssue <extra arg>%
34284000: global: idx is 0 , vir_renamed_src is 100, phys_renamed_src is 83
34284000: system.cpu.rename: start rename dst regs------------------------------------------------
34284000: system.cpu.rename: renameDestRegs checkpoint 0
34284000: global: get into unified rename func
34284000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34284000: global: Renamed reg IntRegClass{10} to vir reg 131 (131) old mapping was 100 (100)
34284000: system.cpu.rename: Dest Rename result[0] is 131
34284000: system.cpu.scoreboard: get into unset reg func reg id is 131
34284000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 131 phys_reg is NULL 0.
34284000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=90), [sn:107756]. PC (0x17d10=>0x17d14).(0=>1)
34284000: global: idx is 0, renamd_virdest is 131, renamed_dest should be NULL and is 0, previous_rename is 100
34284000: system.cpu.rename: toIEWIndex inst pc is (0x17d10=>0x17d14).(0=>1)
34284000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34284000: system.cpu.rename: [tid:0]: Processing instruction [sn:107757] with PC (0x17d14=>0x17d18).(0=>1).
34284000: system.cpu.rename: start rename src regs------------------------------------------------
34284000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 226
34284000: global: look up arch_reg is 12 , vir_reg is 226
34284000: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 30
34284000: global: the phys_reg is 0x56f1b1c, map size is 256
34284000: system.cpu.rename: [tid:0]: virtual Register 226 (flat: 226) is allocated.
34284000: global: [sn:107757] has 1 ready out of 2 sources. RTI 0)
34284000: global: [sn:0] canIssue <extra arg>%
34284000: global: idx is 0 , vir_renamed_src is 226, phys_renamed_src is 237
34284000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 42
34284000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 42
34284000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34284000: system.cpu.scoreboard: getreg phys_reg is 42
34284000: system.cpu.rename: [tid:0]:virtual Register 42 (phys: 42) is not allocated.
34284000: global: idx is 1, vir_src is 42, physical reg is not allocated yet
34284000: system.cpu.rename: start rename dst regs------------------------------------------------
34284000: system.cpu.rename: toIEWIndex inst pc is (0x17d14=>0x17d18).(0=>1)
34284000: system.cpu.rename: Activity this cycle.
34284000: system.cpu.rename: remove commited inst finish
34284000: system.cpu.iew: Issue: Processing [tid:0]
34284000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34284000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf0=>0x17cf4).(0=>1) [sn:107748] [tid:0] to IQ.
34284000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34284000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cf0=>0x17cf4).(0=>1), idx:29 [sn:107748]
34284000: system.cpu.iq: Adding instruction [sn:107748] PC (0x17cf0=>0x17cf4).(0=>1) to the IQ.
34284000: system.cpu.iq: iq checkpoint 0
34284000: system.cpu.iq: total_src_regs is 1
34284000: global: look up arch_reg is 10 , vir_reg is 100
34284000: global: lookup vir map for physical reg,vir_reg is 100 freelist freenum is 30
34284000: global: the phys_reg is 0x56f13e4, map size is 256
34284000: system.cpu.iq: Instruction PC (0x17cf0=>0x17cf4).(0=>1) has arch_reg 10 vir_src reg 100 phys_reg 83 that became ready before it reached the IQ.
34284000: global: idx is 0 , vir_renamed_src is 100, phys_renamed_src is 83
34284000: global: [sn:107748] has 1 ready out of 1 sources. RTI 0)
34284000: global: [sn:1] canIssue <extra arg>%
34284000: system.cpu.iq: iq checkpoint 1
34284000: system.cpu.iq: total dest regs is 1
34284000: system.cpu.iq: renamed vir reg is 82
34284000: system.cpu.iq: phys_reg is NULL
34284000: system.cpu.iq: iq checkpoint 2
34284000: global: Inst 0x17cf0 with index 828 had no SSID
34284000: system.cpu.memDep0: No dependency for inst PC (0x17cf0=>0x17cf4).(0=>1) [sn:107748].
34284000: system.cpu.memDep0: Adding instruction [sn:107748] to the ready list.
34284000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cf0=>0x17cf4).(0=>1) opclass:47 [sn:107748].
34284000: system.cpu.iew: add to iq end
34284000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf4=>0x17cf8).(0=>1) [sn:107749] [tid:0] to IQ.
34284000: system.cpu.iq: Adding instruction [sn:107749] PC (0x17cf4=>0x17cf8).(0=>1) to the IQ.
34284000: system.cpu.iq: iq checkpoint 0
34284000: system.cpu.iq: total_src_regs is 2
34284000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 236 that is being added to the dependency chain.
34284000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 82 that is being added to the dependency chain.
34284000: system.cpu.iq: iq checkpoint 1
34284000: system.cpu.iq: total dest regs is 1
34284000: system.cpu.iq: renamed vir reg is 153
34284000: system.cpu.iq: phys_reg is NULL
34284000: system.cpu.iq: iq checkpoint 2
34284000: system.cpu.iew: add to iq end
34284000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf8=>0x17cfc).(0=>1) [sn:107750] [tid:0] to IQ.
34284000: system.cpu.iq: Adding instruction [sn:107750] PC (0x17cf8=>0x17cfc).(0=>1) to the IQ.
34284000: system.cpu.iq: iq checkpoint 0
34284000: system.cpu.iq: total_src_regs is 2
34284000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 153 that is being added to the dependency chain.
34284000: global: look up arch_reg is 6 , vir_reg is 63
34284000: global: lookup vir map for physical reg,vir_reg is 63 freelist freenum is 30
34284000: global: the phys_reg is 0x56f1108, map size is 256
34284000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has arch_reg 6 vir_src reg 63 phys_reg 22 that became ready before it reached the IQ.
34284000: global: idx is 1 , vir_renamed_src is 63, phys_renamed_src is 22
34284000: global: [sn:107750] has 1 ready out of 2 sources. RTI 0)
34284000: global: [sn:0] canIssue <extra arg>%
34284000: system.cpu.iq: iq checkpoint 1
34284000: system.cpu.iq: total dest regs is 1
34284000: system.cpu.iq: renamed vir reg is 88
34284000: system.cpu.iq: phys_reg is NULL
34284000: system.cpu.iq: iq checkpoint 2
34284000: system.cpu.iew: add to iq end
34284000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cfc=>0x17d00).(0=>1) [sn:107751] [tid:0] to IQ.
34284000: system.cpu.iq: Adding instruction [sn:107751] PC (0x17cfc=>0x17d00).(0=>1) to the IQ.
34284000: system.cpu.iq: iq checkpoint 0
34284000: system.cpu.iq: total_src_regs is 1
34284000: system.cpu.iq: Instruction PC (0x17cfc=>0x17d00).(0=>1) has src reg 153 that is being added to the dependency chain.
34284000: system.cpu.iq: iq checkpoint 1
34284000: system.cpu.iq: total dest regs is 1
34284000: system.cpu.iq: renamed vir reg is 247
34284000: system.cpu.iq: phys_reg is NULL
34284000: system.cpu.iq: iq checkpoint 2
34284000: system.cpu.iew: add to iq end
34284000: system.cpu.iew: Execute: Executing instructions from IQ.
34284000: system.cpu.iew: Execute: Processing PC (0x17cd4=>0x17cd8).(0=>1), [tid:0] [sn:107731].
34284000: system.cpu.iew: iew checkpoint 0
34284000: system.cpu.iew: iew checkpoint 1 before exe
34284000: global: RegFile: Access to int register 24, has data 0xa0a
34284000: global: RegFile: Access to int register 30, has data 0xa0a0000
34284000: global: the arch_reg is 13 , the vir reg is 214
34284000: global: look up arch_reg is 13 , vir_reg is 214
34284000: global: lookup vir map for physical reg,vir_reg is 214 freelist freenum is 30
34284000: global: the phys_reg is 0x56f1570, map size is 256
34284000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34284000: global: get dest phys reg is 84
34284000: global: regval is 168430090
34284000: system.cpu: phys_reg is 84, val is 168430090
34284000: global: RegFile: Setting int register 84 to 0xa0a0a0a
34284000: global: setScalarResult
34284000: global: get into ~InstResult
34284000: system.cpu.iew: iew checkpoint 2 after exe
34284000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34284000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34284000: system.cpu.iew: Sending instructions to commit, [sn:107738] PC (0x17cf0=>0x17cf4).(0=>1).
34284000: system.cpu.iq: Waking dependents of completed instruction.
34284000: system.cpu.iq: Completing mem instruction PC: (0x17cf0=>0x17cf4).(0=>1) [sn:107738]
34284000: system.cpu.memDep0: Completed mem instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107738].
34284000: system.cpu.iq: Waking any dependents on vir_reg is 141(flat:141) and phys register 184 (IntRegClass).
34284000: system.cpu.iq: Waking up a dependent instruction, [sn:107739] PC (0x17cf4=>0x17cf8).(0=>1).
34284000: global: reWritePhysRegs rewrite vir_reg 141 to phys_reg 184
34284000: global: [sn:107739] has 1 ready out of 2 sources. RTI 0)
34284000: global: [sn:0] canIssue <extra arg>%
34284000: system.cpu.iew: writebackInsts checkpoint 1
34284000: system.cpu.iew: Setting virtual Destination Register 141
34284000: system.cpu.scoreboard: 1 setreg phys_reg is 141
34284000: system.cpu.scoreboard: Setting reg 141 as ready
34284000: system.cpu.iew: Sending instructions to commit, [sn:107735] PC (0x17ce4=>0x17ce8).(0=>1).
34284000: system.cpu.iq: Waking dependents of completed instruction.
34284000: system.cpu.iq: Completing mem instruction PC: (0x17ce4=>0x17ce8).(0=>1) [sn:107735]
34284000: system.cpu.memDep0: Completed mem instruction PC (0x17ce4=>0x17ce8).(0=>1) [sn:107735].
34284000: system.cpu.iq: Waking any dependents on vir_reg is 235(flat:235) and phys register 171 (IntRegClass).
34284000: system.cpu.iq: Waking up a dependent instruction, [sn:107743] PC (0x17d04=>0x17d08).(0=>1).
34284000: global: reWritePhysRegs rewrite vir_reg 235 to phys_reg 171
34284000: global: [sn:107743] has 1 ready out of 2 sources. RTI 0)
34284000: global: [sn:0] canIssue <extra arg>%
34284000: system.cpu.iew: writebackInsts checkpoint 1
34284000: system.cpu.iew: Setting virtual Destination Register 235
34284000: system.cpu.scoreboard: 1 setreg phys_reg is 235
34284000: system.cpu.scoreboard: Setting reg 235 as ready
34284000: system.cpu.iew: Sending instructions to commit, [sn:107731] PC (0x17cd4=>0x17cd8).(0=>1).
34284000: system.cpu.iq: Waking dependents of completed instruction.
34284000: system.cpu.iq: Waking any dependents on vir_reg is 214(flat:214) and phys register 84 (IntRegClass).
34284000: system.cpu.iq: Waking up a dependent instruction, [sn:107737] PC (0x17cec=>0x17cf0).(0=>1).
34284000: global: reWritePhysRegs rewrite vir_reg 214 to phys_reg 84
34284000: global: [sn:107737] has 1 ready out of 2 sources. RTI 0)
34284000: global: [sn:0] canIssue <extra arg>%
34284000: system.cpu.iq: Waking up a dependent instruction, [sn:107736] PC (0x17ce8=>0x17cec).(0=>1).
34284000: global: reWritePhysRegs rewrite vir_reg 214 to phys_reg 84
34284000: global: [sn:107736] has 1 ready out of 1 sources. RTI 0)
34284000: global: [sn:1] canIssue <extra arg>%
34284000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17ce8=>0x17cec).(0=>1) opclass:1 [sn:107736].
34284000: system.cpu.iq: addIfReady checkpoint 0
34284000: system.cpu.iew: writebackInsts checkpoint 1
34284000: system.cpu.iew: Setting virtual Destination Register 214
34284000: system.cpu.scoreboard: 1 setreg phys_reg is 214
34284000: system.cpu.scoreboard: Setting reg 214 as ready
34284000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34284000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17ce8=>0x17cec).(0=>1) [sn:107736]
34284000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107748]
34284000: system.cpu.memDep0: Issuing instruction PC 0x17cf0 [sn:107748].
34284000: system.cpu.iew: Processing [tid:0]
34284000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34284000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34284000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34284000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34284000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34284000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
34284000: system.cpu.iew: Activity this cycle.
34284000: system.cpu.commit: Getting instructions from Rename stage.
34284000: system.cpu.commit: Trying to commit instructions in the ROB.
34284000: system.cpu.commit: [tid:0]: Marking PC (0x17cdc=>0x17ce0).(0=>1), [sn:107733] ready within ROB.
34284000: system.cpu.commit: [tid:0]: Marking PC (0x17cd0=>0x17cd4).(0=>1), [sn:107730] ready within ROB.
34284000: system.cpu.commit: [tid:0]: Marking PC (0x17d10=>0x17d14).(0=>1), [sn:107746] ready within ROB.
34284000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34284000: system.cpu.commit: [tid:0]: ROB has 132 insts & 60 free entries.
34284000: system.cpu: FullO3CPU tick checkpoint 0
34284000: system.cpu: FullO3CPU tick checkpoint 0.1
34284000: system.cpu: FullO3CPU tick checkpoint 0.2
34284000: system.cpu: FullO3CPU tick checkpoint 0.3
34284000: system.cpu: FullO3CPU tick checkpoint 0.4
34284000: global: ~DefaultIEWDefaultCommit()
34284000: global: DefaultIEWDefaultCommit()
34284000: system.cpu: FullO3CPU tick checkpoint 0.5
34284000: system.cpu: Activity: 10
34284000: system.cpu: FullO3CPU tick checkpoint 1
34284000: system.cpu: FullO3CPU tick checkpoint 2
34284000: system.cpu: Scheduling next tick!
34284500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34284500: system.cpu.fetch: Running stage.
34284500: system.cpu.fetch: There are no more threads available to fetch from.
34284500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34284500: system.cpu.decode: Processing [tid:0]
34284500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34284500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34284500: system.cpu.decode: [tid:0]: Processing instruction [sn:107758] with PC (0x17cf0=>0x17cf4).(0=>1)
34284500: system.cpu.decode: [tid:0]: Processing instruction [sn:107759] with PC (0x17cf4=>0x17cf8).(0=>1)
34284500: system.cpu.decode: [tid:0]: Processing instruction [sn:107760] with PC (0x17cf8=>0x17cfc).(0=>1)
34284500: system.cpu.decode: [tid:0]: Processing instruction [sn:107761] with PC (0x17cfc=>0x17d00).(0=>1)
34284500: system.cpu.decode: Activity this cycle.
34284500: system.cpu: Activity: 11
34284500: system.cpu.rename: Processing [tid:0]
34284500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 60, Free LQ: 12, Free SQ: 13, FreeRM 31(135 224 255 31 0)
34284500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34284500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 1, loads dispatchedToLQ: 1
34284500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34284500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34284500: system.cpu.rename: remove commited inst finish
34284500: system.cpu.iew: Issue: Processing [tid:0]
34284500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34284500: system.cpu.iew: Execute: Executing instructions from IQ.
34284500: system.cpu.iew: Execute: Processing PC (0x17ce8=>0x17cec).(0=>1), [tid:0] [sn:107736].
34284500: system.cpu.iew: iew checkpoint 0
34284500: system.cpu.iew: iew checkpoint 1 before exe
34284500: global: RegFile: Access to int register 84, has data 0xa0a0a0a
34284500: global: the arch_reg is 15 , the vir reg is 102
34284500: global: look up arch_reg is 15 , vir_reg is 102
34284500: global: lookup vir map for physical reg,vir_reg is 102 freelist freenum is 29
34284500: global: the phys_reg is 0, map size is 256
34284500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34284500: global: get dest phys reg is 222
34284500: global: regval is 723401728212336640
34284500: system.cpu: phys_reg is 222, val is 723401728212336640
34284500: global: RegFile: Setting int register 222 to 0xa0a0a0a00000000
34284500: global: setScalarResult
34284500: global: get into ~InstResult
34284500: system.cpu.iew: iew checkpoint 2 after exe
34284500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34284500: system.cpu.iew: Execute: Executing instructions from IQ.
34284500: system.cpu.iew: Execute: Processing PC (0x17cf0=>0x17cf4).(0=>1), [tid:0] [sn:107748].
34284500: system.cpu.iew: iew checkpoint 0
34284500: system.cpu.iew: Execute: Calculating address for memory reference.
34284500: system.cpu.iew: iew is load checkpoint 1
34284500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cf0=>0x17cf4).(0=>1), [sn:107748]
34284500: global: RegFile: Access to int register 83, has data 0x1ba98
34284500: system.cpu.iew.lsq.thread0: Read called, load idx: 29, store idx: 22, storeHead: 1 addr: 0xba98
34284500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107748] PC (0x17cf0=>0x17cf4).(0=>1)
34284500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34284500: system.cpu.iew: Sending instructions to commit, [sn:107736] PC (0x17ce8=>0x17cec).(0=>1).
34284500: system.cpu.iq: Waking dependents of completed instruction.
34284500: system.cpu.iq: Waking any dependents on vir_reg is 102(flat:102) and phys register 222 (IntRegClass).
34284500: system.cpu.iq: Waking up a dependent instruction, [sn:107737] PC (0x17cec=>0x17cf0).(0=>1).
34284500: global: reWritePhysRegs rewrite vir_reg 102 to phys_reg 222
34284500: global: [sn:107737] has 2 ready out of 2 sources. RTI 0)
34284500: global: [sn:1] canIssue <extra arg>%
34284500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cec=>0x17cf0).(0=>1) opclass:1 [sn:107737].
34284500: system.cpu.iq: addIfReady checkpoint 0
34284500: system.cpu.iew: writebackInsts checkpoint 1
34284500: system.cpu.iew: Setting virtual Destination Register 102
34284500: system.cpu.scoreboard: 1 setreg phys_reg is 102
34284500: system.cpu.scoreboard: Setting reg 102 as ready
34284500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34284500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cec=>0x17cf0).(0=>1) [sn:107737]
34284500: system.cpu.iew: Processing [tid:0]
34284500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34284500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34284500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34284500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34284500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34284500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
34284500: system.cpu.iew: Activity this cycle.
34284500: system.cpu.commit: Getting instructions from Rename stage.
34284500: system.cpu.commit: Inserting PC (0x17d00=>0x17d04).(0=>1) [sn:107752] [tid:0] into ROB.
34284500: system.cpu.rob: Adding inst PC (0x17d00=>0x17d04).(0=>1) to the ROB.
34284500: system.cpu.rob: [tid:0] Now has 133 instructions.
34284500: system.cpu.commit: Inserting PC (0x17d04=>0x17d08).(0=>1) [sn:107753] [tid:0] into ROB.
34284500: system.cpu.rob: Adding inst PC (0x17d04=>0x17d08).(0=>1) to the ROB.
34284500: system.cpu.rob: [tid:0] Now has 134 instructions.
34284500: system.cpu.commit: Inserting PC (0x17d08=>0x17d0c).(0=>1) [sn:107754] [tid:0] into ROB.
34284500: system.cpu.rob: Adding inst PC (0x17d08=>0x17d0c).(0=>1) to the ROB.
34284500: system.cpu.rob: [tid:0] Now has 135 instructions.
34284500: system.cpu.commit: Inserting PC (0x17d0c=>0x17d10).(0=>1) [sn:107755] [tid:0] into ROB.
34284500: system.cpu.rob: Adding inst PC (0x17d0c=>0x17d10).(0=>1) to the ROB.
34284500: system.cpu.rob: [tid:0] Now has 136 instructions.
34284500: system.cpu.commit: Inserting PC (0x17d10=>0x17d14).(0=>1) [sn:107756] [tid:0] into ROB.
34284500: system.cpu.rob: Adding inst PC (0x17d10=>0x17d14).(0=>1) to the ROB.
34284500: system.cpu.rob: [tid:0] Now has 137 instructions.
34284500: system.cpu.commit: Inserting PC (0x17d14=>0x17d18).(0=>1) [sn:107757] [tid:0] into ROB.
34284500: system.cpu.rob: Adding inst PC (0x17d14=>0x17d18).(0=>1) to the ROB.
34284500: system.cpu.rob: [tid:0] Now has 138 instructions.
34284500: system.cpu.commit: Trying to commit instructions in the ROB.
34284500: system.cpu.commit: [tid:0]: Marking PC (0x17cf0=>0x17cf4).(0=>1), [sn:107738] ready within ROB.
34284500: system.cpu.commit: [tid:0]: Marking PC (0x17ce4=>0x17ce8).(0=>1), [sn:107735] ready within ROB.
34284500: system.cpu.commit: [tid:0]: Marking PC (0x17cd4=>0x17cd8).(0=>1), [sn:107731] ready within ROB.
34284500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34284500: system.cpu.commit: [tid:0]: ROB has 138 insts & 54 free entries.
34284500: system.cpu.commit: Activity This Cycle.
34284500: system.cpu: FullO3CPU tick checkpoint 0
34284500: system.cpu: FullO3CPU tick checkpoint 0.1
34284500: system.cpu: FullO3CPU tick checkpoint 0.2
34284500: system.cpu: FullO3CPU tick checkpoint 0.3
34284500: system.cpu: FullO3CPU tick checkpoint 0.4
34284500: global: ~DefaultIEWDefaultCommit()
34284500: global: DefaultIEWDefaultCommit()
34284500: system.cpu: FullO3CPU tick checkpoint 0.5
34284500: system.cpu: Activity: 10
34284500: system.cpu: FullO3CPU tick checkpoint 1
34284500: system.cpu: FullO3CPU tick checkpoint 2
34284500: system.cpu: Scheduling next tick!
34285000: system.cpu.icache_port: Fetch unit received timing
34285000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34285000: system.cpu: CPU already running.
34285000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34285000: system.cpu.fetch: Activating stage.
34285000: system.cpu: Activity: 11
34285000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34285000: system.cpu.fetch: Running stage.
34285000: system.cpu.fetch: Attempting to fetch from [tid:0]
34285000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34285000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34285000: global: Requesting bytes 0x00f777b3 from address 0x17d00
34285000: global: Decoding instruction 0x00f777b3 at address 0x17d00
34285000: global: DynInst: [sn:107762] Instruction created. Instcount for system.cpu = 143
34285000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d00 (0) created [sn:107762].
34285000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a5
34285000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34285000: global: Requesting bytes 0x00b7f7b3 from address 0x17d04
34285000: global: Decoding instruction 0x00b7f7b3 at address 0x17d04
34285000: global: DynInst: [sn:107763] Instruction created. Instcount for system.cpu = 144
34285000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d04 (0) created [sn:107763].
34285000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a5, a1
34285000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34285000: global: Requesting bytes 0xf80792e3 from address 0x17d08
34285000: global: Decoding instruction 0xf80792e3 at address 0x17d08
34285000: global: DynInst: [sn:107764] Instruction created. Instcount for system.cpu = 145
34285000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d08 (0) created [sn:107764].
34285000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, -124
34285000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34285000: system.cpu.fetch: [tid:0]: [sn:107764]:Branch predicted to be not taken.
34285000: system.cpu.fetch: [tid:0]: [sn:107764] Branch predicted to go to (0x17d0c=>0x17d10).(0=>1).
34285000: global: Requesting bytes 0xff880813 from address 0x17d0c
34285000: global: Decoding instruction 0xff880813 at address 0x17d0c
34285000: global: DynInst: [sn:107765] Instruction created. Instcount for system.cpu = 146
34285000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d0c (0) created [sn:107765].
34285000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a6, -8
34285000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34285000: global: Requesting bytes 0x00850513 from address 0x17d10
34285000: global: Decoding instruction 0x00850513 at address 0x17d10
34285000: global: DynInst: [sn:107766] Instruction created. Instcount for system.cpu = 147
34285000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d10 (0) created [sn:107766].
34285000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 8
34285000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34285000: global: Requesting bytes 0xfd066ee3 from address 0x17d14
34285000: global: Decoding instruction 0xfd066ee3 at address 0x17d14
34285000: global: DynInst: [sn:107767] Instruction created. Instcount for system.cpu = 148
34285000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d14 (0) created [sn:107767].
34285000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, -36
34285000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34285000: system.cpu.fetch: [tid:0]: [sn:107767]:  Branch predicted to be taken to (0x17cf0=>0x17cf4).(0=>1).
34285000: system.cpu.fetch: [tid:0]: [sn:107767] Branch predicted to go to (0x17cf0=>0x17cf4).(0=>1).
34285000: system.cpu.fetch: Branch detected with PC = (0x17d14=>0x17d18).(0=>1)
34285000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34285000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17cf0=>0x17cf4).(0=>1).
34285000: system.cpu.fetch: [tid:0] Fetching cache line 0x17cc0 for addr 0x17cf0
34285000: system.cpu: CPU already running.
34285000: system.cpu.fetch: Fetch: Doing instruction read.
34285000: system.cpu.fetch: [tid:0]: Doing Icache access.
34285000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34285000: system.cpu.fetch: Deactivating stage.
34285000: system.cpu: Activity: 10
34285000: system.cpu.fetch: [tid:0][sn:107762]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34285000: system.cpu.fetch: [tid:0][sn:107763]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34285000: system.cpu.fetch: [tid:0][sn:107764]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34285000: system.cpu.fetch: [tid:0][sn:107765]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34285000: system.cpu.fetch: [tid:0][sn:107766]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34285000: system.cpu.fetch: [tid:0][sn:107767]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34285000: system.cpu.fetch: Activity this cycle.
34285000: system.cpu: Activity: 11
34285000: system.cpu.decode: Processing [tid:0]
34285000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34285000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34285000: system.cpu.rename: Processing [tid:0]
34285000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 54, Free LQ: 12, Free SQ: 13, FreeRM 31(135 224 255 31 0)
34285000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34285000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
34285000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34285000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34285000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34285000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34285000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 0, loads dispatchedToLQ: 0
34285000: system.cpu.rename: [tid:0]: Processing instruction [sn:107758] with PC (0x17cf0=>0x17cf4).(0=>1).
34285000: system.cpu.rename: start rename src regs------------------------------------------------
34285000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 131
34285000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 131
34285000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34285000: system.cpu.scoreboard: getreg phys_reg is 131
34285000: system.cpu.rename: [tid:0]:virtual Register 131 (phys: 131) is not allocated.
34285000: global: idx is 0, vir_src is 131, physical reg is not allocated yet
34285000: system.cpu.rename: start rename dst regs------------------------------------------------
34285000: system.cpu.rename: renameDestRegs checkpoint 0
34285000: global: get into unified rename func
34285000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34285000: global: Renamed reg IntRegClass{15} to vir reg 90 (90) old mapping was 244 (244)
34285000: system.cpu.rename: Dest Rename result[0] is 90
34285000: system.cpu.scoreboard: get into unset reg func reg id is 90
34285000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 90 phys_reg is NULL 0.
34285000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=91), [sn:107758]. PC (0x17cf0=>0x17cf4).(0=>1)
34285000: global: idx is 0, renamd_virdest is 90, renamed_dest should be NULL and is 0, previous_rename is 244
34285000: system.cpu.rename: toIEWIndex inst pc is (0x17cf0=>0x17cf4).(0=>1)
34285000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34285000: system.cpu.rename: [tid:0]: Processing instruction [sn:107759] with PC (0x17cf4=>0x17cf8).(0=>1).
34285000: system.cpu.rename: start rename src regs------------------------------------------------
34285000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 236
34285000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 236
34285000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34285000: system.cpu.scoreboard: getreg phys_reg is 236
34285000: system.cpu.rename: [tid:0]:virtual Register 236 (phys: 236) is not allocated.
34285000: global: idx is 0, vir_src is 236, physical reg is not allocated yet
34285000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 90
34285000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 90
34285000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34285000: system.cpu.scoreboard: getreg phys_reg is 90
34285000: system.cpu.rename: [tid:0]:virtual Register 90 (phys: 90) is not allocated.
34285000: global: idx is 1, vir_src is 90, physical reg is not allocated yet
34285000: system.cpu.rename: start rename dst regs------------------------------------------------
34285000: system.cpu.rename: renameDestRegs checkpoint 0
34285000: global: get into unified rename func
34285000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34285000: global: Renamed reg IntRegClass{15} to vir reg 170 (170) old mapping was 90 (90)
34285000: system.cpu.rename: Dest Rename result[0] is 170
34285000: system.cpu.scoreboard: get into unset reg func reg id is 170
34285000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 170 phys_reg is NULL 0.
34285000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=92), [sn:107759]. PC (0x17cf4=>0x17cf8).(0=>1)
34285000: global: idx is 0, renamd_virdest is 170, renamed_dest should be NULL and is 0, previous_rename is 90
34285000: system.cpu.rename: toIEWIndex inst pc is (0x17cf4=>0x17cf8).(0=>1)
34285000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34285000: system.cpu.rename: [tid:0]: Processing instruction [sn:107760] with PC (0x17cf8=>0x17cfc).(0=>1).
34285000: system.cpu.rename: start rename src regs------------------------------------------------
34285000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 170
34285000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 170
34285000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34285000: system.cpu.scoreboard: getreg phys_reg is 170
34285000: system.cpu.rename: [tid:0]:virtual Register 170 (phys: 170) is not allocated.
34285000: global: idx is 0, vir_src is 170, physical reg is not allocated yet
34285000: system.cpu.rename: arch reg 6 [flat:6] renamed_virtual reg is 63
34285000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6,got vir reg 63
34285000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34285000: system.cpu.scoreboard: getreg phys_reg is 63
34285000: global: look up arch_reg is 6 , vir_reg is 63
34285000: global: lookup vir map for physical reg,vir_reg is 63 freelist freenum is 28
34285000: global: the phys_reg is 0x56f1108, map size is 256
34285000: system.cpu.rename: [tid:0]: virtual Register 63 (flat: 63) is allocated.
34285000: global: [sn:107760] has 1 ready out of 2 sources. RTI 0)
34285000: global: [sn:0] canIssue <extra arg>%
34285000: global: idx is 1 , vir_renamed_src is 63, phys_renamed_src is 22
34285000: system.cpu.rename: start rename dst regs------------------------------------------------
34285000: system.cpu.rename: renameDestRegs checkpoint 0
34285000: global: get into unified rename func
34285000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34285000: global: Renamed reg IntRegClass{14} to vir reg 45 (45) old mapping was 88 (88)
34285000: system.cpu.rename: Dest Rename result[0] is 45
34285000: system.cpu.scoreboard: get into unset reg func reg id is 45
34285000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 45 phys_reg is NULL 0.
34285000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=93), [sn:107760]. PC (0x17cf8=>0x17cfc).(0=>1)
34285000: global: idx is 0, renamd_virdest is 45, renamed_dest should be NULL and is 0, previous_rename is 88
34285000: system.cpu.rename: toIEWIndex inst pc is (0x17cf8=>0x17cfc).(0=>1)
34285000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34285000: system.cpu.rename: [tid:0]: Processing instruction [sn:107761] with PC (0x17cfc=>0x17d00).(0=>1).
34285000: system.cpu.rename: start rename src regs------------------------------------------------
34285000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 170
34285000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 170
34285000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34285000: system.cpu.scoreboard: getreg phys_reg is 170
34285000: system.cpu.rename: [tid:0]:virtual Register 170 (phys: 170) is not allocated.
34285000: global: idx is 0, vir_src is 170, physical reg is not allocated yet
34285000: system.cpu.rename: start rename dst regs------------------------------------------------
34285000: system.cpu.rename: renameDestRegs checkpoint 0
34285000: global: get into unified rename func
34285000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34285000: global: Renamed reg IntRegClass{15} to vir reg 2 (2) old mapping was 170 (170)
34285000: system.cpu.rename: Dest Rename result[0] is 2
34285000: system.cpu.scoreboard: get into unset reg func reg id is 2
34285000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 2 phys_reg is NULL 0.
34285000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=94), [sn:107761]. PC (0x17cfc=>0x17d00).(0=>1)
34285000: global: idx is 0, renamd_virdest is 2, renamed_dest should be NULL and is 0, previous_rename is 170
34285000: system.cpu.rename: toIEWIndex inst pc is (0x17cfc=>0x17d00).(0=>1)
34285000: system.cpu.rename: Activity this cycle.
34285000: system.cpu.rename: remove commited inst finish
34285000: system.cpu.iew: Issue: Processing [tid:0]
34285000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34285000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d00=>0x17d04).(0=>1) [sn:107752] [tid:0] to IQ.
34285000: system.cpu.iq: Adding instruction [sn:107752] PC (0x17d00=>0x17d04).(0=>1) to the IQ.
34285000: system.cpu.iq: iq checkpoint 0
34285000: system.cpu.iq: total_src_regs is 2
34285000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 88 that is being added to the dependency chain.
34285000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 247 that is being added to the dependency chain.
34285000: system.cpu.iq: iq checkpoint 1
34285000: system.cpu.iq: total dest regs is 1
34285000: system.cpu.iq: renamed vir reg is 229
34285000: system.cpu.iq: phys_reg is NULL
34285000: system.cpu.iq: iq checkpoint 2
34285000: system.cpu.iew: add to iq end
34285000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d04=>0x17d08).(0=>1) [sn:107753] [tid:0] to IQ.
34285000: system.cpu.iq: Adding instruction [sn:107753] PC (0x17d04=>0x17d08).(0=>1) to the IQ.
34285000: system.cpu.iq: iq checkpoint 0
34285000: system.cpu.iq: total_src_regs is 2
34285000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 229 that is being added to the dependency chain.
34285000: global: look up arch_reg is 11 , vir_reg is 235
34285000: global: lookup vir map for physical reg,vir_reg is 235 freelist freenum is 28
34285000: global: the phys_reg is 0x56f1804, map size is 256
34285000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has arch_reg 11 vir_src reg 235 phys_reg 171 that became ready before it reached the IQ.
34285000: global: idx is 1 , vir_renamed_src is 235, phys_renamed_src is 171
34285000: global: [sn:107753] has 1 ready out of 2 sources. RTI 0)
34285000: global: [sn:0] canIssue <extra arg>%
34285000: system.cpu.iq: iq checkpoint 1
34285000: system.cpu.iq: total dest regs is 1
34285000: system.cpu.iq: renamed vir reg is 244
34285000: system.cpu.iq: phys_reg is NULL
34285000: system.cpu.iq: iq checkpoint 2
34285000: system.cpu.iew: add to iq end
34285000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d08=>0x17d0c).(0=>1) [sn:107754] [tid:0] to IQ.
34285000: system.cpu.iq: Adding instruction [sn:107754] PC (0x17d08=>0x17d0c).(0=>1) to the IQ.
34285000: system.cpu.iq: iq checkpoint 0
34285000: system.cpu.iq: total_src_regs is 2
34285000: system.cpu.iq: Instruction PC (0x17d08=>0x17d0c).(0=>1) has src reg 244 that is being added to the dependency chain.
34285000: system.cpu.iq: iq checkpoint 1
34285000: system.cpu.iq: total dest regs is 0
34285000: system.cpu.iq: iq checkpoint 2
34285000: system.cpu.iew: add to iq end
34285000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d0c=>0x17d10).(0=>1) [sn:107755] [tid:0] to IQ.
34285000: system.cpu.iq: Adding instruction [sn:107755] PC (0x17d0c=>0x17d10).(0=>1) to the IQ.
34285000: system.cpu.iq: iq checkpoint 0
34285000: system.cpu.iq: total_src_regs is 1
34285000: system.cpu.iq: Instruction PC (0x17d0c=>0x17d10).(0=>1) has src reg 251 that is being added to the dependency chain.
34285000: system.cpu.iq: iq checkpoint 1
34285000: system.cpu.iq: total dest regs is 1
34285000: system.cpu.iq: renamed vir reg is 42
34285000: system.cpu.iq: phys_reg is NULL
34285000: system.cpu.iq: iq checkpoint 2
34285000: system.cpu.iew: add to iq end
34285000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d10=>0x17d14).(0=>1) [sn:107756] [tid:0] to IQ.
34285000: system.cpu.iq: Adding instruction [sn:107756] PC (0x17d10=>0x17d14).(0=>1) to the IQ.
34285000: system.cpu.iq: iq checkpoint 0
34285000: system.cpu.iq: total_src_regs is 1
34285000: system.cpu.iq: iq checkpoint 1
34285000: system.cpu.iq: total dest regs is 1
34285000: system.cpu.iq: renamed vir reg is 131
34285000: system.cpu.iq: phys_reg is NULL
34285000: system.cpu.iq: iq checkpoint 2
34285000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d10=>0x17d14).(0=>1) opclass:1 [sn:107756].
34285000: system.cpu.iq: addIfReady checkpoint 0
34285000: system.cpu.iew: add to iq end
34285000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d14=>0x17d18).(0=>1) [sn:107757] [tid:0] to IQ.
34285000: system.cpu.iq: Adding instruction [sn:107757] PC (0x17d14=>0x17d18).(0=>1) to the IQ.
34285000: system.cpu.iq: iq checkpoint 0
34285000: system.cpu.iq: total_src_regs is 2
34285000: system.cpu.iq: Instruction PC (0x17d14=>0x17d18).(0=>1) has src reg 42 that is being added to the dependency chain.
34285000: system.cpu.iq: iq checkpoint 1
34285000: system.cpu.iq: total dest regs is 0
34285000: system.cpu.iq: iq checkpoint 2
34285000: system.cpu.iew: add to iq end
34285000: system.cpu.iew: Execute: Executing instructions from IQ.
34285000: system.cpu.iew: Execute: Processing PC (0x17cec=>0x17cf0).(0=>1), [tid:0] [sn:107737].
34285000: system.cpu.iew: iew checkpoint 0
34285000: system.cpu.iew: iew checkpoint 1 before exe
34285000: global: RegFile: Access to int register 84, has data 0xa0a0a0a
34285000: global: RegFile: Access to int register 222, has data 0xa0a0a0a00000000
34285000: global: the arch_reg is 13 , the vir reg is 236
34285000: global: look up arch_reg is 13 , vir_reg is 236
34285000: global: lookup vir map for physical reg,vir_reg is 236 freelist freenum is 28
34285000: global: the phys_reg is 0, map size is 256
34285000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34285000: global: get dest phys reg is 60
34285000: global: regval is 723401728380766730
34285000: system.cpu: phys_reg is 60, val is 723401728380766730
34285000: global: RegFile: Setting int register 60 to 0xa0a0a0a0a0a0a0a
34285000: global: setScalarResult
34285000: global: get into ~InstResult
34285000: system.cpu.iew: iew checkpoint 2 after exe
34285000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34285000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34285000: system.cpu.iew: Sending instructions to commit, [sn:107737] PC (0x17cec=>0x17cf0).(0=>1).
34285000: system.cpu.iq: Waking dependents of completed instruction.
34285000: system.cpu.iq: Waking any dependents on vir_reg is 236(flat:236) and phys register 60 (IntRegClass).
34285000: system.cpu.iq: Waking up a dependent instruction, [sn:107749] PC (0x17cf4=>0x17cf8).(0=>1).
34285000: global: reWritePhysRegs rewrite vir_reg 236 to phys_reg 60
34285000: global: [sn:107749] has 1 ready out of 2 sources. RTI 0)
34285000: global: [sn:0] canIssue <extra arg>%
34285000: system.cpu.iq: Waking up a dependent instruction, [sn:107739] PC (0x17cf4=>0x17cf8).(0=>1).
34285000: global: reWritePhysRegs rewrite vir_reg 236 to phys_reg 60
34285000: global: [sn:107739] has 2 ready out of 2 sources. RTI 0)
34285000: global: [sn:1] canIssue <extra arg>%
34285000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf4=>0x17cf8).(0=>1) opclass:1 [sn:107739].
34285000: system.cpu.iq: addIfReady checkpoint 0
34285000: system.cpu.iew: writebackInsts checkpoint 1
34285000: system.cpu.iew: Setting virtual Destination Register 236
34285000: system.cpu.scoreboard: 1 setreg phys_reg is 236
34285000: system.cpu.scoreboard: Setting reg 236 as ready
34285000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34285000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf4=>0x17cf8).(0=>1) [sn:107739]
34285000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d10=>0x17d14).(0=>1) [sn:107756]
34285000: system.cpu.iew: Processing [tid:0]
34285000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34285000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34285000: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34285000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34285000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34285000: system.cpu.iew: IQ has 18 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
34285000: system.cpu.iew: Activity this cycle.
34285000: system.cpu.commit: Getting instructions from Rename stage.
34285000: system.cpu.commit: Trying to commit instructions in the ROB.
34285000: system.cpu.commit: [tid:0]: Marking PC (0x17ce8=>0x17cec).(0=>1), [sn:107736] ready within ROB.
34285000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34285000: system.cpu.commit: [tid:0]: ROB has 138 insts & 54 free entries.
34285000: system.cpu: FullO3CPU tick checkpoint 0
34285000: system.cpu: FullO3CPU tick checkpoint 0.1
34285000: system.cpu: FullO3CPU tick checkpoint 0.2
34285000: system.cpu: FullO3CPU tick checkpoint 0.3
34285000: system.cpu: FullO3CPU tick checkpoint 0.4
34285000: global: ~DefaultIEWDefaultCommit()
34285000: global: DefaultIEWDefaultCommit()
34285000: system.cpu: FullO3CPU tick checkpoint 0.5
34285000: system.cpu: Activity: 10
34285000: system.cpu: FullO3CPU tick checkpoint 1
34285000: system.cpu: FullO3CPU tick checkpoint 2
34285000: system.cpu: Scheduling next tick!
34285500: system.cpu: CPU already running.
34285500: global: the arch_reg is 15 , the vir reg is 82
34285500: global: look up arch_reg is 15 , vir_reg is 82
34285500: global: lookup vir map for physical reg,vir_reg is 82 freelist freenum is 27
34285500: global: the phys_reg is 0, map size is 256
34285500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34285500: global: get dest phys reg is 11
34285500: global: regval is 7070761831961159795
34285500: system.cpu: phys_reg is 11, val is 7070761831961159795
34285500: global: RegFile: Setting int register 11 to 0x6220646c756f6873
34285500: global: setScalarResult
34285500: global: get into ~InstResult
34285500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34285500: system.cpu.iew: Activity this cycle.
34285500: system.cpu: Activity: 11
34285500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34285500: system.cpu.fetch: Running stage.
34285500: system.cpu.fetch: There are no more threads available to fetch from.
34285500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34285500: system.cpu.decode: Processing [tid:0]
34285500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34285500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34285500: system.cpu.decode: [tid:0]: Processing instruction [sn:107762] with PC (0x17d00=>0x17d04).(0=>1)
34285500: system.cpu.decode: [tid:0]: Processing instruction [sn:107763] with PC (0x17d04=>0x17d08).(0=>1)
34285500: system.cpu.decode: [tid:0]: Processing instruction [sn:107764] with PC (0x17d08=>0x17d0c).(0=>1)
34285500: system.cpu.decode: [tid:0]: Processing instruction [sn:107765] with PC (0x17d0c=>0x17d10).(0=>1)
34285500: system.cpu.decode: [tid:0]: Processing instruction [sn:107766] with PC (0x17d10=>0x17d14).(0=>1)
34285500: system.cpu.decode: [tid:0]: Processing instruction [sn:107767] with PC (0x17d14=>0x17d18).(0=>1)
34285500: system.cpu.decode: Activity this cycle.
34285500: system.cpu.rename: Processing [tid:0]
34285500: system.cpu.rename: [tid:0]: Free IQ: 18, Free ROB: 54, Free LQ: 12, Free SQ: 13, FreeRM 31(131 224 255 31 0)
34285500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34285500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 1, loads dispatchedToLQ: 0
34285500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34285500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34285500: system.cpu.rename: remove commited inst finish
34285500: system.cpu.iew: Issue: Processing [tid:0]
34285500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34285500: system.cpu.iew: Execute: Executing instructions from IQ.
34285500: system.cpu.iew: Execute: Processing PC (0x17cf4=>0x17cf8).(0=>1), [tid:0] [sn:107739].
34285500: system.cpu.iew: iew checkpoint 0
34285500: system.cpu.iew: iew checkpoint 1 before exe
34285500: global: RegFile: Access to int register 60, has data 0xa0a0a0a0a0a0a0a
34285500: global: RegFile: Access to int register 184, has data 0x2020202020202020
34285500: global: the arch_reg is 15 , the vir reg is 43
34285500: global: look up arch_reg is 15 , vir_reg is 43
34285500: global: lookup vir map for physical reg,vir_reg is 43 freelist freenum is 26
34285500: global: the phys_reg is 0, map size is 256
34285500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34285500: global: get dest phys reg is 26
34285500: global: regval is 3038287259199220266
34285500: system.cpu: phys_reg is 26, val is 3038287259199220266
34285500: global: RegFile: Setting int register 26 to 0x2a2a2a2a2a2a2a2a
34285500: global: setScalarResult
34285500: global: get into ~InstResult
34285500: system.cpu.iew: iew checkpoint 2 after exe
34285500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34285500: system.cpu.iew: Execute: Executing instructions from IQ.
34285500: system.cpu.iew: Execute: Processing PC (0x17d10=>0x17d14).(0=>1), [tid:0] [sn:107756].
34285500: system.cpu.iew: iew checkpoint 0
34285500: system.cpu.iew: iew checkpoint 1 before exe
34285500: global: RegFile: Access to int register 83, has data 0x1ba98
34285500: global: the arch_reg is 10 , the vir reg is 131
34285500: global: look up arch_reg is 10 , vir_reg is 131
34285500: global: lookup vir map for physical reg,vir_reg is 131 freelist freenum is 25
34285500: global: the phys_reg is 0, map size is 256
34285500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34285500: global: get dest phys reg is 207
34285500: global: regval is 113312
34285500: system.cpu: phys_reg is 207, val is 113312
34285500: global: RegFile: Setting int register 207 to 0x1baa0
34285500: global: setScalarResult
34285500: global: get into ~InstResult
34285500: system.cpu.iew: iew checkpoint 2 after exe
34285500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34285500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34285500: system.cpu.iew: Sending instructions to commit, [sn:107748] PC (0x17cf0=>0x17cf4).(0=>1).
34285500: system.cpu.iq: Waking dependents of completed instruction.
34285500: system.cpu.iq: Completing mem instruction PC: (0x17cf0=>0x17cf4).(0=>1) [sn:107748]
34285500: system.cpu.memDep0: Completed mem instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107748].
34285500: system.cpu.iq: Waking any dependents on vir_reg is 82(flat:82) and phys register 11 (IntRegClass).
34285500: system.cpu.iq: Waking up a dependent instruction, [sn:107749] PC (0x17cf4=>0x17cf8).(0=>1).
34285500: global: reWritePhysRegs rewrite vir_reg 82 to phys_reg 11
34285500: global: [sn:107749] has 2 ready out of 2 sources. RTI 0)
34285500: global: [sn:1] canIssue <extra arg>%
34285500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf4=>0x17cf8).(0=>1) opclass:1 [sn:107749].
34285500: system.cpu.iq: addIfReady checkpoint 0
34285500: system.cpu.iew: writebackInsts checkpoint 1
34285500: system.cpu.iew: Setting virtual Destination Register 82
34285500: system.cpu.scoreboard: 1 setreg phys_reg is 82
34285500: system.cpu.scoreboard: Setting reg 82 as ready
34285500: system.cpu.iew: Sending instructions to commit, [sn:107739] PC (0x17cf4=>0x17cf8).(0=>1).
34285500: system.cpu.iq: Waking dependents of completed instruction.
34285500: system.cpu.iq: Waking any dependents on vir_reg is 43(flat:43) and phys register 26 (IntRegClass).
34285500: system.cpu.iq: Waking up a dependent instruction, [sn:107741] PC (0x17cfc=>0x17d00).(0=>1).
34285500: global: reWritePhysRegs rewrite vir_reg 43 to phys_reg 26
34285500: global: [sn:107741] has 1 ready out of 1 sources. RTI 0)
34285500: global: [sn:1] canIssue <extra arg>%
34285500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cfc=>0x17d00).(0=>1) opclass:1 [sn:107741].
34285500: system.cpu.iq: addIfReady checkpoint 0
34285500: system.cpu.iq: Waking up a dependent instruction, [sn:107740] PC (0x17cf8=>0x17cfc).(0=>1).
34285500: global: reWritePhysRegs rewrite vir_reg 43 to phys_reg 26
34285500: global: [sn:107740] has 2 ready out of 2 sources. RTI 0)
34285500: global: [sn:1] canIssue <extra arg>%
34285500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf8=>0x17cfc).(0=>1) opclass:1 [sn:107740].
34285500: system.cpu.iq: addIfReady checkpoint 0
34285500: system.cpu.iew: writebackInsts checkpoint 1
34285500: system.cpu.iew: Setting virtual Destination Register 43
34285500: system.cpu.scoreboard: 1 setreg phys_reg is 43
34285500: system.cpu.scoreboard: Setting reg 43 as ready
34285500: system.cpu.iew: Sending instructions to commit, [sn:107756] PC (0x17d10=>0x17d14).(0=>1).
34285500: system.cpu.iq: Waking dependents of completed instruction.
34285500: system.cpu.iq: Waking any dependents on vir_reg is 131(flat:131) and phys register 207 (IntRegClass).
34285500: system.cpu.iew: writebackInsts checkpoint 1
34285500: system.cpu.iew: Setting virtual Destination Register 131
34285500: system.cpu.scoreboard: 1 setreg phys_reg is 131
34285500: system.cpu.scoreboard: Setting reg 131 as ready
34285500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34285500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf8=>0x17cfc).(0=>1) [sn:107740]
34285500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cfc=>0x17d00).(0=>1) [sn:107741]
34285500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf4=>0x17cf8).(0=>1) [sn:107749]
34285500: system.cpu.iew: Processing [tid:0]
34285500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34285500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34285500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34285500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34285500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 21
34285500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 12 free entries. SQ has 13 free entries.
34285500: system.cpu.iew: Activity this cycle.
34285500: system.cpu.commit: Getting instructions from Rename stage.
34285500: system.cpu.commit: Inserting PC (0x17cf0=>0x17cf4).(0=>1) [sn:107758] [tid:0] into ROB.
34285500: system.cpu.rob: Adding inst PC (0x17cf0=>0x17cf4).(0=>1) to the ROB.
34285500: system.cpu.rob: [tid:0] Now has 139 instructions.
34285500: system.cpu.commit: Inserting PC (0x17cf4=>0x17cf8).(0=>1) [sn:107759] [tid:0] into ROB.
34285500: system.cpu.rob: Adding inst PC (0x17cf4=>0x17cf8).(0=>1) to the ROB.
34285500: system.cpu.rob: [tid:0] Now has 140 instructions.
34285500: system.cpu.commit: Inserting PC (0x17cf8=>0x17cfc).(0=>1) [sn:107760] [tid:0] into ROB.
34285500: system.cpu.rob: Adding inst PC (0x17cf8=>0x17cfc).(0=>1) to the ROB.
34285500: system.cpu.rob: [tid:0] Now has 141 instructions.
34285500: system.cpu.commit: Inserting PC (0x17cfc=>0x17d00).(0=>1) [sn:107761] [tid:0] into ROB.
34285500: system.cpu.rob: Adding inst PC (0x17cfc=>0x17d00).(0=>1) to the ROB.
34285500: system.cpu.rob: [tid:0] Now has 142 instructions.
34285500: system.cpu.commit: Trying to commit instructions in the ROB.
34285500: system.cpu.commit: [tid:0]: Marking PC (0x17cec=>0x17cf0).(0=>1), [sn:107737] ready within ROB.
34285500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34285500: system.cpu.commit: [tid:0]: ROB has 142 insts & 50 free entries.
34285500: system.cpu.commit: Activity This Cycle.
34285500: system.cpu: FullO3CPU tick checkpoint 0
34285500: system.cpu: FullO3CPU tick checkpoint 0.1
34285500: system.cpu: FullO3CPU tick checkpoint 0.2
34285500: system.cpu: FullO3CPU tick checkpoint 0.3
34285500: system.cpu: FullO3CPU tick checkpoint 0.4
34285500: global: ~DefaultIEWDefaultCommit()
34285500: global: DefaultIEWDefaultCommit()
34285500: system.cpu: FullO3CPU tick checkpoint 0.5
34285500: system.cpu: Activity: 10
34285500: system.cpu: FullO3CPU tick checkpoint 1
34285500: system.cpu: FullO3CPU tick checkpoint 2
34285500: system.cpu: Scheduling next tick!
34286000: system.cpu.icache_port: Fetch unit received timing
34286000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34286000: system.cpu: CPU already running.
34286000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34286000: system.cpu.fetch: Activating stage.
34286000: system.cpu: Activity: 11
34286000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34286000: system.cpu.fetch: Running stage.
34286000: system.cpu.fetch: Attempting to fetch from [tid:0]
34286000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34286000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34286000: global: Requesting bytes 0x00053783 from address 0x17cf0
34286000: global: Decoding instruction 0x00053783 at address 0x17cf0
34286000: global: DynInst: [sn:107768] Instruction created. Instcount for system.cpu = 149
34286000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf0 (0) created [sn:107768].
34286000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(a0)
34286000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34286000: global: Requesting bytes 0x00f6c7b3 from address 0x17cf4
34286000: global: Decoding instruction 0x00f6c7b3 at address 0x17cf4
34286000: global: DynInst: [sn:107769] Instruction created. Instcount for system.cpu = 150
34286000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf4 (0) created [sn:107769].
34286000: system.cpu.fetch: [tid:0]: Instruction is: xor a5, a3, a5
34286000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34286000: global: Requesting bytes 0x00678733 from address 0x17cf8
34286000: global: Decoding instruction 0x00678733 at address 0x17cf8
34286000: global: DynInst: [sn:107770] Instruction created. Instcount for system.cpu = 151
34286000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf8 (0) created [sn:107770].
34286000: system.cpu.fetch: [tid:0]: Instruction is: add a4, a5, t1
34286000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34286000: global: Requesting bytes 0xfff7c793 from address 0x17cfc
34286000: global: Decoding instruction 0xfff7c793 at address 0x17cfc
34286000: global: DynInst: [sn:107771] Instruction created. Instcount for system.cpu = 152
34286000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cfc (0) created [sn:107771].
34286000: system.cpu.fetch: [tid:0]: Instruction is: xori a5, a5, 18446744073709551615
34286000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34286000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d00=>0x17d04).(0=>1).
34286000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d00
34286000: system.cpu: CPU already running.
34286000: system.cpu.fetch: Fetch: Doing instruction read.
34286000: system.cpu.fetch: [tid:0]: Doing Icache access.
34286000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34286000: system.cpu.fetch: Deactivating stage.
34286000: system.cpu: Activity: 10
34286000: system.cpu.fetch: [tid:0][sn:107768]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34286000: system.cpu.fetch: [tid:0][sn:107769]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34286000: system.cpu.fetch: [tid:0][sn:107770]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34286000: system.cpu.fetch: [tid:0][sn:107771]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34286000: system.cpu.fetch: Activity this cycle.
34286000: system.cpu: Activity: 11
34286000: system.cpu.decode: Processing [tid:0]
34286000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34286000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34286000: system.cpu.rename: Processing [tid:0]
34286000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 50, Free LQ: 12, Free SQ: 13, FreeRM 31(131 224 255 31 0)
34286000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34286000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 12, loadsInProgress: 1, loads dispatchedToLQ: 0
34286000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34286000: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34286000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34286000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34286000: system.cpu.rename: [tid:0]: Processing instruction [sn:107762] with PC (0x17d00=>0x17d04).(0=>1).
34286000: system.cpu.rename: start rename src regs------------------------------------------------
34286000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 45
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 45
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 45
34286000: system.cpu.rename: [tid:0]:virtual Register 45 (phys: 45) is not allocated.
34286000: global: idx is 0, vir_src is 45, physical reg is not allocated yet
34286000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 2
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 2
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 2
34286000: system.cpu.rename: [tid:0]:virtual Register 2 (phys: 2) is not allocated.
34286000: global: idx is 1, vir_src is 2, physical reg is not allocated yet
34286000: system.cpu.rename: start rename dst regs------------------------------------------------
34286000: system.cpu.rename: renameDestRegs checkpoint 0
34286000: global: get into unified rename func
34286000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34286000: global: Renamed reg IntRegClass{15} to vir reg 31 (31) old mapping was 2 (2)
34286000: system.cpu.rename: Dest Rename result[0] is 31
34286000: system.cpu.scoreboard: get into unset reg func reg id is 31
34286000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 31 phys_reg is NULL 0.
34286000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=95), [sn:107762]. PC (0x17d00=>0x17d04).(0=>1)
34286000: global: idx is 0, renamd_virdest is 31, renamed_dest should be NULL and is 0, previous_rename is 2
34286000: system.cpu.rename: toIEWIndex inst pc is (0x17d00=>0x17d04).(0=>1)
34286000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34286000: system.cpu.rename: [tid:0]: Processing instruction [sn:107763] with PC (0x17d04=>0x17d08).(0=>1).
34286000: system.cpu.rename: start rename src regs------------------------------------------------
34286000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 31
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 31
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 31
34286000: system.cpu.rename: [tid:0]:virtual Register 31 (phys: 31) is not allocated.
34286000: global: idx is 0, vir_src is 31, physical reg is not allocated yet
34286000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 235
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 235
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 235
34286000: global: look up arch_reg is 11 , vir_reg is 235
34286000: global: lookup vir map for physical reg,vir_reg is 235 freelist freenum is 24
34286000: global: the phys_reg is 0x56f1804, map size is 256
34286000: system.cpu.rename: [tid:0]: virtual Register 235 (flat: 235) is allocated.
34286000: global: [sn:107763] has 1 ready out of 2 sources. RTI 0)
34286000: global: [sn:0] canIssue <extra arg>%
34286000: global: idx is 1 , vir_renamed_src is 235, phys_renamed_src is 171
34286000: system.cpu.rename: start rename dst regs------------------------------------------------
34286000: system.cpu.rename: renameDestRegs checkpoint 0
34286000: global: get into unified rename func
34286000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34286000: global: Renamed reg IntRegClass{15} to vir reg 207 (207) old mapping was 31 (31)
34286000: system.cpu.rename: Dest Rename result[0] is 207
34286000: system.cpu.scoreboard: get into unset reg func reg id is 207
34286000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 207 phys_reg is NULL 0.
34286000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=96), [sn:107763]. PC (0x17d04=>0x17d08).(0=>1)
34286000: global: idx is 0, renamd_virdest is 207, renamed_dest should be NULL and is 0, previous_rename is 31
34286000: system.cpu.rename: toIEWIndex inst pc is (0x17d04=>0x17d08).(0=>1)
34286000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34286000: system.cpu.rename: [tid:0]: Processing instruction [sn:107764] with PC (0x17d08=>0x17d0c).(0=>1).
34286000: system.cpu.rename: start rename src regs------------------------------------------------
34286000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 207
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 207
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 207
34286000: system.cpu.rename: [tid:0]:virtual Register 207 (phys: 207) is not allocated.
34286000: global: idx is 0, vir_src is 207, physical reg is not allocated yet
34286000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 0
34286000: global: look up arch_reg is 0 , vir_reg is 0
34286000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 24
34286000: global: the phys_reg is 0x56f1000, map size is 256
34286000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34286000: global: [sn:107764] has 1 ready out of 2 sources. RTI 0)
34286000: global: [sn:0] canIssue <extra arg>%
34286000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34286000: system.cpu.rename: start rename dst regs------------------------------------------------
34286000: system.cpu.rename: toIEWIndex inst pc is (0x17d08=>0x17d0c).(0=>1)
34286000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34286000: system.cpu.rename: [tid:0]: Processing instruction [sn:107765] with PC (0x17d0c=>0x17d10).(0=>1).
34286000: system.cpu.rename: start rename src regs------------------------------------------------
34286000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 42
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 42
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 42
34286000: system.cpu.rename: [tid:0]:virtual Register 42 (phys: 42) is not allocated.
34286000: global: idx is 0, vir_src is 42, physical reg is not allocated yet
34286000: system.cpu.rename: start rename dst regs------------------------------------------------
34286000: system.cpu.rename: renameDestRegs checkpoint 0
34286000: global: get into unified rename func
34286000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34286000: global: Renamed reg IntRegClass{16} to vir reg 115 (115) old mapping was 42 (42)
34286000: system.cpu.rename: Dest Rename result[0] is 115
34286000: system.cpu.scoreboard: get into unset reg func reg id is 115
34286000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 115 phys_reg is NULL 0.
34286000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=97), [sn:107765]. PC (0x17d0c=>0x17d10).(0=>1)
34286000: global: idx is 0, renamd_virdest is 115, renamed_dest should be NULL and is 0, previous_rename is 42
34286000: system.cpu.rename: toIEWIndex inst pc is (0x17d0c=>0x17d10).(0=>1)
34286000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34286000: system.cpu.rename: [tid:0]: Processing instruction [sn:107766] with PC (0x17d10=>0x17d14).(0=>1).
34286000: system.cpu.rename: start rename src regs------------------------------------------------
34286000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 131
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 131
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 131
34286000: global: look up arch_reg is 10 , vir_reg is 131
34286000: global: lookup vir map for physical reg,vir_reg is 131 freelist freenum is 24
34286000: global: the phys_reg is 0x56f19b4, map size is 256
34286000: system.cpu.rename: [tid:0]: virtual Register 131 (flat: 131) is allocated.
34286000: global: [sn:107766] has 1 ready out of 1 sources. RTI 0)
34286000: global: [sn:1] canIssue <extra arg>%
34286000: global: idx is 0 , vir_renamed_src is 131, phys_renamed_src is 207
34286000: system.cpu.rename: start rename dst regs------------------------------------------------
34286000: system.cpu.rename: renameDestRegs checkpoint 0
34286000: global: get into unified rename func
34286000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34286000: global: Renamed reg IntRegClass{10} to vir reg 237 (237) old mapping was 131 (131)
34286000: system.cpu.rename: Dest Rename result[0] is 237
34286000: system.cpu.scoreboard: get into unset reg func reg id is 237
34286000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 237 phys_reg is NULL 0.
34286000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=98), [sn:107766]. PC (0x17d10=>0x17d14).(0=>1)
34286000: global: idx is 0, renamd_virdest is 237, renamed_dest should be NULL and is 0, previous_rename is 131
34286000: system.cpu.rename: toIEWIndex inst pc is (0x17d10=>0x17d14).(0=>1)
34286000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34286000: system.cpu.rename: [tid:0]: Processing instruction [sn:107767] with PC (0x17d14=>0x17d18).(0=>1).
34286000: system.cpu.rename: start rename src regs------------------------------------------------
34286000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 226
34286000: global: look up arch_reg is 12 , vir_reg is 226
34286000: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 24
34286000: global: the phys_reg is 0x56f1b1c, map size is 256
34286000: system.cpu.rename: [tid:0]: virtual Register 226 (flat: 226) is allocated.
34286000: global: [sn:107767] has 1 ready out of 2 sources. RTI 0)
34286000: global: [sn:0] canIssue <extra arg>%
34286000: global: idx is 0 , vir_renamed_src is 226, phys_renamed_src is 237
34286000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 115
34286000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 115
34286000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34286000: system.cpu.scoreboard: getreg phys_reg is 115
34286000: system.cpu.rename: [tid:0]:virtual Register 115 (phys: 115) is not allocated.
34286000: global: idx is 1, vir_src is 115, physical reg is not allocated yet
34286000: system.cpu.rename: start rename dst regs------------------------------------------------
34286000: system.cpu.rename: toIEWIndex inst pc is (0x17d14=>0x17d18).(0=>1)
34286000: system.cpu.rename: Activity this cycle.
34286000: system.cpu.rename: remove commited inst finish
34286000: system.cpu.iew: Issue: Processing [tid:0]
34286000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34286000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf0=>0x17cf4).(0=>1) [sn:107758] [tid:0] to IQ.
34286000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34286000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cf0=>0x17cf4).(0=>1), idx:30 [sn:107758]
34286000: system.cpu.iq: Adding instruction [sn:107758] PC (0x17cf0=>0x17cf4).(0=>1) to the IQ.
34286000: system.cpu.iq: iq checkpoint 0
34286000: system.cpu.iq: total_src_regs is 1
34286000: global: look up arch_reg is 10 , vir_reg is 131
34286000: global: lookup vir map for physical reg,vir_reg is 131 freelist freenum is 24
34286000: global: the phys_reg is 0x56f19b4, map size is 256
34286000: system.cpu.iq: Instruction PC (0x17cf0=>0x17cf4).(0=>1) has arch_reg 10 vir_src reg 131 phys_reg 207 that became ready before it reached the IQ.
34286000: global: idx is 0 , vir_renamed_src is 131, phys_renamed_src is 207
34286000: global: [sn:107758] has 1 ready out of 1 sources. RTI 0)
34286000: global: [sn:1] canIssue <extra arg>%
34286000: system.cpu.iq: iq checkpoint 1
34286000: system.cpu.iq: total dest regs is 1
34286000: system.cpu.iq: renamed vir reg is 90
34286000: system.cpu.iq: phys_reg is NULL
34286000: system.cpu.iq: iq checkpoint 2
34286000: global: Inst 0x17cf0 with index 828 had no SSID
34286000: system.cpu.memDep0: No dependency for inst PC (0x17cf0=>0x17cf4).(0=>1) [sn:107758].
34286000: system.cpu.memDep0: Adding instruction [sn:107758] to the ready list.
34286000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cf0=>0x17cf4).(0=>1) opclass:47 [sn:107758].
34286000: system.cpu.iew: add to iq end
34286000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf4=>0x17cf8).(0=>1) [sn:107759] [tid:0] to IQ.
34286000: system.cpu.iq: Adding instruction [sn:107759] PC (0x17cf4=>0x17cf8).(0=>1) to the IQ.
34286000: system.cpu.iq: iq checkpoint 0
34286000: system.cpu.iq: total_src_regs is 2
34286000: global: look up arch_reg is 13 , vir_reg is 236
34286000: global: lookup vir map for physical reg,vir_reg is 236 freelist freenum is 24
34286000: global: the phys_reg is 0x56f12d0, map size is 256
34286000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has arch_reg 13 vir_src reg 236 phys_reg 60 that became ready before it reached the IQ.
34286000: global: idx is 0 , vir_renamed_src is 236, phys_renamed_src is 60
34286000: global: [sn:107759] has 1 ready out of 2 sources. RTI 0)
34286000: global: [sn:0] canIssue <extra arg>%
34286000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 90 that is being added to the dependency chain.
34286000: system.cpu.iq: iq checkpoint 1
34286000: system.cpu.iq: total dest regs is 1
34286000: system.cpu.iq: renamed vir reg is 170
34286000: system.cpu.iq: phys_reg is NULL
34286000: system.cpu.iq: iq checkpoint 2
34286000: system.cpu.iew: add to iq end
34286000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf8=>0x17cfc).(0=>1) [sn:107760] [tid:0] to IQ.
34286000: system.cpu.iq: Adding instruction [sn:107760] PC (0x17cf8=>0x17cfc).(0=>1) to the IQ.
34286000: system.cpu.iq: iq checkpoint 0
34286000: system.cpu.iq: total_src_regs is 2
34286000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 170 that is being added to the dependency chain.
34286000: system.cpu.iq: iq checkpoint 1
34286000: system.cpu.iq: total dest regs is 1
34286000: system.cpu.iq: renamed vir reg is 45
34286000: system.cpu.iq: phys_reg is NULL
34286000: system.cpu.iq: iq checkpoint 2
34286000: system.cpu.iew: add to iq end
34286000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cfc=>0x17d00).(0=>1) [sn:107761] [tid:0] to IQ.
34286000: system.cpu.iq: Adding instruction [sn:107761] PC (0x17cfc=>0x17d00).(0=>1) to the IQ.
34286000: system.cpu.iq: iq checkpoint 0
34286000: system.cpu.iq: total_src_regs is 1
34286000: system.cpu.iq: Instruction PC (0x17cfc=>0x17d00).(0=>1) has src reg 170 that is being added to the dependency chain.
34286000: system.cpu.iq: iq checkpoint 1
34286000: system.cpu.iq: total dest regs is 1
34286000: system.cpu.iq: renamed vir reg is 2
34286000: system.cpu.iq: phys_reg is NULL
34286000: system.cpu.iq: iq checkpoint 2
34286000: system.cpu.iew: add to iq end
34286000: system.cpu.iew: Execute: Executing instructions from IQ.
34286000: system.cpu.iew: Execute: Processing PC (0x17cf8=>0x17cfc).(0=>1), [tid:0] [sn:107740].
34286000: system.cpu.iew: iew checkpoint 0
34286000: system.cpu.iew: iew checkpoint 1 before exe
34286000: global: RegFile: Access to int register 26, has data 0x2a2a2a2a2a2a2a2a
34286000: global: RegFile: Access to int register 22, has data 0xfefefefefefefeff
34286000: global: the arch_reg is 14 , the vir reg is 91
34286000: global: look up arch_reg is 14 , vir_reg is 91
34286000: global: lookup vir map for physical reg,vir_reg is 91 freelist freenum is 24
34286000: global: the phys_reg is 0, map size is 256
34286000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34286000: global: get dest phys reg is 54
34286000: global: regval is 2965947086361143593
34286000: system.cpu: phys_reg is 54, val is 2965947086361143593
34286000: global: RegFile: Setting int register 54 to 0x2929292929292929
34286000: global: setScalarResult
34286000: global: get into ~InstResult
34286000: system.cpu.iew: iew checkpoint 2 after exe
34286000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34286000: system.cpu.iew: Execute: Executing instructions from IQ.
34286000: system.cpu.iew: Execute: Processing PC (0x17cfc=>0x17d00).(0=>1), [tid:0] [sn:107741].
34286000: system.cpu.iew: iew checkpoint 0
34286000: system.cpu.iew: iew checkpoint 1 before exe
34286000: global: RegFile: Access to int register 26, has data 0x2a2a2a2a2a2a2a2a
34286000: global: the arch_reg is 15 , the vir reg is 14
34286000: global: look up arch_reg is 15 , vir_reg is 14
34286000: global: lookup vir map for physical reg,vir_reg is 14 freelist freenum is 23
34286000: global: the phys_reg is 0, map size is 256
34286000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34286000: global: get dest phys reg is 213
34286000: global: regval is 15408456814510331349
34286000: system.cpu: phys_reg is 213, val is 15408456814510331349
34286000: global: RegFile: Setting int register 213 to 0xd5d5d5d5d5d5d5d5
34286000: global: setScalarResult
34286000: global: get into ~InstResult
34286000: system.cpu.iew: iew checkpoint 2 after exe
34286000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34286000: system.cpu.iew: Execute: Executing instructions from IQ.
34286000: system.cpu.iew: Execute: Processing PC (0x17cf4=>0x17cf8).(0=>1), [tid:0] [sn:107749].
34286000: system.cpu.iew: iew checkpoint 0
34286000: system.cpu.iew: iew checkpoint 1 before exe
34286000: global: RegFile: Access to int register 60, has data 0xa0a0a0a0a0a0a0a
34286000: global: RegFile: Access to int register 11, has data 0x6220646c756f6873
34286000: global: the arch_reg is 15 , the vir reg is 153
34286000: global: look up arch_reg is 15 , vir_reg is 153
34286000: global: lookup vir map for physical reg,vir_reg is 153 freelist freenum is 22
34286000: global: the phys_reg is 0, map size is 256
34286000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34286000: global: get dest phys reg is 194
34286000: global: regval is 7505933115469423225
34286000: system.cpu: phys_reg is 194, val is 7505933115469423225
34286000: global: RegFile: Setting int register 194 to 0x682a6e667f656279
34286000: global: setScalarResult
34286000: global: get into ~InstResult
34286000: system.cpu.iew: iew checkpoint 2 after exe
34286000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34286000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34286000: system.cpu.iew: Sending instructions to commit, [sn:107740] PC (0x17cf8=>0x17cfc).(0=>1).
34286000: system.cpu.iq: Waking dependents of completed instruction.
34286000: system.cpu.iq: Waking any dependents on vir_reg is 91(flat:91) and phys register 54 (IntRegClass).
34286000: system.cpu.iq: Waking up a dependent instruction, [sn:107742] PC (0x17d00=>0x17d04).(0=>1).
34286000: global: reWritePhysRegs rewrite vir_reg 91 to phys_reg 54
34286000: global: [sn:107742] has 1 ready out of 2 sources. RTI 0)
34286000: global: [sn:0] canIssue <extra arg>%
34286000: system.cpu.iew: writebackInsts checkpoint 1
34286000: system.cpu.iew: Setting virtual Destination Register 91
34286000: system.cpu.scoreboard: 1 setreg phys_reg is 91
34286000: system.cpu.scoreboard: Setting reg 91 as ready
34286000: system.cpu.iew: Sending instructions to commit, [sn:107741] PC (0x17cfc=>0x17d00).(0=>1).
34286000: system.cpu.iq: Waking dependents of completed instruction.
34286000: system.cpu.iq: Waking any dependents on vir_reg is 14(flat:14) and phys register 213 (IntRegClass).
34286000: system.cpu.iq: Waking up a dependent instruction, [sn:107742] PC (0x17d00=>0x17d04).(0=>1).
34286000: global: reWritePhysRegs rewrite vir_reg 14 to phys_reg 213
34286000: global: [sn:107742] has 2 ready out of 2 sources. RTI 0)
34286000: global: [sn:1] canIssue <extra arg>%
34286000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d00=>0x17d04).(0=>1) opclass:1 [sn:107742].
34286000: system.cpu.iq: addIfReady checkpoint 0
34286000: system.cpu.iew: writebackInsts checkpoint 1
34286000: system.cpu.iew: Setting virtual Destination Register 14
34286000: system.cpu.scoreboard: 1 setreg phys_reg is 14
34286000: system.cpu.scoreboard: Setting reg 14 as ready
34286000: system.cpu.iew: Sending instructions to commit, [sn:107749] PC (0x17cf4=>0x17cf8).(0=>1).
34286000: system.cpu.iq: Waking dependents of completed instruction.
34286000: system.cpu.iq: Waking any dependents on vir_reg is 153(flat:153) and phys register 194 (IntRegClass).
34286000: system.cpu.iq: Waking up a dependent instruction, [sn:107751] PC (0x17cfc=>0x17d00).(0=>1).
34286000: global: reWritePhysRegs rewrite vir_reg 153 to phys_reg 194
34286000: global: [sn:107751] has 1 ready out of 1 sources. RTI 0)
34286000: global: [sn:1] canIssue <extra arg>%
34286000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cfc=>0x17d00).(0=>1) opclass:1 [sn:107751].
34286000: system.cpu.iq: addIfReady checkpoint 0
34286000: system.cpu.iq: Waking up a dependent instruction, [sn:107750] PC (0x17cf8=>0x17cfc).(0=>1).
34286000: global: reWritePhysRegs rewrite vir_reg 153 to phys_reg 194
34286000: global: [sn:107750] has 2 ready out of 2 sources. RTI 0)
34286000: global: [sn:1] canIssue <extra arg>%
34286000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf8=>0x17cfc).(0=>1) opclass:1 [sn:107750].
34286000: system.cpu.iq: addIfReady checkpoint 0
34286000: system.cpu.iew: writebackInsts checkpoint 1
34286000: system.cpu.iew: Setting virtual Destination Register 153
34286000: system.cpu.scoreboard: 1 setreg phys_reg is 153
34286000: system.cpu.scoreboard: Setting reg 153 as ready
34286000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34286000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d00=>0x17d04).(0=>1) [sn:107742]
34286000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf8=>0x17cfc).(0=>1) [sn:107750]
34286000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cfc=>0x17d00).(0=>1) [sn:107751]
34286000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107758]
34286000: system.cpu.memDep0: Issuing instruction PC 0x17cf0 [sn:107758].
34286000: system.cpu.iew: Processing [tid:0]
34286000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34286000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34286000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34286000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34286000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34286000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 13 free entries.
34286000: system.cpu.iew: Activity this cycle.
34286000: system.cpu.commit: Getting instructions from Rename stage.
34286000: system.cpu.commit: Trying to commit instructions in the ROB.
34286000: system.cpu.commit: [tid:0]: Marking PC (0x17cf0=>0x17cf4).(0=>1), [sn:107748] ready within ROB.
34286000: system.cpu.commit: [tid:0]: Marking PC (0x17cf4=>0x17cf8).(0=>1), [sn:107739] ready within ROB.
34286000: system.cpu.commit: [tid:0]: Marking PC (0x17d10=>0x17d14).(0=>1), [sn:107756] ready within ROB.
34286000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34286000: system.cpu.commit: [tid:0]: ROB has 142 insts & 50 free entries.
34286000: system.cpu: FullO3CPU tick checkpoint 0
34286000: system.cpu: FullO3CPU tick checkpoint 0.1
34286000: system.cpu: FullO3CPU tick checkpoint 0.2
34286000: system.cpu: FullO3CPU tick checkpoint 0.3
34286000: system.cpu: FullO3CPU tick checkpoint 0.4
34286000: global: ~DefaultIEWDefaultCommit()
34286000: global: DefaultIEWDefaultCommit()
34286000: system.cpu: FullO3CPU tick checkpoint 0.5
34286000: system.cpu: Activity: 10
34286000: system.cpu: FullO3CPU tick checkpoint 1
34286000: system.cpu: FullO3CPU tick checkpoint 2
34286000: system.cpu: Scheduling next tick!
34286500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34286500: system.cpu.fetch: Running stage.
34286500: system.cpu.fetch: There are no more threads available to fetch from.
34286500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34286500: system.cpu.decode: Processing [tid:0]
34286500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34286500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34286500: system.cpu.decode: [tid:0]: Processing instruction [sn:107768] with PC (0x17cf0=>0x17cf4).(0=>1)
34286500: system.cpu.decode: [tid:0]: Processing instruction [sn:107769] with PC (0x17cf4=>0x17cf8).(0=>1)
34286500: system.cpu.decode: [tid:0]: Processing instruction [sn:107770] with PC (0x17cf8=>0x17cfc).(0=>1)
34286500: system.cpu.decode: [tid:0]: Processing instruction [sn:107771] with PC (0x17cfc=>0x17d00).(0=>1)
34286500: system.cpu.decode: Activity this cycle.
34286500: system.cpu: Activity: 11
34286500: system.cpu.rename: Processing [tid:0]
34286500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 50, Free LQ: 11, Free SQ: 13, FreeRM 31(127 224 255 31 0)
34286500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34286500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 1, loads dispatchedToLQ: 1
34286500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34286500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34286500: system.cpu.rename: remove commited inst finish
34286500: system.cpu.iew: Issue: Processing [tid:0]
34286500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34286500: system.cpu.iew: Execute: Executing instructions from IQ.
34286500: system.cpu.iew: Execute: Processing PC (0x17d00=>0x17d04).(0=>1), [tid:0] [sn:107742].
34286500: system.cpu.iew: iew checkpoint 0
34286500: system.cpu.iew: iew checkpoint 1 before exe
34286500: global: RegFile: Access to int register 54, has data 0x2929292929292929
34286500: global: RegFile: Access to int register 213, has data 0xd5d5d5d5d5d5d5d5
34286500: global: the arch_reg is 15 , the vir reg is 205
34286500: global: look up arch_reg is 15 , vir_reg is 205
34286500: global: lookup vir map for physical reg,vir_reg is 205 freelist freenum is 21
34286500: global: the phys_reg is 0, map size is 256
34286500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34286500: global: get dest phys reg is 235
34286500: global: regval is 72340172838076673
34286500: system.cpu: phys_reg is 235, val is 72340172838076673
34286500: global: RegFile: Setting int register 235 to 0x101010101010101
34286500: global: setScalarResult
34286500: global: get into ~InstResult
34286500: system.cpu.iew: iew checkpoint 2 after exe
34286500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34286500: system.cpu.iew: Execute: Executing instructions from IQ.
34286500: system.cpu.iew: Execute: Processing PC (0x17cf8=>0x17cfc).(0=>1), [tid:0] [sn:107750].
34286500: system.cpu.iew: iew checkpoint 0
34286500: system.cpu.iew: iew checkpoint 1 before exe
34286500: global: RegFile: Access to int register 194, has data 0x682a6e667f656279
34286500: global: RegFile: Access to int register 22, has data 0xfefefefefefefeff
34286500: global: the arch_reg is 14 , the vir reg is 88
34286500: global: look up arch_reg is 14 , vir_reg is 88
34286500: global: lookup vir map for physical reg,vir_reg is 88 freelist freenum is 20
34286500: global: the phys_reg is 0, map size is 256
34286500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34286500: global: get dest phys reg is 106
34286500: global: regval is 7433592942631346552
34286500: system.cpu: phys_reg is 106, val is 7433592942631346552
34286500: global: RegFile: Setting int register 106 to 0x67296d657e646178
34286500: global: setScalarResult
34286500: global: get into ~InstResult
34286500: system.cpu.iew: iew checkpoint 2 after exe
34286500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34286500: system.cpu.iew: Execute: Executing instructions from IQ.
34286500: system.cpu.iew: Execute: Processing PC (0x17cfc=>0x17d00).(0=>1), [tid:0] [sn:107751].
34286500: system.cpu.iew: iew checkpoint 0
34286500: system.cpu.iew: iew checkpoint 1 before exe
34286500: global: RegFile: Access to int register 194, has data 0x682a6e667f656279
34286500: global: the arch_reg is 15 , the vir reg is 247
34286500: global: look up arch_reg is 15 , vir_reg is 247
34286500: global: lookup vir map for physical reg,vir_reg is 247 freelist freenum is 19
34286500: global: the phys_reg is 0, map size is 256
34286500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34286500: global: get dest phys reg is 18
34286500: global: regval is 10940810958240128390
34286500: system.cpu: phys_reg is 18, val is 10940810958240128390
34286500: global: RegFile: Setting int register 18 to 0x97d59199809a9d86
34286500: global: setScalarResult
34286500: global: get into ~InstResult
34286500: system.cpu.iew: iew checkpoint 2 after exe
34286500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34286500: system.cpu.iew: Execute: Executing instructions from IQ.
34286500: system.cpu.iew: Execute: Processing PC (0x17cf0=>0x17cf4).(0=>1), [tid:0] [sn:107758].
34286500: system.cpu.iew: iew checkpoint 0
34286500: system.cpu.iew: Execute: Calculating address for memory reference.
34286500: system.cpu.iew: iew is load checkpoint 1
34286500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cf0=>0x17cf4).(0=>1), [sn:107758]
34286500: global: RegFile: Access to int register 207, has data 0x1baa0
34286500: system.cpu.iew.lsq.thread0: Read called, load idx: 30, store idx: 22, storeHead: 1 addr: 0xbaa0
34286500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107758] PC (0x17cf0=>0x17cf4).(0=>1)
34286500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34286500: system.cpu.iew: Sending instructions to commit, [sn:107742] PC (0x17d00=>0x17d04).(0=>1).
34286500: system.cpu.iq: Waking dependents of completed instruction.
34286500: system.cpu.iq: Waking any dependents on vir_reg is 205(flat:205) and phys register 235 (IntRegClass).
34286500: system.cpu.iq: Waking up a dependent instruction, [sn:107743] PC (0x17d04=>0x17d08).(0=>1).
34286500: global: reWritePhysRegs rewrite vir_reg 205 to phys_reg 235
34286500: global: [sn:107743] has 2 ready out of 2 sources. RTI 0)
34286500: global: [sn:1] canIssue <extra arg>%
34286500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d04=>0x17d08).(0=>1) opclass:1 [sn:107743].
34286500: system.cpu.iq: addIfReady checkpoint 0
34286500: system.cpu.iew: writebackInsts checkpoint 1
34286500: system.cpu.iew: Setting virtual Destination Register 205
34286500: system.cpu.scoreboard: 1 setreg phys_reg is 205
34286500: system.cpu.scoreboard: Setting reg 205 as ready
34286500: system.cpu.iew: Sending instructions to commit, [sn:107750] PC (0x17cf8=>0x17cfc).(0=>1).
34286500: system.cpu.iq: Waking dependents of completed instruction.
34286500: system.cpu.iq: Waking any dependents on vir_reg is 88(flat:88) and phys register 106 (IntRegClass).
34286500: system.cpu.iq: Waking up a dependent instruction, [sn:107752] PC (0x17d00=>0x17d04).(0=>1).
34286500: global: reWritePhysRegs rewrite vir_reg 88 to phys_reg 106
34286500: global: [sn:107752] has 1 ready out of 2 sources. RTI 0)
34286500: global: [sn:0] canIssue <extra arg>%
34286500: system.cpu.iew: writebackInsts checkpoint 1
34286500: system.cpu.iew: Setting virtual Destination Register 88
34286500: system.cpu.scoreboard: 1 setreg phys_reg is 88
34286500: system.cpu.scoreboard: Setting reg 88 as ready
34286500: system.cpu.iew: Sending instructions to commit, [sn:107751] PC (0x17cfc=>0x17d00).(0=>1).
34286500: system.cpu.iq: Waking dependents of completed instruction.
34286500: system.cpu.iq: Waking any dependents on vir_reg is 247(flat:247) and phys register 18 (IntRegClass).
34286500: system.cpu.iq: Waking up a dependent instruction, [sn:107752] PC (0x17d00=>0x17d04).(0=>1).
34286500: global: reWritePhysRegs rewrite vir_reg 247 to phys_reg 18
34286500: global: [sn:107752] has 2 ready out of 2 sources. RTI 0)
34286500: global: [sn:1] canIssue <extra arg>%
34286500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d00=>0x17d04).(0=>1) opclass:1 [sn:107752].
34286500: system.cpu.iq: addIfReady checkpoint 0
34286500: system.cpu.iew: writebackInsts checkpoint 1
34286500: system.cpu.iew: Setting virtual Destination Register 247
34286500: system.cpu.scoreboard: 1 setreg phys_reg is 247
34286500: system.cpu.scoreboard: Setting reg 247 as ready
34286500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34286500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d04=>0x17d08).(0=>1) [sn:107743]
34286500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d00=>0x17d04).(0=>1) [sn:107752]
34286500: system.cpu.iew: Processing [tid:0]
34286500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34286500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34286500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34286500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34286500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34286500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 13 free entries.
34286500: system.cpu.iew: Activity this cycle.
34286500: system.cpu.commit: Getting instructions from Rename stage.
34286500: system.cpu.commit: Inserting PC (0x17d00=>0x17d04).(0=>1) [sn:107762] [tid:0] into ROB.
34286500: system.cpu.rob: Adding inst PC (0x17d00=>0x17d04).(0=>1) to the ROB.
34286500: system.cpu.rob: [tid:0] Now has 143 instructions.
34286500: system.cpu.commit: Inserting PC (0x17d04=>0x17d08).(0=>1) [sn:107763] [tid:0] into ROB.
34286500: system.cpu.rob: Adding inst PC (0x17d04=>0x17d08).(0=>1) to the ROB.
34286500: system.cpu.rob: [tid:0] Now has 144 instructions.
34286500: system.cpu.commit: Inserting PC (0x17d08=>0x17d0c).(0=>1) [sn:107764] [tid:0] into ROB.
34286500: system.cpu.rob: Adding inst PC (0x17d08=>0x17d0c).(0=>1) to the ROB.
34286500: system.cpu.rob: [tid:0] Now has 145 instructions.
34286500: system.cpu.commit: Inserting PC (0x17d0c=>0x17d10).(0=>1) [sn:107765] [tid:0] into ROB.
34286500: system.cpu.rob: Adding inst PC (0x17d0c=>0x17d10).(0=>1) to the ROB.
34286500: system.cpu.rob: [tid:0] Now has 146 instructions.
34286500: system.cpu.commit: Inserting PC (0x17d10=>0x17d14).(0=>1) [sn:107766] [tid:0] into ROB.
34286500: system.cpu.rob: Adding inst PC (0x17d10=>0x17d14).(0=>1) to the ROB.
34286500: system.cpu.rob: [tid:0] Now has 147 instructions.
34286500: system.cpu.commit: Inserting PC (0x17d14=>0x17d18).(0=>1) [sn:107767] [tid:0] into ROB.
34286500: system.cpu.rob: Adding inst PC (0x17d14=>0x17d18).(0=>1) to the ROB.
34286500: system.cpu.rob: [tid:0] Now has 148 instructions.
34286500: system.cpu.commit: Trying to commit instructions in the ROB.
34286500: system.cpu.commit: [tid:0]: Marking PC (0x17cf8=>0x17cfc).(0=>1), [sn:107740] ready within ROB.
34286500: system.cpu.commit: [tid:0]: Marking PC (0x17cfc=>0x17d00).(0=>1), [sn:107741] ready within ROB.
34286500: system.cpu.commit: [tid:0]: Marking PC (0x17cf4=>0x17cf8).(0=>1), [sn:107749] ready within ROB.
34286500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34286500: system.cpu.commit: [tid:0]: ROB has 148 insts & 44 free entries.
34286500: system.cpu.commit: Activity This Cycle.
34286500: system.cpu: FullO3CPU tick checkpoint 0
34286500: system.cpu: FullO3CPU tick checkpoint 0.1
34286500: system.cpu: FullO3CPU tick checkpoint 0.2
34286500: system.cpu: FullO3CPU tick checkpoint 0.3
34286500: system.cpu: FullO3CPU tick checkpoint 0.4
34286500: global: ~DefaultIEWDefaultCommit()
34286500: global: DefaultIEWDefaultCommit()
34286500: system.cpu: FullO3CPU tick checkpoint 0.5
34286500: system.cpu: Activity: 10
34286500: system.cpu: FullO3CPU tick checkpoint 1
34286500: system.cpu: FullO3CPU tick checkpoint 2
34286500: system.cpu: Scheduling next tick!
34287000: system.cpu.icache_port: Fetch unit received timing
34287000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34287000: system.cpu: CPU already running.
34287000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34287000: system.cpu.fetch: Activating stage.
34287000: system.cpu: Activity: 11
34287000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34287000: system.cpu.fetch: Running stage.
34287000: system.cpu.fetch: Attempting to fetch from [tid:0]
34287000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34287000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34287000: global: Requesting bytes 0x00f777b3 from address 0x17d00
34287000: global: Decoding instruction 0x00f777b3 at address 0x17d00
34287000: global: DynInst: [sn:107772] Instruction created. Instcount for system.cpu = 153
34287000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d00 (0) created [sn:107772].
34287000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a5
34287000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34287000: global: Requesting bytes 0x00b7f7b3 from address 0x17d04
34287000: global: Decoding instruction 0x00b7f7b3 at address 0x17d04
34287000: global: DynInst: [sn:107773] Instruction created. Instcount for system.cpu = 154
34287000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d04 (0) created [sn:107773].
34287000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a5, a1
34287000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34287000: global: Requesting bytes 0xf80792e3 from address 0x17d08
34287000: global: Decoding instruction 0xf80792e3 at address 0x17d08
34287000: global: DynInst: [sn:107774] Instruction created. Instcount for system.cpu = 155
34287000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d08 (0) created [sn:107774].
34287000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, -124
34287000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34287000: system.cpu.fetch: [tid:0]: [sn:107774]:Branch predicted to be not taken.
34287000: system.cpu.fetch: [tid:0]: [sn:107774] Branch predicted to go to (0x17d0c=>0x17d10).(0=>1).
34287000: global: Requesting bytes 0xff880813 from address 0x17d0c
34287000: global: Decoding instruction 0xff880813 at address 0x17d0c
34287000: global: DynInst: [sn:107775] Instruction created. Instcount for system.cpu = 156
34287000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d0c (0) created [sn:107775].
34287000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a6, -8
34287000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34287000: global: Requesting bytes 0x00850513 from address 0x17d10
34287000: global: Decoding instruction 0x00850513 at address 0x17d10
34287000: global: DynInst: [sn:107776] Instruction created. Instcount for system.cpu = 157
34287000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d10 (0) created [sn:107776].
34287000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 8
34287000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34287000: global: Requesting bytes 0xfd066ee3 from address 0x17d14
34287000: global: Decoding instruction 0xfd066ee3 at address 0x17d14
34287000: global: DynInst: [sn:107777] Instruction created. Instcount for system.cpu = 158
34287000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d14 (0) created [sn:107777].
34287000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, -36
34287000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34287000: system.cpu.fetch: [tid:0]: [sn:107777]:  Branch predicted to be taken to (0x17cf0=>0x17cf4).(0=>1).
34287000: system.cpu.fetch: [tid:0]: [sn:107777] Branch predicted to go to (0x17cf0=>0x17cf4).(0=>1).
34287000: system.cpu.fetch: Branch detected with PC = (0x17d14=>0x17d18).(0=>1)
34287000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34287000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17cf0=>0x17cf4).(0=>1).
34287000: system.cpu.fetch: [tid:0] Fetching cache line 0x17cc0 for addr 0x17cf0
34287000: system.cpu: CPU already running.
34287000: system.cpu.fetch: Fetch: Doing instruction read.
34287000: system.cpu.fetch: [tid:0]: Doing Icache access.
34287000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34287000: system.cpu.fetch: Deactivating stage.
34287000: system.cpu: Activity: 10
34287000: system.cpu.fetch: [tid:0][sn:107772]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34287000: system.cpu.fetch: [tid:0][sn:107773]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34287000: system.cpu.fetch: [tid:0][sn:107774]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34287000: system.cpu.fetch: [tid:0][sn:107775]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34287000: system.cpu.fetch: [tid:0][sn:107776]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34287000: system.cpu.fetch: [tid:0][sn:107777]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34287000: system.cpu.fetch: Activity this cycle.
34287000: system.cpu: Activity: 11
34287000: system.cpu.decode: Processing [tid:0]
34287000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34287000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34287000: system.cpu.rename: Processing [tid:0]
34287000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 44, Free LQ: 11, Free SQ: 13, FreeRM 31(127 224 255 31 0)
34287000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34287000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 0, loads dispatchedToLQ: 0
34287000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34287000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34287000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34287000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34287000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 0, loads dispatchedToLQ: 0
34287000: system.cpu.rename: [tid:0]: Processing instruction [sn:107768] with PC (0x17cf0=>0x17cf4).(0=>1).
34287000: system.cpu.rename: start rename src regs------------------------------------------------
34287000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 237
34287000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 237
34287000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34287000: system.cpu.scoreboard: getreg phys_reg is 237
34287000: system.cpu.rename: [tid:0]:virtual Register 237 (phys: 237) is not allocated.
34287000: global: idx is 0, vir_src is 237, physical reg is not allocated yet
34287000: system.cpu.rename: start rename dst regs------------------------------------------------
34287000: system.cpu.rename: renameDestRegs checkpoint 0
34287000: global: get into unified rename func
34287000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34287000: global: Renamed reg IntRegClass{15} to vir reg 69 (69) old mapping was 207 (207)
34287000: system.cpu.rename: Dest Rename result[0] is 69
34287000: system.cpu.scoreboard: get into unset reg func reg id is 69
34287000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 69 phys_reg is NULL 0.
34287000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=99), [sn:107768]. PC (0x17cf0=>0x17cf4).(0=>1)
34287000: global: idx is 0, renamd_virdest is 69, renamed_dest should be NULL and is 0, previous_rename is 207
34287000: system.cpu.rename: toIEWIndex inst pc is (0x17cf0=>0x17cf4).(0=>1)
34287000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34287000: system.cpu.rename: [tid:0]: Processing instruction [sn:107769] with PC (0x17cf4=>0x17cf8).(0=>1).
34287000: system.cpu.rename: start rename src regs------------------------------------------------
34287000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 236
34287000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 236
34287000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34287000: system.cpu.scoreboard: getreg phys_reg is 236
34287000: global: look up arch_reg is 13 , vir_reg is 236
34287000: global: lookup vir map for physical reg,vir_reg is 236 freelist freenum is 18
34287000: global: the phys_reg is 0x56f12d0, map size is 256
34287000: system.cpu.rename: [tid:0]: virtual Register 236 (flat: 236) is allocated.
34287000: global: [sn:107769] has 1 ready out of 2 sources. RTI 0)
34287000: global: [sn:0] canIssue <extra arg>%
34287000: global: idx is 0 , vir_renamed_src is 236, phys_renamed_src is 60
34287000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 69
34287000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 69
34287000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34287000: system.cpu.scoreboard: getreg phys_reg is 69
34287000: system.cpu.rename: [tid:0]:virtual Register 69 (phys: 69) is not allocated.
34287000: global: idx is 1, vir_src is 69, physical reg is not allocated yet
34287000: system.cpu.rename: start rename dst regs------------------------------------------------
34287000: system.cpu.rename: renameDestRegs checkpoint 0
34287000: global: get into unified rename func
34287000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34287000: global: Renamed reg IntRegClass{15} to vir reg 162 (162) old mapping was 69 (69)
34287000: system.cpu.rename: Dest Rename result[0] is 162
34287000: system.cpu.scoreboard: get into unset reg func reg id is 162
34287000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 162 phys_reg is NULL 0.
34287000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=100), [sn:107769]. PC (0x17cf4=>0x17cf8).(0=>1)
34287000: global: idx is 0, renamd_virdest is 162, renamed_dest should be NULL and is 0, previous_rename is 69
34287000: system.cpu.rename: toIEWIndex inst pc is (0x17cf4=>0x17cf8).(0=>1)
34287000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34287000: system.cpu.rename: [tid:0]: Processing instruction [sn:107770] with PC (0x17cf8=>0x17cfc).(0=>1).
34287000: system.cpu.rename: start rename src regs------------------------------------------------
34287000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 162
34287000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 162
34287000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34287000: system.cpu.scoreboard: getreg phys_reg is 162
34287000: system.cpu.rename: [tid:0]:virtual Register 162 (phys: 162) is not allocated.
34287000: global: idx is 0, vir_src is 162, physical reg is not allocated yet
34287000: system.cpu.rename: arch reg 6 [flat:6] renamed_virtual reg is 63
34287000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6,got vir reg 63
34287000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34287000: system.cpu.scoreboard: getreg phys_reg is 63
34287000: global: look up arch_reg is 6 , vir_reg is 63
34287000: global: lookup vir map for physical reg,vir_reg is 63 freelist freenum is 18
34287000: global: the phys_reg is 0x56f1108, map size is 256
34287000: system.cpu.rename: [tid:0]: virtual Register 63 (flat: 63) is allocated.
34287000: global: [sn:107770] has 1 ready out of 2 sources. RTI 0)
34287000: global: [sn:0] canIssue <extra arg>%
34287000: global: idx is 1 , vir_renamed_src is 63, phys_renamed_src is 22
34287000: system.cpu.rename: start rename dst regs------------------------------------------------
34287000: system.cpu.rename: renameDestRegs checkpoint 0
34287000: global: get into unified rename func
34287000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34287000: global: Renamed reg IntRegClass{14} to vir reg 83 (83) old mapping was 45 (45)
34287000: system.cpu.rename: Dest Rename result[0] is 83
34287000: system.cpu.scoreboard: get into unset reg func reg id is 83
34287000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 83 phys_reg is NULL 0.
34287000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=101), [sn:107770]. PC (0x17cf8=>0x17cfc).(0=>1)
34287000: global: idx is 0, renamd_virdest is 83, renamed_dest should be NULL and is 0, previous_rename is 45
34287000: system.cpu.rename: toIEWIndex inst pc is (0x17cf8=>0x17cfc).(0=>1)
34287000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34287000: system.cpu.rename: [tid:0]: Processing instruction [sn:107771] with PC (0x17cfc=>0x17d00).(0=>1).
34287000: system.cpu.rename: start rename src regs------------------------------------------------
34287000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 162
34287000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 162
34287000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34287000: system.cpu.scoreboard: getreg phys_reg is 162
34287000: system.cpu.rename: [tid:0]:virtual Register 162 (phys: 162) is not allocated.
34287000: global: idx is 0, vir_src is 162, physical reg is not allocated yet
34287000: system.cpu.rename: start rename dst regs------------------------------------------------
34287000: system.cpu.rename: renameDestRegs checkpoint 0
34287000: global: get into unified rename func
34287000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34287000: global: Renamed reg IntRegClass{15} to vir reg 242 (242) old mapping was 162 (162)
34287000: system.cpu.rename: Dest Rename result[0] is 242
34287000: system.cpu.scoreboard: get into unset reg func reg id is 242
34287000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 242 phys_reg is NULL 0.
34287000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=102), [sn:107771]. PC (0x17cfc=>0x17d00).(0=>1)
34287000: global: idx is 0, renamd_virdest is 242, renamed_dest should be NULL and is 0, previous_rename is 162
34287000: system.cpu.rename: toIEWIndex inst pc is (0x17cfc=>0x17d00).(0=>1)
34287000: system.cpu.rename: Activity this cycle.
34287000: system.cpu.rename: remove commited inst finish
34287000: system.cpu.iew: Issue: Processing [tid:0]
34287000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34287000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d00=>0x17d04).(0=>1) [sn:107762] [tid:0] to IQ.
34287000: system.cpu.iq: Adding instruction [sn:107762] PC (0x17d00=>0x17d04).(0=>1) to the IQ.
34287000: system.cpu.iq: iq checkpoint 0
34287000: system.cpu.iq: total_src_regs is 2
34287000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 45 that is being added to the dependency chain.
34287000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 2 that is being added to the dependency chain.
34287000: system.cpu.iq: iq checkpoint 1
34287000: system.cpu.iq: total dest regs is 1
34287000: system.cpu.iq: renamed vir reg is 31
34287000: system.cpu.iq: phys_reg is NULL
34287000: system.cpu.iq: iq checkpoint 2
34287000: system.cpu.iew: add to iq end
34287000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d04=>0x17d08).(0=>1) [sn:107763] [tid:0] to IQ.
34287000: system.cpu.iq: Adding instruction [sn:107763] PC (0x17d04=>0x17d08).(0=>1) to the IQ.
34287000: system.cpu.iq: iq checkpoint 0
34287000: system.cpu.iq: total_src_regs is 2
34287000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 31 that is being added to the dependency chain.
34287000: system.cpu.iq: iq checkpoint 1
34287000: system.cpu.iq: total dest regs is 1
34287000: system.cpu.iq: renamed vir reg is 207
34287000: system.cpu.iq: phys_reg is NULL
34287000: system.cpu.iq: iq checkpoint 2
34287000: system.cpu.iew: add to iq end
34287000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d08=>0x17d0c).(0=>1) [sn:107764] [tid:0] to IQ.
34287000: system.cpu.iq: Adding instruction [sn:107764] PC (0x17d08=>0x17d0c).(0=>1) to the IQ.
34287000: system.cpu.iq: iq checkpoint 0
34287000: system.cpu.iq: total_src_regs is 2
34287000: system.cpu.iq: Instruction PC (0x17d08=>0x17d0c).(0=>1) has src reg 207 that is being added to the dependency chain.
34287000: system.cpu.iq: iq checkpoint 1
34287000: system.cpu.iq: total dest regs is 0
34287000: system.cpu.iq: iq checkpoint 2
34287000: system.cpu.iew: add to iq end
34287000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d0c=>0x17d10).(0=>1) [sn:107765] [tid:0] to IQ.
34287000: system.cpu.iq: Adding instruction [sn:107765] PC (0x17d0c=>0x17d10).(0=>1) to the IQ.
34287000: system.cpu.iq: iq checkpoint 0
34287000: system.cpu.iq: total_src_regs is 1
34287000: system.cpu.iq: Instruction PC (0x17d0c=>0x17d10).(0=>1) has src reg 42 that is being added to the dependency chain.
34287000: system.cpu.iq: iq checkpoint 1
34287000: system.cpu.iq: total dest regs is 1
34287000: system.cpu.iq: renamed vir reg is 115
34287000: system.cpu.iq: phys_reg is NULL
34287000: system.cpu.iq: iq checkpoint 2
34287000: system.cpu.iew: add to iq end
34287000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d10=>0x17d14).(0=>1) [sn:107766] [tid:0] to IQ.
34287000: system.cpu.iq: Adding instruction [sn:107766] PC (0x17d10=>0x17d14).(0=>1) to the IQ.
34287000: system.cpu.iq: iq checkpoint 0
34287000: system.cpu.iq: total_src_regs is 1
34287000: system.cpu.iq: iq checkpoint 1
34287000: system.cpu.iq: total dest regs is 1
34287000: system.cpu.iq: renamed vir reg is 237
34287000: system.cpu.iq: phys_reg is NULL
34287000: system.cpu.iq: iq checkpoint 2
34287000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d10=>0x17d14).(0=>1) opclass:1 [sn:107766].
34287000: system.cpu.iq: addIfReady checkpoint 0
34287000: system.cpu.iew: add to iq end
34287000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d14=>0x17d18).(0=>1) [sn:107767] [tid:0] to IQ.
34287000: system.cpu.iq: Adding instruction [sn:107767] PC (0x17d14=>0x17d18).(0=>1) to the IQ.
34287000: system.cpu.iq: iq checkpoint 0
34287000: system.cpu.iq: total_src_regs is 2
34287000: system.cpu.iq: Instruction PC (0x17d14=>0x17d18).(0=>1) has src reg 115 that is being added to the dependency chain.
34287000: system.cpu.iq: iq checkpoint 1
34287000: system.cpu.iq: total dest regs is 0
34287000: system.cpu.iq: iq checkpoint 2
34287000: system.cpu.iew: add to iq end
34287000: system.cpu.iew: Execute: Executing instructions from IQ.
34287000: system.cpu.iew: Execute: Processing PC (0x17d04=>0x17d08).(0=>1), [tid:0] [sn:107743].
34287000: system.cpu.iew: iew checkpoint 0
34287000: system.cpu.iew: iew checkpoint 1 before exe
34287000: global: RegFile: Access to int register 235, has data 0x101010101010101
34287000: global: RegFile: Access to int register 171, has data 0x8080808080808080
34287000: global: the arch_reg is 15 , the vir reg is 54
34287000: global: look up arch_reg is 15 , vir_reg is 54
34287000: global: lookup vir map for physical reg,vir_reg is 54 freelist freenum is 18
34287000: global: the phys_reg is 0, map size is 256
34287000: global: get dest phys reg is 0
34287000: global: regval is 0
34287000: system.cpu: phys_reg is 0, val is 0
34287000: global: RegFile: Setting int register 0 to 0
34287000: global: setScalarResult
34287000: global: get into ~InstResult
34287000: system.cpu.iew: iew checkpoint 2 after exe
34287000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34287000: system.cpu.iew: Execute: Executing instructions from IQ.
34287000: system.cpu.iew: Execute: Processing PC (0x17d00=>0x17d04).(0=>1), [tid:0] [sn:107752].
34287000: system.cpu.iew: iew checkpoint 0
34287000: system.cpu.iew: iew checkpoint 1 before exe
34287000: global: RegFile: Access to int register 106, has data 0x67296d657e646178
34287000: global: RegFile: Access to int register 18, has data 0x97d59199809a9d86
34287000: global: the arch_reg is 15 , the vir reg is 229
34287000: global: look up arch_reg is 15 , vir_reg is 229
34287000: global: lookup vir map for physical reg,vir_reg is 229 freelist freenum is 18
34287000: global: the phys_reg is 0, map size is 256
34287000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34287000: global: get dest phys reg is 174
34287000: global: regval is 504685737048801536
34287000: system.cpu: phys_reg is 174, val is 504685737048801536
34287000: global: RegFile: Setting int register 174 to 0x701010100000100
34287000: global: setScalarResult
34287000: global: get into ~InstResult
34287000: system.cpu.iew: iew checkpoint 2 after exe
34287000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34287000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34287000: system.cpu.iew: Sending instructions to commit, [sn:107743] PC (0x17d04=>0x17d08).(0=>1).
34287000: system.cpu.iq: Waking dependents of completed instruction.
34287000: system.cpu.iq: Waking any dependents on vir_reg is 54(flat:54) and phys register 0 (IntRegClass).
34287000: system.cpu.iq: Waking up a dependent instruction, [sn:107744] PC (0x17d08=>0x17d0c).(0=>1).
34287000: global: reWritePhysRegs rewrite vir_reg 54 to phys_reg 0
34287000: global: [sn:107744] has 2 ready out of 2 sources. RTI 0)
34287000: global: [sn:1] canIssue <extra arg>%
34287000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d08=>0x17d0c).(0=>1) opclass:1 [sn:107744].
34287000: system.cpu.iq: addIfReady checkpoint 0
34287000: system.cpu.iew: writebackInsts checkpoint 1
34287000: system.cpu.iew: Setting virtual Destination Register 54
34287000: system.cpu.scoreboard: 1 setreg phys_reg is 54
34287000: system.cpu.scoreboard: Setting reg 54 as ready
34287000: system.cpu.iew: Sending instructions to commit, [sn:107752] PC (0x17d00=>0x17d04).(0=>1).
34287000: system.cpu.iq: Waking dependents of completed instruction.
34287000: system.cpu.iq: Waking any dependents on vir_reg is 229(flat:229) and phys register 174 (IntRegClass).
34287000: system.cpu.iq: Waking up a dependent instruction, [sn:107753] PC (0x17d04=>0x17d08).(0=>1).
34287000: global: reWritePhysRegs rewrite vir_reg 229 to phys_reg 174
34287000: global: [sn:107753] has 2 ready out of 2 sources. RTI 0)
34287000: global: [sn:1] canIssue <extra arg>%
34287000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d04=>0x17d08).(0=>1) opclass:1 [sn:107753].
34287000: system.cpu.iq: addIfReady checkpoint 0
34287000: system.cpu.iew: writebackInsts checkpoint 1
34287000: system.cpu.iew: Setting virtual Destination Register 229
34287000: system.cpu.scoreboard: 1 setreg phys_reg is 229
34287000: system.cpu.scoreboard: Setting reg 229 as ready
34287000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34287000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d08=>0x17d0c).(0=>1) [sn:107744]
34287000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d04=>0x17d08).(0=>1) [sn:107753]
34287000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d10=>0x17d14).(0=>1) [sn:107766]
34287000: system.cpu.iew: Processing [tid:0]
34287000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34287000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34287000: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34287000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34287000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34287000: system.cpu.iew: IQ has 20 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 13 free entries.
34287000: system.cpu.iew: Activity this cycle.
34287000: system.cpu.commit: Getting instructions from Rename stage.
34287000: system.cpu.commit: Trying to commit instructions in the ROB.
34287000: system.cpu.commit: [tid:0]: Marking PC (0x17d00=>0x17d04).(0=>1), [sn:107742] ready within ROB.
34287000: system.cpu.commit: [tid:0]: Marking PC (0x17cf8=>0x17cfc).(0=>1), [sn:107750] ready within ROB.
34287000: system.cpu.commit: [tid:0]: Marking PC (0x17cfc=>0x17d00).(0=>1), [sn:107751] ready within ROB.
34287000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34287000: system.cpu.commit: [tid:0]: ROB has 148 insts & 44 free entries.
34287000: system.cpu: FullO3CPU tick checkpoint 0
34287000: system.cpu: FullO3CPU tick checkpoint 0.1
34287000: system.cpu: FullO3CPU tick checkpoint 0.2
34287000: system.cpu: FullO3CPU tick checkpoint 0.3
34287000: system.cpu: FullO3CPU tick checkpoint 0.4
34287000: global: ~DefaultIEWDefaultCommit()
34287000: global: DefaultIEWDefaultCommit()
34287000: system.cpu: FullO3CPU tick checkpoint 0.5
34287000: system.cpu: Activity: 10
34287000: system.cpu: FullO3CPU tick checkpoint 1
34287000: system.cpu: FullO3CPU tick checkpoint 2
34287000: system.cpu: Scheduling next tick!
34287500: system.cpu: CPU already running.
34287500: global: the arch_reg is 15 , the vir reg is 90
34287500: global: look up arch_reg is 15 , vir_reg is 90
34287500: global: lookup vir map for physical reg,vir_reg is 90 freelist freenum is 17
34287500: global: the phys_reg is 0, map size is 256
34287500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34287500: global: get dest phys reg is 104
34287500: global: regval is 5929063814201883237
34287500: system.cpu: phys_reg is 104, val is 5929063814201883237
34287500: global: RegFile: Setting int register 104 to 0x5248442020203a65
34287500: global: setScalarResult
34287500: global: get into ~InstResult
34287500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34287500: system.cpu.iew: Activity this cycle.
34287500: system.cpu: Activity: 11
34287500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34287500: system.cpu.fetch: Running stage.
34287500: system.cpu.fetch: There are no more threads available to fetch from.
34287500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34287500: system.cpu.decode: Processing [tid:0]
34287500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34287500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34287500: system.cpu.decode: [tid:0]: Processing instruction [sn:107772] with PC (0x17d00=>0x17d04).(0=>1)
34287500: system.cpu.decode: [tid:0]: Processing instruction [sn:107773] with PC (0x17d04=>0x17d08).(0=>1)
34287500: system.cpu.decode: [tid:0]: Processing instruction [sn:107774] with PC (0x17d08=>0x17d0c).(0=>1)
34287500: system.cpu.decode: [tid:0]: Processing instruction [sn:107775] with PC (0x17d0c=>0x17d10).(0=>1)
34287500: system.cpu.decode: [tid:0]: Processing instruction [sn:107776] with PC (0x17d10=>0x17d14).(0=>1)
34287500: system.cpu.decode: [tid:0]: Processing instruction [sn:107777] with PC (0x17d14=>0x17d18).(0=>1)
34287500: system.cpu.decode: Activity this cycle.
34287500: system.cpu.rename: Processing [tid:0]
34287500: system.cpu.rename: [tid:0]: Free IQ: 20, Free ROB: 44, Free LQ: 11, Free SQ: 13, FreeRM 31(123 224 255 31 0)
34287500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34287500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 1, loads dispatchedToLQ: 0
34287500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34287500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34287500: system.cpu.rename: remove commited inst finish
34287500: system.cpu.iew: Issue: Processing [tid:0]
34287500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34287500: system.cpu.iew: Execute: Executing instructions from IQ.
34287500: system.cpu.iew: Execute: Processing PC (0x17d08=>0x17d0c).(0=>1), [tid:0] [sn:107744].
34287500: system.cpu.iew: iew checkpoint 0
34287500: system.cpu.iew: iew checkpoint 1 before exe
34287500: global: RegFile: Access to int register 0, has data 0
34287500: global: RegFile: Access to int register 0, has data 0
34287500: system.cpu.iew: iew checkpoint 2 after exe
34287500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34287500: system.cpu.iew: Execute: Executing instructions from IQ.
34287500: system.cpu.iew: Execute: Processing PC (0x17d04=>0x17d08).(0=>1), [tid:0] [sn:107753].
34287500: system.cpu.iew: iew checkpoint 0
34287500: system.cpu.iew: iew checkpoint 1 before exe
34287500: global: RegFile: Access to int register 174, has data 0x701010100000100
34287500: global: RegFile: Access to int register 171, has data 0x8080808080808080
34287500: global: the arch_reg is 15 , the vir reg is 244
34287500: global: look up arch_reg is 15 , vir_reg is 244
34287500: global: lookup vir map for physical reg,vir_reg is 244 freelist freenum is 16
34287500: global: the phys_reg is 0, map size is 256
34287500: global: get dest phys reg is 0
34287500: global: regval is 0
34287500: system.cpu: phys_reg is 0, val is 0
34287500: global: RegFile: Setting int register 0 to 0
34287500: global: setScalarResult
34287500: global: get into ~InstResult
34287500: system.cpu.iew: iew checkpoint 2 after exe
34287500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34287500: system.cpu.iew: Execute: Executing instructions from IQ.
34287500: system.cpu.iew: Execute: Processing PC (0x17d10=>0x17d14).(0=>1), [tid:0] [sn:107766].
34287500: system.cpu.iew: iew checkpoint 0
34287500: system.cpu.iew: iew checkpoint 1 before exe
34287500: global: RegFile: Access to int register 207, has data 0x1baa0
34287500: global: the arch_reg is 10 , the vir reg is 237
34287500: global: look up arch_reg is 10 , vir_reg is 237
34287500: global: lookup vir map for physical reg,vir_reg is 237 freelist freenum is 16
34287500: global: the phys_reg is 0, map size is 256
34287500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34287500: global: get dest phys reg is 42
34287500: global: regval is 113320
34287500: system.cpu: phys_reg is 42, val is 113320
34287500: global: RegFile: Setting int register 42 to 0x1baa8
34287500: global: setScalarResult
34287500: global: get into ~InstResult
34287500: system.cpu.iew: iew checkpoint 2 after exe
34287500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 3
wbActual:3
34287500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34287500: system.cpu.iew: Sending instructions to commit, [sn:107758] PC (0x17cf0=>0x17cf4).(0=>1).
34287500: system.cpu.iq: Waking dependents of completed instruction.
34287500: system.cpu.iq: Completing mem instruction PC: (0x17cf0=>0x17cf4).(0=>1) [sn:107758]
34287500: system.cpu.memDep0: Completed mem instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107758].
34287500: system.cpu.iq: Waking any dependents on vir_reg is 90(flat:90) and phys register 104 (IntRegClass).
34287500: system.cpu.iq: Waking up a dependent instruction, [sn:107759] PC (0x17cf4=>0x17cf8).(0=>1).
34287500: global: reWritePhysRegs rewrite vir_reg 90 to phys_reg 104
34287500: global: [sn:107759] has 2 ready out of 2 sources. RTI 0)
34287500: global: [sn:1] canIssue <extra arg>%
34287500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf4=>0x17cf8).(0=>1) opclass:1 [sn:107759].
34287500: system.cpu.iq: addIfReady checkpoint 0
34287500: system.cpu.iew: writebackInsts checkpoint 1
34287500: system.cpu.iew: Setting virtual Destination Register 90
34287500: system.cpu.scoreboard: 1 setreg phys_reg is 90
34287500: system.cpu.scoreboard: Setting reg 90 as ready
34287500: system.cpu.iew: Sending instructions to commit, [sn:107744] PC (0x17d08=>0x17d0c).(0=>1).
34287500: system.cpu.iq: Waking dependents of completed instruction.
34287500: system.cpu.iew: writebackInsts checkpoint 1
34287500: system.cpu.iew: Sending instructions to commit, [sn:107753] PC (0x17d04=>0x17d08).(0=>1).
34287500: system.cpu.iq: Waking dependents of completed instruction.
34287500: system.cpu.iq: Waking any dependents on vir_reg is 244(flat:244) and phys register 0 (IntRegClass).
34287500: system.cpu.iq: Waking up a dependent instruction, [sn:107754] PC (0x17d08=>0x17d0c).(0=>1).
34287500: global: reWritePhysRegs rewrite vir_reg 244 to phys_reg 0
34287500: global: [sn:107754] has 2 ready out of 2 sources. RTI 0)
34287500: global: [sn:1] canIssue <extra arg>%
34287500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d08=>0x17d0c).(0=>1) opclass:1 [sn:107754].
34287500: system.cpu.iq: addIfReady checkpoint 0
34287500: system.cpu.iew: writebackInsts checkpoint 1
34287500: system.cpu.iew: Setting virtual Destination Register 244
34287500: system.cpu.scoreboard: 1 setreg phys_reg is 244
34287500: system.cpu.scoreboard: Setting reg 244 as ready
34287500: system.cpu.iew: Sending instructions to commit, [sn:107766] PC (0x17d10=>0x17d14).(0=>1).
34287500: system.cpu.iq: Waking dependents of completed instruction.
34287500: system.cpu.iq: Waking any dependents on vir_reg is 237(flat:237) and phys register 42 (IntRegClass).
34287500: system.cpu.iew: writebackInsts checkpoint 1
34287500: system.cpu.iew: Setting virtual Destination Register 237
34287500: system.cpu.scoreboard: 1 setreg phys_reg is 237
34287500: system.cpu.scoreboard: Setting reg 237 as ready
34287500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34287500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d08=>0x17d0c).(0=>1) [sn:107754]
34287500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf4=>0x17cf8).(0=>1) [sn:107759]
34287500: system.cpu.iew: Processing [tid:0]
34287500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34287500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34287500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34287500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34287500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 22
34287500: system.cpu.iew: IQ has 23 free entries (Can schedule: 0).  LQ has 11 free entries. SQ has 13 free entries.
34287500: system.cpu.iew: Activity this cycle.
34287500: system.cpu.commit: Getting instructions from Rename stage.
34287500: system.cpu.commit: Inserting PC (0x17cf0=>0x17cf4).(0=>1) [sn:107768] [tid:0] into ROB.
34287500: system.cpu.rob: Adding inst PC (0x17cf0=>0x17cf4).(0=>1) to the ROB.
34287500: system.cpu.rob: [tid:0] Now has 149 instructions.
34287500: system.cpu.commit: Inserting PC (0x17cf4=>0x17cf8).(0=>1) [sn:107769] [tid:0] into ROB.
34287500: system.cpu.rob: Adding inst PC (0x17cf4=>0x17cf8).(0=>1) to the ROB.
34287500: system.cpu.rob: [tid:0] Now has 150 instructions.
34287500: system.cpu.commit: Inserting PC (0x17cf8=>0x17cfc).(0=>1) [sn:107770] [tid:0] into ROB.
34287500: system.cpu.rob: Adding inst PC (0x17cf8=>0x17cfc).(0=>1) to the ROB.
34287500: system.cpu.rob: [tid:0] Now has 151 instructions.
34287500: system.cpu.commit: Inserting PC (0x17cfc=>0x17d00).(0=>1) [sn:107771] [tid:0] into ROB.
34287500: system.cpu.rob: Adding inst PC (0x17cfc=>0x17d00).(0=>1) to the ROB.
34287500: system.cpu.rob: [tid:0] Now has 152 instructions.
34287500: system.cpu.commit: Trying to commit instructions in the ROB.
34287500: system.cpu.commit: [tid:0]: Marking PC (0x17d04=>0x17d08).(0=>1), [sn:107743] ready within ROB.
34287500: system.cpu.commit: [tid:0]: Marking PC (0x17d00=>0x17d04).(0=>1), [sn:107752] ready within ROB.
34287500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34287500: system.cpu.commit: [tid:0]: ROB has 152 insts & 40 free entries.
34287500: system.cpu.commit: Activity This Cycle.
34287500: system.cpu: FullO3CPU tick checkpoint 0
34287500: system.cpu: FullO3CPU tick checkpoint 0.1
34287500: system.cpu: FullO3CPU tick checkpoint 0.2
34287500: system.cpu: FullO3CPU tick checkpoint 0.3
34287500: system.cpu: FullO3CPU tick checkpoint 0.4
34287500: global: ~DefaultIEWDefaultCommit()
34287500: global: DefaultIEWDefaultCommit()
34287500: system.cpu: FullO3CPU tick checkpoint 0.5
34287500: system.cpu: Activity: 10
34287500: system.cpu: FullO3CPU tick checkpoint 1
34287500: system.cpu: FullO3CPU tick checkpoint 2
34287500: system.cpu: Scheduling next tick!
34288000: system.cpu.icache_port: Fetch unit received timing
34288000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34288000: system.cpu: CPU already running.
34288000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34288000: system.cpu.fetch: Activating stage.
34288000: system.cpu: Activity: 11
34288000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34288000: system.cpu.fetch: Running stage.
34288000: system.cpu.fetch: Attempting to fetch from [tid:0]
34288000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34288000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34288000: global: Requesting bytes 0x00053783 from address 0x17cf0
34288000: global: Decoding instruction 0x00053783 at address 0x17cf0
34288000: global: DynInst: [sn:107778] Instruction created. Instcount for system.cpu = 159
34288000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf0 (0) created [sn:107778].
34288000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(a0)
34288000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34288000: global: Requesting bytes 0x00f6c7b3 from address 0x17cf4
34288000: global: Decoding instruction 0x00f6c7b3 at address 0x17cf4
34288000: global: DynInst: [sn:107779] Instruction created. Instcount for system.cpu = 160
34288000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf4 (0) created [sn:107779].
34288000: system.cpu.fetch: [tid:0]: Instruction is: xor a5, a3, a5
34288000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34288000: global: Requesting bytes 0x00678733 from address 0x17cf8
34288000: global: Decoding instruction 0x00678733 at address 0x17cf8
34288000: global: DynInst: [sn:107780] Instruction created. Instcount for system.cpu = 161
34288000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf8 (0) created [sn:107780].
34288000: system.cpu.fetch: [tid:0]: Instruction is: add a4, a5, t1
34288000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34288000: global: Requesting bytes 0xfff7c793 from address 0x17cfc
34288000: global: Decoding instruction 0xfff7c793 at address 0x17cfc
34288000: global: DynInst: [sn:107781] Instruction created. Instcount for system.cpu = 162
34288000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cfc (0) created [sn:107781].
34288000: system.cpu.fetch: [tid:0]: Instruction is: xori a5, a5, 18446744073709551615
34288000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34288000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d00=>0x17d04).(0=>1).
34288000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d00
34288000: system.cpu: CPU already running.
34288000: system.cpu.fetch: Fetch: Doing instruction read.
34288000: system.cpu.fetch: [tid:0]: Doing Icache access.
34288000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34288000: system.cpu.fetch: Deactivating stage.
34288000: system.cpu: Activity: 10
34288000: system.cpu.fetch: [tid:0][sn:107778]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34288000: system.cpu.fetch: [tid:0][sn:107779]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34288000: system.cpu.fetch: [tid:0][sn:107780]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34288000: system.cpu.fetch: [tid:0][sn:107781]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34288000: system.cpu.fetch: Activity this cycle.
34288000: system.cpu: Activity: 11
34288000: system.cpu.decode: Processing [tid:0]
34288000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34288000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34288000: system.cpu.rename: Processing [tid:0]
34288000: system.cpu.rename: [tid:0]: Free IQ: 23, Free ROB: 40, Free LQ: 11, Free SQ: 13, FreeRM 31(123 224 255 31 0)
34288000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34288000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 11, loadsInProgress: 1, loads dispatchedToLQ: 0
34288000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34288000: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34288000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34288000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34288000: system.cpu.rename: [tid:0]: Processing instruction [sn:107772] with PC (0x17d00=>0x17d04).(0=>1).
34288000: system.cpu.rename: start rename src regs------------------------------------------------
34288000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 83
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 83
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 83
34288000: system.cpu.rename: [tid:0]:virtual Register 83 (phys: 83) is not allocated.
34288000: global: idx is 0, vir_src is 83, physical reg is not allocated yet
34288000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 242
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 242
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 242
34288000: system.cpu.rename: [tid:0]:virtual Register 242 (phys: 242) is not allocated.
34288000: global: idx is 1, vir_src is 242, physical reg is not allocated yet
34288000: system.cpu.rename: start rename dst regs------------------------------------------------
34288000: system.cpu.rename: renameDestRegs checkpoint 0
34288000: global: get into unified rename func
34288000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34288000: global: Renamed reg IntRegClass{15} to vir reg 134 (134) old mapping was 242 (242)
34288000: system.cpu.rename: Dest Rename result[0] is 134
34288000: system.cpu.scoreboard: get into unset reg func reg id is 134
34288000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 134 phys_reg is NULL 0.
34288000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=103), [sn:107772]. PC (0x17d00=>0x17d04).(0=>1)
34288000: global: idx is 0, renamd_virdest is 134, renamed_dest should be NULL and is 0, previous_rename is 242
34288000: system.cpu.rename: toIEWIndex inst pc is (0x17d00=>0x17d04).(0=>1)
34288000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34288000: system.cpu.rename: [tid:0]: Processing instruction [sn:107773] with PC (0x17d04=>0x17d08).(0=>1).
34288000: system.cpu.rename: start rename src regs------------------------------------------------
34288000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 134
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 134
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 134
34288000: system.cpu.rename: [tid:0]:virtual Register 134 (phys: 134) is not allocated.
34288000: global: idx is 0, vir_src is 134, physical reg is not allocated yet
34288000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 235
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 235
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 235
34288000: global: look up arch_reg is 11 , vir_reg is 235
34288000: global: lookup vir map for physical reg,vir_reg is 235 freelist freenum is 15
34288000: global: the phys_reg is 0x56f1804, map size is 256
34288000: system.cpu.rename: [tid:0]: virtual Register 235 (flat: 235) is allocated.
34288000: global: [sn:107773] has 1 ready out of 2 sources. RTI 0)
34288000: global: [sn:0] canIssue <extra arg>%
34288000: global: idx is 1 , vir_renamed_src is 235, phys_renamed_src is 171
34288000: system.cpu.rename: start rename dst regs------------------------------------------------
34288000: system.cpu.rename: renameDestRegs checkpoint 0
34288000: global: get into unified rename func
34288000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34288000: global: Renamed reg IntRegClass{15} to vir reg 250 (250) old mapping was 134 (134)
34288000: system.cpu.rename: Dest Rename result[0] is 250
34288000: system.cpu.scoreboard: get into unset reg func reg id is 250
34288000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 250 phys_reg is NULL 0.
34288000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=104), [sn:107773]. PC (0x17d04=>0x17d08).(0=>1)
34288000: global: idx is 0, renamd_virdest is 250, renamed_dest should be NULL and is 0, previous_rename is 134
34288000: system.cpu.rename: toIEWIndex inst pc is (0x17d04=>0x17d08).(0=>1)
34288000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34288000: system.cpu.rename: [tid:0]: Processing instruction [sn:107774] with PC (0x17d08=>0x17d0c).(0=>1).
34288000: system.cpu.rename: start rename src regs------------------------------------------------
34288000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 250
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 250
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 250
34288000: system.cpu.rename: [tid:0]:virtual Register 250 (phys: 250) is not allocated.
34288000: global: idx is 0, vir_src is 250, physical reg is not allocated yet
34288000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 0
34288000: global: look up arch_reg is 0 , vir_reg is 0
34288000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 15
34288000: global: the phys_reg is 0x56f1000, map size is 256
34288000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34288000: global: [sn:107774] has 1 ready out of 2 sources. RTI 0)
34288000: global: [sn:0] canIssue <extra arg>%
34288000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34288000: system.cpu.rename: start rename dst regs------------------------------------------------
34288000: system.cpu.rename: toIEWIndex inst pc is (0x17d08=>0x17d0c).(0=>1)
34288000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34288000: system.cpu.rename: [tid:0]: Processing instruction [sn:107775] with PC (0x17d0c=>0x17d10).(0=>1).
34288000: system.cpu.rename: start rename src regs------------------------------------------------
34288000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 115
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 115
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 115
34288000: system.cpu.rename: [tid:0]:virtual Register 115 (phys: 115) is not allocated.
34288000: global: idx is 0, vir_src is 115, physical reg is not allocated yet
34288000: system.cpu.rename: start rename dst regs------------------------------------------------
34288000: system.cpu.rename: renameDestRegs checkpoint 0
34288000: global: get into unified rename func
34288000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34288000: global: Renamed reg IntRegClass{16} to vir reg 194 (194) old mapping was 115 (115)
34288000: system.cpu.rename: Dest Rename result[0] is 194
34288000: system.cpu.scoreboard: get into unset reg func reg id is 194
34288000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 194 phys_reg is NULL 0.
34288000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=105), [sn:107775]. PC (0x17d0c=>0x17d10).(0=>1)
34288000: global: idx is 0, renamd_virdest is 194, renamed_dest should be NULL and is 0, previous_rename is 115
34288000: system.cpu.rename: toIEWIndex inst pc is (0x17d0c=>0x17d10).(0=>1)
34288000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34288000: system.cpu.rename: [tid:0]: Processing instruction [sn:107776] with PC (0x17d10=>0x17d14).(0=>1).
34288000: system.cpu.rename: start rename src regs------------------------------------------------
34288000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 237
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 237
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 237
34288000: global: look up arch_reg is 10 , vir_reg is 237
34288000: global: lookup vir map for physical reg,vir_reg is 237 freelist freenum is 15
34288000: global: the phys_reg is 0x56f11f8, map size is 256
34288000: system.cpu.rename: [tid:0]: virtual Register 237 (flat: 237) is allocated.
34288000: global: [sn:107776] has 1 ready out of 1 sources. RTI 0)
34288000: global: [sn:1] canIssue <extra arg>%
34288000: global: idx is 0 , vir_renamed_src is 237, phys_renamed_src is 42
34288000: system.cpu.rename: start rename dst regs------------------------------------------------
34288000: system.cpu.rename: renameDestRegs checkpoint 0
34288000: global: get into unified rename func
34288000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34288000: global: Renamed reg IntRegClass{10} to vir reg 73 (73) old mapping was 237 (237)
34288000: system.cpu.rename: Dest Rename result[0] is 73
34288000: system.cpu.scoreboard: get into unset reg func reg id is 73
34288000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 73 phys_reg is NULL 0.
34288000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=106), [sn:107776]. PC (0x17d10=>0x17d14).(0=>1)
34288000: global: idx is 0, renamd_virdest is 73, renamed_dest should be NULL and is 0, previous_rename is 237
34288000: system.cpu.rename: toIEWIndex inst pc is (0x17d10=>0x17d14).(0=>1)
34288000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34288000: system.cpu.rename: [tid:0]: Processing instruction [sn:107777] with PC (0x17d14=>0x17d18).(0=>1).
34288000: system.cpu.rename: start rename src regs------------------------------------------------
34288000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 226
34288000: global: look up arch_reg is 12 , vir_reg is 226
34288000: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 15
34288000: global: the phys_reg is 0x56f1b1c, map size is 256
34288000: system.cpu.rename: [tid:0]: virtual Register 226 (flat: 226) is allocated.
34288000: global: [sn:107777] has 1 ready out of 2 sources. RTI 0)
34288000: global: [sn:0] canIssue <extra arg>%
34288000: global: idx is 0 , vir_renamed_src is 226, phys_renamed_src is 237
34288000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 194
34288000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 194
34288000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34288000: system.cpu.scoreboard: getreg phys_reg is 194
34288000: system.cpu.rename: [tid:0]:virtual Register 194 (phys: 194) is not allocated.
34288000: global: idx is 1, vir_src is 194, physical reg is not allocated yet
34288000: system.cpu.rename: start rename dst regs------------------------------------------------
34288000: system.cpu.rename: toIEWIndex inst pc is (0x17d14=>0x17d18).(0=>1)
34288000: system.cpu.rename: Activity this cycle.
34288000: system.cpu.rename: remove commited inst finish
34288000: system.cpu.iew: Issue: Processing [tid:0]
34288000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34288000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf0=>0x17cf4).(0=>1) [sn:107768] [tid:0] to IQ.
34288000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34288000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cf0=>0x17cf4).(0=>1), idx:31 [sn:107768]
34288000: system.cpu.iq: Adding instruction [sn:107768] PC (0x17cf0=>0x17cf4).(0=>1) to the IQ.
34288000: system.cpu.iq: iq checkpoint 0
34288000: system.cpu.iq: total_src_regs is 1
34288000: global: look up arch_reg is 10 , vir_reg is 237
34288000: global: lookup vir map for physical reg,vir_reg is 237 freelist freenum is 15
34288000: global: the phys_reg is 0x56f11f8, map size is 256
34288000: system.cpu.iq: Instruction PC (0x17cf0=>0x17cf4).(0=>1) has arch_reg 10 vir_src reg 237 phys_reg 42 that became ready before it reached the IQ.
34288000: global: idx is 0 , vir_renamed_src is 237, phys_renamed_src is 42
34288000: global: [sn:107768] has 1 ready out of 1 sources. RTI 0)
34288000: global: [sn:1] canIssue <extra arg>%
34288000: system.cpu.iq: iq checkpoint 1
34288000: system.cpu.iq: total dest regs is 1
34288000: system.cpu.iq: renamed vir reg is 69
34288000: system.cpu.iq: phys_reg is NULL
34288000: system.cpu.iq: iq checkpoint 2
34288000: global: Inst 0x17cf0 with index 828 had no SSID
34288000: system.cpu.memDep0: No dependency for inst PC (0x17cf0=>0x17cf4).(0=>1) [sn:107768].
34288000: system.cpu.memDep0: Adding instruction [sn:107768] to the ready list.
34288000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cf0=>0x17cf4).(0=>1) opclass:47 [sn:107768].
34288000: system.cpu.iew: add to iq end
34288000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf4=>0x17cf8).(0=>1) [sn:107769] [tid:0] to IQ.
34288000: system.cpu.iq: Adding instruction [sn:107769] PC (0x17cf4=>0x17cf8).(0=>1) to the IQ.
34288000: system.cpu.iq: iq checkpoint 0
34288000: system.cpu.iq: total_src_regs is 2
34288000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 69 that is being added to the dependency chain.
34288000: system.cpu.iq: iq checkpoint 1
34288000: system.cpu.iq: total dest regs is 1
34288000: system.cpu.iq: renamed vir reg is 162
34288000: system.cpu.iq: phys_reg is NULL
34288000: system.cpu.iq: iq checkpoint 2
34288000: system.cpu.iew: add to iq end
34288000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf8=>0x17cfc).(0=>1) [sn:107770] [tid:0] to IQ.
34288000: system.cpu.iq: Adding instruction [sn:107770] PC (0x17cf8=>0x17cfc).(0=>1) to the IQ.
34288000: system.cpu.iq: iq checkpoint 0
34288000: system.cpu.iq: total_src_regs is 2
34288000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 162 that is being added to the dependency chain.
34288000: system.cpu.iq: iq checkpoint 1
34288000: system.cpu.iq: total dest regs is 1
34288000: system.cpu.iq: renamed vir reg is 83
34288000: system.cpu.iq: phys_reg is NULL
34288000: system.cpu.iq: iq checkpoint 2
34288000: system.cpu.iew: add to iq end
34288000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cfc=>0x17d00).(0=>1) [sn:107771] [tid:0] to IQ.
34288000: system.cpu.iq: Adding instruction [sn:107771] PC (0x17cfc=>0x17d00).(0=>1) to the IQ.
34288000: system.cpu.iq: iq checkpoint 0
34288000: system.cpu.iq: total_src_regs is 1
34288000: system.cpu.iq: Instruction PC (0x17cfc=>0x17d00).(0=>1) has src reg 162 that is being added to the dependency chain.
34288000: system.cpu.iq: iq checkpoint 1
34288000: system.cpu.iq: total dest regs is 1
34288000: system.cpu.iq: renamed vir reg is 242
34288000: system.cpu.iq: phys_reg is NULL
34288000: system.cpu.iq: iq checkpoint 2
34288000: system.cpu.iew: add to iq end
34288000: system.cpu.iew: Execute: Executing instructions from IQ.
34288000: system.cpu.iew: Execute: Processing PC (0x17d08=>0x17d0c).(0=>1), [tid:0] [sn:107754].
34288000: system.cpu.iew: iew checkpoint 0
34288000: system.cpu.iew: iew checkpoint 1 before exe
34288000: global: RegFile: Access to int register 0, has data 0
34288000: global: RegFile: Access to int register 0, has data 0
34288000: system.cpu.iew: iew checkpoint 2 after exe
34288000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34288000: system.cpu.iew: Execute: Executing instructions from IQ.
34288000: system.cpu.iew: Execute: Processing PC (0x17cf4=>0x17cf8).(0=>1), [tid:0] [sn:107759].
34288000: system.cpu.iew: iew checkpoint 0
34288000: system.cpu.iew: iew checkpoint 1 before exe
34288000: global: RegFile: Access to int register 60, has data 0xa0a0a0a0a0a0a0a
34288000: global: RegFile: Access to int register 104, has data 0x5248442020203a65
34288000: global: the arch_reg is 15 , the vir reg is 170
34288000: global: look up arch_reg is 15 , vir_reg is 170
34288000: global: lookup vir map for physical reg,vir_reg is 170 freelist freenum is 15
34288000: global: the phys_reg is 0, map size is 256
34288000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34288000: global: get dest phys reg is 57
34288000: global: regval is 6359731566803562607
34288000: system.cpu: phys_reg is 57, val is 6359731566803562607
34288000: global: RegFile: Setting int register 57 to 0x58424e2a2a2a306f
34288000: global: setScalarResult
34288000: global: get into ~InstResult
34288000: system.cpu.iew: iew checkpoint 2 after exe
34288000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34288000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34288000: system.cpu.iew: Sending instructions to commit, [sn:107754] PC (0x17d08=>0x17d0c).(0=>1).
34288000: system.cpu.iq: Waking dependents of completed instruction.
34288000: system.cpu.iew: writebackInsts checkpoint 1
34288000: system.cpu.iew: Sending instructions to commit, [sn:107759] PC (0x17cf4=>0x17cf8).(0=>1).
34288000: system.cpu.iq: Waking dependents of completed instruction.
34288000: system.cpu.iq: Waking any dependents on vir_reg is 170(flat:170) and phys register 57 (IntRegClass).
34288000: system.cpu.iq: Waking up a dependent instruction, [sn:107761] PC (0x17cfc=>0x17d00).(0=>1).
34288000: global: reWritePhysRegs rewrite vir_reg 170 to phys_reg 57
34288000: global: [sn:107761] has 1 ready out of 1 sources. RTI 0)
34288000: global: [sn:1] canIssue <extra arg>%
34288000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cfc=>0x17d00).(0=>1) opclass:1 [sn:107761].
34288000: system.cpu.iq: addIfReady checkpoint 0
34288000: system.cpu.iq: Waking up a dependent instruction, [sn:107760] PC (0x17cf8=>0x17cfc).(0=>1).
34288000: global: reWritePhysRegs rewrite vir_reg 170 to phys_reg 57
34288000: global: [sn:107760] has 2 ready out of 2 sources. RTI 0)
34288000: global: [sn:1] canIssue <extra arg>%
34288000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf8=>0x17cfc).(0=>1) opclass:1 [sn:107760].
34288000: system.cpu.iq: addIfReady checkpoint 0
34288000: system.cpu.iew: writebackInsts checkpoint 1
34288000: system.cpu.iew: Setting virtual Destination Register 170
34288000: system.cpu.scoreboard: 1 setreg phys_reg is 170
34288000: system.cpu.scoreboard: Setting reg 170 as ready
34288000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34288000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf8=>0x17cfc).(0=>1) [sn:107760]
34288000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cfc=>0x17d00).(0=>1) [sn:107761]
34288000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107768]
34288000: system.cpu.memDep0: Issuing instruction PC 0x17cf0 [sn:107768].
34288000: system.cpu.iew: Processing [tid:0]
34288000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34288000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34288000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34288000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34288000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34288000: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 13 free entries.
34288000: system.cpu.iew: Activity this cycle.
34288000: system.cpu.commit: Getting instructions from Rename stage.
34288000: system.cpu.commit: Trying to commit instructions in the ROB.
34288000: system.cpu.commit: [tid:0]: Marking PC (0x17cf0=>0x17cf4).(0=>1), [sn:107758] ready within ROB.
34288000: system.cpu.commit: [tid:0]: Marking PC (0x17d08=>0x17d0c).(0=>1), [sn:107744] ready within ROB.
34288000: system.cpu.commit: [tid:0]: Marking PC (0x17d04=>0x17d08).(0=>1), [sn:107753] ready within ROB.
34288000: system.cpu.commit: [tid:0]: Marking PC (0x17d10=>0x17d14).(0=>1), [sn:107766] ready within ROB.
34288000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34288000: system.cpu.commit: [tid:0]: ROB has 152 insts & 40 free entries.
34288000: system.cpu: FullO3CPU tick checkpoint 0
34288000: system.cpu: FullO3CPU tick checkpoint 0.1
34288000: system.cpu: FullO3CPU tick checkpoint 0.2
34288000: system.cpu: FullO3CPU tick checkpoint 0.3
34288000: system.cpu: FullO3CPU tick checkpoint 0.4
34288000: global: ~DefaultIEWDefaultCommit()
34288000: global: DefaultIEWDefaultCommit()
34288000: system.cpu: FullO3CPU tick checkpoint 0.5
34288000: system.cpu: Activity: 10
34288000: system.cpu: FullO3CPU tick checkpoint 1
34288000: system.cpu: FullO3CPU tick checkpoint 2
34288000: system.cpu: Scheduling next tick!
34288500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34288500: system.cpu.fetch: Running stage.
34288500: system.cpu.fetch: There are no more threads available to fetch from.
34288500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34288500: system.cpu.decode: Processing [tid:0]
34288500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34288500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34288500: system.cpu.decode: [tid:0]: Processing instruction [sn:107778] with PC (0x17cf0=>0x17cf4).(0=>1)
34288500: system.cpu.decode: [tid:0]: Processing instruction [sn:107779] with PC (0x17cf4=>0x17cf8).(0=>1)
34288500: system.cpu.decode: [tid:0]: Processing instruction [sn:107780] with PC (0x17cf8=>0x17cfc).(0=>1)
34288500: system.cpu.decode: [tid:0]: Processing instruction [sn:107781] with PC (0x17cfc=>0x17d00).(0=>1)
34288500: system.cpu.decode: Activity this cycle.
34288500: system.cpu: Activity: 11
34288500: system.cpu.rename: Processing [tid:0]
34288500: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 40, Free LQ: 10, Free SQ: 13, FreeRM 31(119 224 255 31 0)
34288500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34288500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 1, loads dispatchedToLQ: 1
34288500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34288500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34288500: system.cpu.rename: remove commited inst finish
34288500: system.cpu.iew: Issue: Processing [tid:0]
34288500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34288500: system.cpu.iew: Execute: Executing instructions from IQ.
34288500: system.cpu.iew: Execute: Processing PC (0x17cf8=>0x17cfc).(0=>1), [tid:0] [sn:107760].
34288500: system.cpu.iew: iew checkpoint 0
34288500: system.cpu.iew: iew checkpoint 1 before exe
34288500: global: RegFile: Access to int register 57, has data 0x58424e2a2a2a306f
34288500: global: RegFile: Access to int register 22, has data 0xfefefefefefefeff
34288500: global: the arch_reg is 14 , the vir reg is 45
34288500: global: look up arch_reg is 14 , vir_reg is 45
34288500: global: lookup vir map for physical reg,vir_reg is 45 freelist freenum is 14
34288500: global: the phys_reg is 0, map size is 256
34288500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34288500: global: get dest phys reg is 190
34288500: global: regval is 6287391393965485934
34288500: system.cpu: phys_reg is 190, val is 6287391393965485934
34288500: global: RegFile: Setting int register 190 to 0x57414d2929292f6e
34288500: global: setScalarResult
34288500: global: get into ~InstResult
34288500: system.cpu.iew: iew checkpoint 2 after exe
34288500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34288500: system.cpu.iew: Execute: Executing instructions from IQ.
34288500: system.cpu.iew: Execute: Processing PC (0x17cfc=>0x17d00).(0=>1), [tid:0] [sn:107761].
34288500: system.cpu.iew: iew checkpoint 0
34288500: system.cpu.iew: iew checkpoint 1 before exe
34288500: global: RegFile: Access to int register 57, has data 0x58424e2a2a2a306f
34288500: global: the arch_reg is 15 , the vir reg is 2
34288500: global: look up arch_reg is 15 , vir_reg is 2
34288500: global: lookup vir map for physical reg,vir_reg is 2 freelist freenum is 13
34288500: global: the phys_reg is 0, map size is 256
34288500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34288500: global: get dest phys reg is 220
34288500: global: regval is 12087012506905989008
34288500: system.cpu: phys_reg is 220, val is 12087012506905989008
34288500: global: RegFile: Setting int register 220 to 0xa7bdb1d5d5d5cf90
34288500: global: setScalarResult
34288500: global: get into ~InstResult
34288500: system.cpu.iew: iew checkpoint 2 after exe
34288500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34288500: system.cpu.iew: Execute: Executing instructions from IQ.
34288500: system.cpu.iew: Execute: Processing PC (0x17cf0=>0x17cf4).(0=>1), [tid:0] [sn:107768].
34288500: system.cpu.iew: iew checkpoint 0
34288500: system.cpu.iew: Execute: Calculating address for memory reference.
34288500: system.cpu.iew: iew is load checkpoint 1
34288500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cf0=>0x17cf4).(0=>1), [sn:107768]
34288500: global: RegFile: Access to int register 42, has data 0x1baa8
34288500: system.cpu.iew.lsq.thread0: Read called, load idx: 31, store idx: 22, storeHead: 1 addr: 0xbaa8
34288500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107768] PC (0x17cf0=>0x17cf4).(0=>1)
34288500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34288500: system.cpu.iew: Sending instructions to commit, [sn:107760] PC (0x17cf8=>0x17cfc).(0=>1).
34288500: system.cpu.iq: Waking dependents of completed instruction.
34288500: system.cpu.iq: Waking any dependents on vir_reg is 45(flat:45) and phys register 190 (IntRegClass).
34288500: system.cpu.iq: Waking up a dependent instruction, [sn:107762] PC (0x17d00=>0x17d04).(0=>1).
34288500: global: reWritePhysRegs rewrite vir_reg 45 to phys_reg 190
34288500: global: [sn:107762] has 1 ready out of 2 sources. RTI 0)
34288500: global: [sn:0] canIssue <extra arg>%
34288500: system.cpu.iew: writebackInsts checkpoint 1
34288500: system.cpu.iew: Setting virtual Destination Register 45
34288500: system.cpu.scoreboard: 1 setreg phys_reg is 45
34288500: system.cpu.scoreboard: Setting reg 45 as ready
34288500: system.cpu.iew: Sending instructions to commit, [sn:107761] PC (0x17cfc=>0x17d00).(0=>1).
34288500: system.cpu.iq: Waking dependents of completed instruction.
34288500: system.cpu.iq: Waking any dependents on vir_reg is 2(flat:2) and phys register 220 (IntRegClass).
34288500: system.cpu.iq: Waking up a dependent instruction, [sn:107762] PC (0x17d00=>0x17d04).(0=>1).
34288500: global: reWritePhysRegs rewrite vir_reg 2 to phys_reg 220
34288500: global: [sn:107762] has 2 ready out of 2 sources. RTI 0)
34288500: global: [sn:1] canIssue <extra arg>%
34288500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d00=>0x17d04).(0=>1) opclass:1 [sn:107762].
34288500: system.cpu.iq: addIfReady checkpoint 0
34288500: system.cpu.iew: writebackInsts checkpoint 1
34288500: system.cpu.iew: Setting virtual Destination Register 2
34288500: system.cpu.scoreboard: 1 setreg phys_reg is 2
34288500: system.cpu.scoreboard: Setting reg 2 as ready
34288500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34288500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d00=>0x17d04).(0=>1) [sn:107762]
34288500: system.cpu.iew: Processing [tid:0]
34288500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34288500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34288500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34288500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34288500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34288500: system.cpu.iew: IQ has 22 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 13 free entries.
34288500: system.cpu.iew: Activity this cycle.
34288500: system.cpu.commit: Getting instructions from Rename stage.
34288500: system.cpu.commit: Inserting PC (0x17d00=>0x17d04).(0=>1) [sn:107772] [tid:0] into ROB.
34288500: system.cpu.rob: Adding inst PC (0x17d00=>0x17d04).(0=>1) to the ROB.
34288500: system.cpu.rob: [tid:0] Now has 153 instructions.
34288500: system.cpu.commit: Inserting PC (0x17d04=>0x17d08).(0=>1) [sn:107773] [tid:0] into ROB.
34288500: system.cpu.rob: Adding inst PC (0x17d04=>0x17d08).(0=>1) to the ROB.
34288500: system.cpu.rob: [tid:0] Now has 154 instructions.
34288500: system.cpu.commit: Inserting PC (0x17d08=>0x17d0c).(0=>1) [sn:107774] [tid:0] into ROB.
34288500: system.cpu.rob: Adding inst PC (0x17d08=>0x17d0c).(0=>1) to the ROB.
34288500: system.cpu.rob: [tid:0] Now has 155 instructions.
34288500: system.cpu.commit: Inserting PC (0x17d0c=>0x17d10).(0=>1) [sn:107775] [tid:0] into ROB.
34288500: system.cpu.rob: Adding inst PC (0x17d0c=>0x17d10).(0=>1) to the ROB.
34288500: system.cpu.rob: [tid:0] Now has 156 instructions.
34288500: system.cpu.commit: Inserting PC (0x17d10=>0x17d14).(0=>1) [sn:107776] [tid:0] into ROB.
34288500: system.cpu.rob: Adding inst PC (0x17d10=>0x17d14).(0=>1) to the ROB.
34288500: system.cpu.rob: [tid:0] Now has 157 instructions.
34288500: system.cpu.commit: Inserting PC (0x17d14=>0x17d18).(0=>1) [sn:107777] [tid:0] into ROB.
34288500: system.cpu.rob: Adding inst PC (0x17d14=>0x17d18).(0=>1) to the ROB.
34288500: system.cpu.rob: [tid:0] Now has 158 instructions.
34288500: system.cpu.commit: Trying to commit instructions in the ROB.
34288500: system.cpu.commit: [tid:0]: Marking PC (0x17d08=>0x17d0c).(0=>1), [sn:107754] ready within ROB.
34288500: system.cpu.commit: [tid:0]: Marking PC (0x17cf4=>0x17cf8).(0=>1), [sn:107759] ready within ROB.
34288500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34288500: system.cpu.commit: [tid:0]: ROB has 158 insts & 34 free entries.
34288500: system.cpu.commit: Activity This Cycle.
34288500: system.cpu: FullO3CPU tick checkpoint 0
34288500: system.cpu: FullO3CPU tick checkpoint 0.1
34288500: system.cpu: FullO3CPU tick checkpoint 0.2
34288500: system.cpu: FullO3CPU tick checkpoint 0.3
34288500: system.cpu: FullO3CPU tick checkpoint 0.4
34288500: global: ~DefaultIEWDefaultCommit()
34288500: global: DefaultIEWDefaultCommit()
34288500: system.cpu: FullO3CPU tick checkpoint 0.5
34288500: system.cpu: Activity: 10
34288500: system.cpu: FullO3CPU tick checkpoint 1
34288500: system.cpu: FullO3CPU tick checkpoint 2
34288500: system.cpu: Scheduling next tick!
34289000: system.cpu.icache_port: Fetch unit received timing
34289000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34289000: system.cpu: CPU already running.
34289000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34289000: system.cpu.fetch: Activating stage.
34289000: system.cpu: Activity: 11
34289000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34289000: system.cpu.fetch: Running stage.
34289000: system.cpu.fetch: Attempting to fetch from [tid:0]
34289000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34289000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34289000: global: Requesting bytes 0x00f777b3 from address 0x17d00
34289000: global: Decoding instruction 0x00f777b3 at address 0x17d00
34289000: global: DynInst: [sn:107782] Instruction created. Instcount for system.cpu = 163
34289000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d00 (0) created [sn:107782].
34289000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a5
34289000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34289000: global: Requesting bytes 0x00b7f7b3 from address 0x17d04
34289000: global: Decoding instruction 0x00b7f7b3 at address 0x17d04
34289000: global: DynInst: [sn:107783] Instruction created. Instcount for system.cpu = 164
34289000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d04 (0) created [sn:107783].
34289000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a5, a1
34289000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34289000: global: Requesting bytes 0xf80792e3 from address 0x17d08
34289000: global: Decoding instruction 0xf80792e3 at address 0x17d08
34289000: global: DynInst: [sn:107784] Instruction created. Instcount for system.cpu = 165
34289000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d08 (0) created [sn:107784].
34289000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, -124
34289000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34289000: system.cpu.fetch: [tid:0]: [sn:107784]:Branch predicted to be not taken.
34289000: system.cpu.fetch: [tid:0]: [sn:107784] Branch predicted to go to (0x17d0c=>0x17d10).(0=>1).
34289000: global: Requesting bytes 0xff880813 from address 0x17d0c
34289000: global: Decoding instruction 0xff880813 at address 0x17d0c
34289000: global: DynInst: [sn:107785] Instruction created. Instcount for system.cpu = 166
34289000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d0c (0) created [sn:107785].
34289000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a6, -8
34289000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34289000: global: Requesting bytes 0x00850513 from address 0x17d10
34289000: global: Decoding instruction 0x00850513 at address 0x17d10
34289000: global: DynInst: [sn:107786] Instruction created. Instcount for system.cpu = 167
34289000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d10 (0) created [sn:107786].
34289000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 8
34289000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34289000: global: Requesting bytes 0xfd066ee3 from address 0x17d14
34289000: global: Decoding instruction 0xfd066ee3 at address 0x17d14
34289000: global: DynInst: [sn:107787] Instruction created. Instcount for system.cpu = 168
34289000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d14 (0) created [sn:107787].
34289000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, -36
34289000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34289000: system.cpu.fetch: [tid:0]: [sn:107787]:  Branch predicted to be taken to (0x17cf0=>0x17cf4).(0=>1).
34289000: system.cpu.fetch: [tid:0]: [sn:107787] Branch predicted to go to (0x17cf0=>0x17cf4).(0=>1).
34289000: system.cpu.fetch: Branch detected with PC = (0x17d14=>0x17d18).(0=>1)
34289000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34289000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17cf0=>0x17cf4).(0=>1).
34289000: system.cpu.fetch: [tid:0] Fetching cache line 0x17cc0 for addr 0x17cf0
34289000: system.cpu: CPU already running.
34289000: system.cpu.fetch: Fetch: Doing instruction read.
34289000: system.cpu.fetch: [tid:0]: Doing Icache access.
34289000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34289000: system.cpu.fetch: Deactivating stage.
34289000: system.cpu: Activity: 10
34289000: system.cpu.fetch: [tid:0][sn:107782]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34289000: system.cpu.fetch: [tid:0][sn:107783]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34289000: system.cpu.fetch: [tid:0][sn:107784]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34289000: system.cpu.fetch: [tid:0][sn:107785]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34289000: system.cpu.fetch: [tid:0][sn:107786]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34289000: system.cpu.fetch: [tid:0][sn:107787]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34289000: system.cpu.fetch: Activity this cycle.
34289000: system.cpu: Activity: 11
34289000: system.cpu.decode: Processing [tid:0]
34289000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34289000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34289000: system.cpu.rename: Processing [tid:0]
34289000: system.cpu.rename: [tid:0]: Free IQ: 22, Free ROB: 34, Free LQ: 10, Free SQ: 13, FreeRM 31(119 224 255 31 0)
34289000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34289000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 0, loads dispatchedToLQ: 0
34289000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34289000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34289000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34289000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34289000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 0, loads dispatchedToLQ: 0
34289000: system.cpu.rename: [tid:0]: Processing instruction [sn:107778] with PC (0x17cf0=>0x17cf4).(0=>1).
34289000: system.cpu.rename: start rename src regs------------------------------------------------
34289000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 73
34289000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 73
34289000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34289000: system.cpu.scoreboard: getreg phys_reg is 73
34289000: system.cpu.rename: [tid:0]:virtual Register 73 (phys: 73) is not allocated.
34289000: global: idx is 0, vir_src is 73, physical reg is not allocated yet
34289000: system.cpu.rename: start rename dst regs------------------------------------------------
34289000: system.cpu.rename: renameDestRegs checkpoint 0
34289000: global: get into unified rename func
34289000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34289000: global: Renamed reg IntRegClass{15} to vir reg 198 (198) old mapping was 250 (250)
34289000: system.cpu.rename: Dest Rename result[0] is 198
34289000: system.cpu.scoreboard: get into unset reg func reg id is 198
34289000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 198 phys_reg is NULL 0.
34289000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=107), [sn:107778]. PC (0x17cf0=>0x17cf4).(0=>1)
34289000: global: idx is 0, renamd_virdest is 198, renamed_dest should be NULL and is 0, previous_rename is 250
34289000: system.cpu.rename: toIEWIndex inst pc is (0x17cf0=>0x17cf4).(0=>1)
34289000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34289000: system.cpu.rename: [tid:0]: Processing instruction [sn:107779] with PC (0x17cf4=>0x17cf8).(0=>1).
34289000: system.cpu.rename: start rename src regs------------------------------------------------
34289000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 236
34289000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 236
34289000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34289000: system.cpu.scoreboard: getreg phys_reg is 236
34289000: global: look up arch_reg is 13 , vir_reg is 236
34289000: global: lookup vir map for physical reg,vir_reg is 236 freelist freenum is 12
34289000: global: the phys_reg is 0x56f12d0, map size is 256
34289000: system.cpu.rename: [tid:0]: virtual Register 236 (flat: 236) is allocated.
34289000: global: [sn:107779] has 1 ready out of 2 sources. RTI 0)
34289000: global: [sn:0] canIssue <extra arg>%
34289000: global: idx is 0 , vir_renamed_src is 236, phys_renamed_src is 60
34289000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 198
34289000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 198
34289000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34289000: system.cpu.scoreboard: getreg phys_reg is 198
34289000: system.cpu.rename: [tid:0]:virtual Register 198 (phys: 198) is not allocated.
34289000: global: idx is 1, vir_src is 198, physical reg is not allocated yet
34289000: system.cpu.rename: start rename dst regs------------------------------------------------
34289000: system.cpu.rename: renameDestRegs checkpoint 0
34289000: global: get into unified rename func
34289000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34289000: global: Renamed reg IntRegClass{15} to vir reg 177 (177) old mapping was 198 (198)
34289000: system.cpu.rename: Dest Rename result[0] is 177
34289000: system.cpu.scoreboard: get into unset reg func reg id is 177
34289000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 177 phys_reg is NULL 0.
34289000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=108), [sn:107779]. PC (0x17cf4=>0x17cf8).(0=>1)
34289000: global: idx is 0, renamd_virdest is 177, renamed_dest should be NULL and is 0, previous_rename is 198
34289000: system.cpu.rename: toIEWIndex inst pc is (0x17cf4=>0x17cf8).(0=>1)
34289000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34289000: system.cpu.rename: [tid:0]: Processing instruction [sn:107780] with PC (0x17cf8=>0x17cfc).(0=>1).
34289000: system.cpu.rename: start rename src regs------------------------------------------------
34289000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 177
34289000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 177
34289000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34289000: system.cpu.scoreboard: getreg phys_reg is 177
34289000: system.cpu.rename: [tid:0]:virtual Register 177 (phys: 177) is not allocated.
34289000: global: idx is 0, vir_src is 177, physical reg is not allocated yet
34289000: system.cpu.rename: arch reg 6 [flat:6] renamed_virtual reg is 63
34289000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6,got vir reg 63
34289000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34289000: system.cpu.scoreboard: getreg phys_reg is 63
34289000: global: look up arch_reg is 6 , vir_reg is 63
34289000: global: lookup vir map for physical reg,vir_reg is 63 freelist freenum is 12
34289000: global: the phys_reg is 0x56f1108, map size is 256
34289000: system.cpu.rename: [tid:0]: virtual Register 63 (flat: 63) is allocated.
34289000: global: [sn:107780] has 1 ready out of 2 sources. RTI 0)
34289000: global: [sn:0] canIssue <extra arg>%
34289000: global: idx is 1 , vir_renamed_src is 63, phys_renamed_src is 22
34289000: system.cpu.rename: start rename dst regs------------------------------------------------
34289000: system.cpu.rename: renameDestRegs checkpoint 0
34289000: global: get into unified rename func
34289000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34289000: global: Renamed reg IntRegClass{14} to vir reg 167 (167) old mapping was 83 (83)
34289000: system.cpu.rename: Dest Rename result[0] is 167
34289000: system.cpu.scoreboard: get into unset reg func reg id is 167
34289000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 167 phys_reg is NULL 0.
34289000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=109), [sn:107780]. PC (0x17cf8=>0x17cfc).(0=>1)
34289000: global: idx is 0, renamd_virdest is 167, renamed_dest should be NULL and is 0, previous_rename is 83
34289000: system.cpu.rename: toIEWIndex inst pc is (0x17cf8=>0x17cfc).(0=>1)
34289000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34289000: system.cpu.rename: [tid:0]: Processing instruction [sn:107781] with PC (0x17cfc=>0x17d00).(0=>1).
34289000: system.cpu.rename: start rename src regs------------------------------------------------
34289000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 177
34289000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 177
34289000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34289000: system.cpu.scoreboard: getreg phys_reg is 177
34289000: system.cpu.rename: [tid:0]:virtual Register 177 (phys: 177) is not allocated.
34289000: global: idx is 0, vir_src is 177, physical reg is not allocated yet
34289000: system.cpu.rename: start rename dst regs------------------------------------------------
34289000: system.cpu.rename: renameDestRegs checkpoint 0
34289000: global: get into unified rename func
34289000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34289000: global: Renamed reg IntRegClass{15} to vir reg 57 (57) old mapping was 177 (177)
34289000: system.cpu.rename: Dest Rename result[0] is 57
34289000: system.cpu.scoreboard: get into unset reg func reg id is 57
34289000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 57 phys_reg is NULL 0.
34289000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=110), [sn:107781]. PC (0x17cfc=>0x17d00).(0=>1)
34289000: global: idx is 0, renamd_virdest is 57, renamed_dest should be NULL and is 0, previous_rename is 177
34289000: system.cpu.rename: toIEWIndex inst pc is (0x17cfc=>0x17d00).(0=>1)
34289000: system.cpu.rename: Activity this cycle.
34289000: system.cpu.rename: remove commited inst finish
34289000: system.cpu.iew: Issue: Processing [tid:0]
34289000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34289000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d00=>0x17d04).(0=>1) [sn:107772] [tid:0] to IQ.
34289000: system.cpu.iq: Adding instruction [sn:107772] PC (0x17d00=>0x17d04).(0=>1) to the IQ.
34289000: system.cpu.iq: iq checkpoint 0
34289000: system.cpu.iq: total_src_regs is 2
34289000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 83 that is being added to the dependency chain.
34289000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 242 that is being added to the dependency chain.
34289000: system.cpu.iq: iq checkpoint 1
34289000: system.cpu.iq: total dest regs is 1
34289000: system.cpu.iq: renamed vir reg is 134
34289000: system.cpu.iq: phys_reg is NULL
34289000: system.cpu.iq: iq checkpoint 2
34289000: system.cpu.iew: add to iq end
34289000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d04=>0x17d08).(0=>1) [sn:107773] [tid:0] to IQ.
34289000: system.cpu.iq: Adding instruction [sn:107773] PC (0x17d04=>0x17d08).(0=>1) to the IQ.
34289000: system.cpu.iq: iq checkpoint 0
34289000: system.cpu.iq: total_src_regs is 2
34289000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 134 that is being added to the dependency chain.
34289000: system.cpu.iq: iq checkpoint 1
34289000: system.cpu.iq: total dest regs is 1
34289000: system.cpu.iq: renamed vir reg is 250
34289000: system.cpu.iq: phys_reg is NULL
34289000: system.cpu.iq: iq checkpoint 2
34289000: system.cpu.iew: add to iq end
34289000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d08=>0x17d0c).(0=>1) [sn:107774] [tid:0] to IQ.
34289000: system.cpu.iq: Adding instruction [sn:107774] PC (0x17d08=>0x17d0c).(0=>1) to the IQ.
34289000: system.cpu.iq: iq checkpoint 0
34289000: system.cpu.iq: total_src_regs is 2
34289000: system.cpu.iq: Instruction PC (0x17d08=>0x17d0c).(0=>1) has src reg 250 that is being added to the dependency chain.
34289000: system.cpu.iq: iq checkpoint 1
34289000: system.cpu.iq: total dest regs is 0
34289000: system.cpu.iq: iq checkpoint 2
34289000: system.cpu.iew: add to iq end
34289000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d0c=>0x17d10).(0=>1) [sn:107775] [tid:0] to IQ.
34289000: system.cpu.iq: Adding instruction [sn:107775] PC (0x17d0c=>0x17d10).(0=>1) to the IQ.
34289000: system.cpu.iq: iq checkpoint 0
34289000: system.cpu.iq: total_src_regs is 1
34289000: system.cpu.iq: Instruction PC (0x17d0c=>0x17d10).(0=>1) has src reg 115 that is being added to the dependency chain.
34289000: system.cpu.iq: iq checkpoint 1
34289000: system.cpu.iq: total dest regs is 1
34289000: system.cpu.iq: renamed vir reg is 194
34289000: system.cpu.iq: phys_reg is NULL
34289000: system.cpu.iq: iq checkpoint 2
34289000: system.cpu.iew: add to iq end
34289000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d10=>0x17d14).(0=>1) [sn:107776] [tid:0] to IQ.
34289000: system.cpu.iq: Adding instruction [sn:107776] PC (0x17d10=>0x17d14).(0=>1) to the IQ.
34289000: system.cpu.iq: iq checkpoint 0
34289000: system.cpu.iq: total_src_regs is 1
34289000: system.cpu.iq: iq checkpoint 1
34289000: system.cpu.iq: total dest regs is 1
34289000: system.cpu.iq: renamed vir reg is 73
34289000: system.cpu.iq: phys_reg is NULL
34289000: system.cpu.iq: iq checkpoint 2
34289000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d10=>0x17d14).(0=>1) opclass:1 [sn:107776].
34289000: system.cpu.iq: addIfReady checkpoint 0
34289000: system.cpu.iew: add to iq end
34289000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d14=>0x17d18).(0=>1) [sn:107777] [tid:0] to IQ.
34289000: system.cpu.iq: Adding instruction [sn:107777] PC (0x17d14=>0x17d18).(0=>1) to the IQ.
34289000: system.cpu.iq: iq checkpoint 0
34289000: system.cpu.iq: total_src_regs is 2
34289000: system.cpu.iq: Instruction PC (0x17d14=>0x17d18).(0=>1) has src reg 194 that is being added to the dependency chain.
34289000: system.cpu.iq: iq checkpoint 1
34289000: system.cpu.iq: total dest regs is 0
34289000: system.cpu.iq: iq checkpoint 2
34289000: system.cpu.iew: add to iq end
34289000: system.cpu.iew: Execute: Executing instructions from IQ.
34289000: system.cpu.iew: Execute: Processing PC (0x17d00=>0x17d04).(0=>1), [tid:0] [sn:107762].
34289000: system.cpu.iew: iew checkpoint 0
34289000: system.cpu.iew: iew checkpoint 1 before exe
34289000: global: RegFile: Access to int register 190, has data 0x57414d2929292f6e
34289000: global: RegFile: Access to int register 220, has data 0xa7bdb1d5d5d5cf90
34289000: global: the arch_reg is 15 , the vir reg is 31
34289000: global: look up arch_reg is 15 , vir_reg is 31
34289000: global: lookup vir map for physical reg,vir_reg is 31 freelist freenum is 12
34289000: global: the phys_reg is 0, map size is 256
34289000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34289000: global: get dest phys reg is 202
34289000: global: regval is 504685737065647872
34289000: system.cpu: phys_reg is 202, val is 504685737065647872
34289000: global: RegFile: Setting int register 202 to 0x701010101010f00
34289000: global: setScalarResult
34289000: global: get into ~InstResult
34289000: system.cpu.iew: iew checkpoint 2 after exe
34289000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34289000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34289000: system.cpu.iew: Sending instructions to commit, [sn:107762] PC (0x17d00=>0x17d04).(0=>1).
34289000: system.cpu.iq: Waking dependents of completed instruction.
34289000: system.cpu.iq: Waking any dependents on vir_reg is 31(flat:31) and phys register 202 (IntRegClass).
34289000: system.cpu.iq: Waking up a dependent instruction, [sn:107763] PC (0x17d04=>0x17d08).(0=>1).
34289000: global: reWritePhysRegs rewrite vir_reg 31 to phys_reg 202
34289000: global: [sn:107763] has 2 ready out of 2 sources. RTI 0)
34289000: global: [sn:1] canIssue <extra arg>%
34289000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d04=>0x17d08).(0=>1) opclass:1 [sn:107763].
34289000: system.cpu.iq: addIfReady checkpoint 0
34289000: system.cpu.iew: writebackInsts checkpoint 1
34289000: system.cpu.iew: Setting virtual Destination Register 31
34289000: system.cpu.scoreboard: 1 setreg phys_reg is 31
34289000: system.cpu.scoreboard: Setting reg 31 as ready
34289000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34289000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d04=>0x17d08).(0=>1) [sn:107763]
34289000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d10=>0x17d14).(0=>1) [sn:107776]
34289000: system.cpu.iew: Processing [tid:0]
34289000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34289000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34289000: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34289000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34289000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34289000: system.cpu.iew: IQ has 18 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 13 free entries.
34289000: system.cpu.iew: Activity this cycle.
34289000: system.cpu.commit: Getting instructions from Rename stage.
34289000: system.cpu.commit: Trying to commit instructions in the ROB.
34289000: system.cpu.commit: [tid:0]: Marking PC (0x17cf8=>0x17cfc).(0=>1), [sn:107760] ready within ROB.
34289000: system.cpu.commit: [tid:0]: Marking PC (0x17cfc=>0x17d00).(0=>1), [sn:107761] ready within ROB.
34289000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34289000: system.cpu.commit: [tid:0]: ROB has 158 insts & 34 free entries.
34289000: system.cpu: FullO3CPU tick checkpoint 0
34289000: system.cpu: FullO3CPU tick checkpoint 0.1
34289000: system.cpu: FullO3CPU tick checkpoint 0.2
34289000: system.cpu: FullO3CPU tick checkpoint 0.3
34289000: system.cpu: FullO3CPU tick checkpoint 0.4
34289000: global: ~DefaultIEWDefaultCommit()
34289000: global: DefaultIEWDefaultCommit()
34289000: system.cpu: FullO3CPU tick checkpoint 0.5
34289000: system.cpu: Activity: 10
34289000: system.cpu: FullO3CPU tick checkpoint 1
34289000: system.cpu: FullO3CPU tick checkpoint 2
34289000: system.cpu: Scheduling next tick!
34289500: system.cpu: CPU already running.
34289500: global: the arch_reg is 15 , the vir reg is 69
34289500: global: look up arch_reg is 15 , vir_reg is 69
34289500: global: lookup vir map for physical reg,vir_reg is 69 freelist freenum is 11
34289500: global: the phys_reg is 0, map size is 256
34289500: global: get dest phys reg is 116
34289500: global: regval is 5773690924929667929
34289500: system.cpu: phys_reg is 116, val is 5773690924929667929
34289500: global: RegFile: Setting int register 116 to 0x5020454e4f545359
34289500: global: setScalarResult
34289500: global: get into ~InstResult
34289500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34289500: system.cpu.iew: Activity this cycle.
34289500: system.cpu: Activity: 11
34289500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34289500: system.cpu.fetch: Running stage.
34289500: system.cpu.fetch: There are no more threads available to fetch from.
34289500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34289500: system.cpu.decode: Processing [tid:0]
34289500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34289500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34289500: system.cpu.decode: [tid:0]: Processing instruction [sn:107782] with PC (0x17d00=>0x17d04).(0=>1)
34289500: system.cpu.decode: [tid:0]: Processing instruction [sn:107783] with PC (0x17d04=>0x17d08).(0=>1)
34289500: system.cpu.decode: [tid:0]: Processing instruction [sn:107784] with PC (0x17d08=>0x17d0c).(0=>1)
34289500: system.cpu.decode: [tid:0]: Processing instruction [sn:107785] with PC (0x17d0c=>0x17d10).(0=>1)
34289500: system.cpu.decode: [tid:0]: Processing instruction [sn:107786] with PC (0x17d10=>0x17d14).(0=>1)
34289500: system.cpu.decode: [tid:0]: Processing instruction [sn:107787] with PC (0x17d14=>0x17d18).(0=>1)
34289500: system.cpu.decode: Activity this cycle.
34289500: system.cpu.rename: Processing [tid:0]
34289500: system.cpu.rename: [tid:0]: Free IQ: 18, Free ROB: 34, Free LQ: 10, Free SQ: 13, FreeRM 31(115 224 255 31 0)
34289500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34289500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 1, loads dispatchedToLQ: 0
34289500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34289500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34289500: system.cpu.rename: remove commited inst finish
34289500: system.cpu.iew: Issue: Processing [tid:0]
34289500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34289500: system.cpu.iew: Execute: Executing instructions from IQ.
34289500: system.cpu.iew: Execute: Processing PC (0x17d04=>0x17d08).(0=>1), [tid:0] [sn:107763].
34289500: system.cpu.iew: iew checkpoint 0
34289500: system.cpu.iew: iew checkpoint 1 before exe
34289500: global: RegFile: Access to int register 202, has data 0x701010101010f00
34289500: global: RegFile: Access to int register 171, has data 0x8080808080808080
34289500: global: the arch_reg is 15 , the vir reg is 207
34289500: global: look up arch_reg is 15 , vir_reg is 207
34289500: global: lookup vir map for physical reg,vir_reg is 207 freelist freenum is 11
34289500: global: the phys_reg is 0, map size is 256
34289500: global: get dest phys reg is 0
34289500: global: regval is 0
34289500: system.cpu: phys_reg is 0, val is 0
34289500: global: RegFile: Setting int register 0 to 0
34289500: global: setScalarResult
34289500: global: get into ~InstResult
34289500: system.cpu.iew: iew checkpoint 2 after exe
34289500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34289500: system.cpu.iew: Execute: Executing instructions from IQ.
34289500: system.cpu.iew: Execute: Processing PC (0x17d10=>0x17d14).(0=>1), [tid:0] [sn:107776].
34289500: system.cpu.iew: iew checkpoint 0
34289500: system.cpu.iew: iew checkpoint 1 before exe
34289500: global: RegFile: Access to int register 42, has data 0x1baa8
34289500: global: the arch_reg is 10 , the vir reg is 73
34289500: global: look up arch_reg is 10 , vir_reg is 73
34289500: global: lookup vir map for physical reg,vir_reg is 73 freelist freenum is 11
34289500: global: the phys_reg is 0, map size is 256
34289500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34289500: global: get dest phys reg is 45
34289500: global: regval is 113328
34289500: system.cpu: phys_reg is 45, val is 113328
34289500: global: RegFile: Setting int register 45 to 0x1bab0
34289500: global: setScalarResult
34289500: global: get into ~InstResult
34289500: system.cpu.iew: iew checkpoint 2 after exe
34289500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34289500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34289500: system.cpu.iew: Sending instructions to commit, [sn:107768] PC (0x17cf0=>0x17cf4).(0=>1).
34289500: system.cpu.iq: Waking dependents of completed instruction.
34289500: system.cpu.iq: Completing mem instruction PC: (0x17cf0=>0x17cf4).(0=>1) [sn:107768]
34289500: system.cpu.memDep0: Completed mem instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107768].
34289500: system.cpu.iq: Waking any dependents on vir_reg is 69(flat:69) and phys register 116 (IntRegClass).
34289500: system.cpu.iq: Waking up a dependent instruction, [sn:107769] PC (0x17cf4=>0x17cf8).(0=>1).
34289500: global: reWritePhysRegs rewrite vir_reg 69 to phys_reg 116
34289500: global: [sn:107769] has 2 ready out of 2 sources. RTI 0)
34289500: global: [sn:1] canIssue <extra arg>%
34289500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf4=>0x17cf8).(0=>1) opclass:1 [sn:107769].
34289500: system.cpu.iq: addIfReady checkpoint 0
34289500: system.cpu.iew: writebackInsts checkpoint 1
34289500: system.cpu.iew: Setting virtual Destination Register 69
34289500: system.cpu.scoreboard: 1 setreg phys_reg is 69
34289500: system.cpu.scoreboard: Setting reg 69 as ready
34289500: system.cpu.iew: Sending instructions to commit, [sn:107763] PC (0x17d04=>0x17d08).(0=>1).
34289500: system.cpu.iq: Waking dependents of completed instruction.
34289500: system.cpu.iq: Waking any dependents on vir_reg is 207(flat:207) and phys register 0 (IntRegClass).
34289500: system.cpu.iq: Waking up a dependent instruction, [sn:107764] PC (0x17d08=>0x17d0c).(0=>1).
34289500: global: reWritePhysRegs rewrite vir_reg 207 to phys_reg 0
34289500: global: [sn:107764] has 2 ready out of 2 sources. RTI 0)
34289500: global: [sn:1] canIssue <extra arg>%
34289500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d08=>0x17d0c).(0=>1) opclass:1 [sn:107764].
34289500: system.cpu.iq: addIfReady checkpoint 0
34289500: system.cpu.iew: writebackInsts checkpoint 1
34289500: system.cpu.iew: Setting virtual Destination Register 207
34289500: system.cpu.scoreboard: 1 setreg phys_reg is 207
34289500: system.cpu.scoreboard: Setting reg 207 as ready
34289500: system.cpu.iew: Sending instructions to commit, [sn:107776] PC (0x17d10=>0x17d14).(0=>1).
34289500: system.cpu.iq: Waking dependents of completed instruction.
34289500: system.cpu.iq: Waking any dependents on vir_reg is 73(flat:73) and phys register 45 (IntRegClass).
34289500: system.cpu.iew: writebackInsts checkpoint 1
34289500: system.cpu.iew: Setting virtual Destination Register 73
34289500: system.cpu.scoreboard: 1 setreg phys_reg is 73
34289500: system.cpu.scoreboard: Setting reg 73 as ready
34289500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34289500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d08=>0x17d0c).(0=>1) [sn:107764]
34289500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf4=>0x17cf8).(0=>1) [sn:107769]
34289500: system.cpu.iew: Processing [tid:0]
34289500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34289500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34289500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34289500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34289500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 23
34289500: system.cpu.iew: IQ has 21 free entries (Can schedule: 0).  LQ has 10 free entries. SQ has 13 free entries.
34289500: system.cpu.iew: Activity this cycle.
34289500: system.cpu.commit: Getting instructions from Rename stage.
34289500: system.cpu.commit: Inserting PC (0x17cf0=>0x17cf4).(0=>1) [sn:107778] [tid:0] into ROB.
34289500: system.cpu.rob: Adding inst PC (0x17cf0=>0x17cf4).(0=>1) to the ROB.
34289500: system.cpu.rob: [tid:0] Now has 159 instructions.
34289500: system.cpu.commit: Inserting PC (0x17cf4=>0x17cf8).(0=>1) [sn:107779] [tid:0] into ROB.
34289500: system.cpu.rob: Adding inst PC (0x17cf4=>0x17cf8).(0=>1) to the ROB.
34289500: system.cpu.rob: [tid:0] Now has 160 instructions.
34289500: system.cpu.commit: Inserting PC (0x17cf8=>0x17cfc).(0=>1) [sn:107780] [tid:0] into ROB.
34289500: system.cpu.rob: Adding inst PC (0x17cf8=>0x17cfc).(0=>1) to the ROB.
34289500: system.cpu.rob: [tid:0] Now has 161 instructions.
34289500: system.cpu.commit: Inserting PC (0x17cfc=>0x17d00).(0=>1) [sn:107781] [tid:0] into ROB.
34289500: system.cpu.rob: Adding inst PC (0x17cfc=>0x17d00).(0=>1) to the ROB.
34289500: system.cpu.rob: [tid:0] Now has 162 instructions.
34289500: system.cpu.commit: Trying to commit instructions in the ROB.
34289500: system.cpu.commit: [tid:0]: Marking PC (0x17d00=>0x17d04).(0=>1), [sn:107762] ready within ROB.
34289500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34289500: system.cpu.commit: [tid:0]: ROB has 162 insts & 30 free entries.
34289500: system.cpu.commit: Activity This Cycle.
34289500: system.cpu: FullO3CPU tick checkpoint 0
34289500: system.cpu: FullO3CPU tick checkpoint 0.1
34289500: system.cpu: FullO3CPU tick checkpoint 0.2
34289500: system.cpu: FullO3CPU tick checkpoint 0.3
34289500: system.cpu: FullO3CPU tick checkpoint 0.4
34289500: global: ~DefaultIEWDefaultCommit()
34289500: global: DefaultIEWDefaultCommit()
34289500: system.cpu: FullO3CPU tick checkpoint 0.5
34289500: system.cpu: Activity: 10
34289500: system.cpu: FullO3CPU tick checkpoint 1
34289500: system.cpu: FullO3CPU tick checkpoint 2
34289500: system.cpu: Scheduling next tick!
34290000: system.cpu.icache_port: Fetch unit received timing
34290000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34290000: system.cpu: CPU already running.
34290000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34290000: system.cpu.fetch: Activating stage.
34290000: system.cpu: Activity: 11
34290000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34290000: system.cpu.fetch: Running stage.
34290000: system.cpu.fetch: Attempting to fetch from [tid:0]
34290000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34290000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34290000: global: Requesting bytes 0x00053783 from address 0x17cf0
34290000: global: Decoding instruction 0x00053783 at address 0x17cf0
34290000: global: DynInst: [sn:107788] Instruction created. Instcount for system.cpu = 169
34290000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf0 (0) created [sn:107788].
34290000: system.cpu.fetch: [tid:0]: Instruction is: ld a5, 0(a0)
34290000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34290000: global: Requesting bytes 0x00f6c7b3 from address 0x17cf4
34290000: global: Decoding instruction 0x00f6c7b3 at address 0x17cf4
34290000: global: DynInst: [sn:107789] Instruction created. Instcount for system.cpu = 170
34290000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf4 (0) created [sn:107789].
34290000: system.cpu.fetch: [tid:0]: Instruction is: xor a5, a3, a5
34290000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34290000: global: Requesting bytes 0x00678733 from address 0x17cf8
34290000: global: Decoding instruction 0x00678733 at address 0x17cf8
34290000: global: DynInst: [sn:107790] Instruction created. Instcount for system.cpu = 171
34290000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cf8 (0) created [sn:107790].
34290000: system.cpu.fetch: [tid:0]: Instruction is: add a4, a5, t1
34290000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34290000: global: Requesting bytes 0xfff7c793 from address 0x17cfc
34290000: global: Decoding instruction 0xfff7c793 at address 0x17cfc
34290000: global: DynInst: [sn:107791] Instruction created. Instcount for system.cpu = 172
34290000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cfc (0) created [sn:107791].
34290000: system.cpu.fetch: [tid:0]: Instruction is: xori a5, a5, 18446744073709551615
34290000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34290000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17d00=>0x17d04).(0=>1).
34290000: system.cpu.fetch: [tid:0] Fetching cache line 0x17d00 for addr 0x17d00
34290000: system.cpu: CPU already running.
34290000: system.cpu.fetch: Fetch: Doing instruction read.
34290000: system.cpu.fetch: [tid:0]: Doing Icache access.
34290000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34290000: system.cpu.fetch: Deactivating stage.
34290000: system.cpu: Activity: 10
34290000: system.cpu.fetch: [tid:0][sn:107788]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34290000: system.cpu.fetch: [tid:0][sn:107789]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34290000: system.cpu.fetch: [tid:0][sn:107790]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34290000: system.cpu.fetch: [tid:0][sn:107791]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34290000: system.cpu.fetch: Activity this cycle.
34290000: system.cpu: Activity: 11
34290000: system.cpu.decode: Processing [tid:0]
34290000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34290000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34290000: system.cpu.rename: Processing [tid:0]
34290000: system.cpu.rename: [tid:0]: Free IQ: 21, Free ROB: 30, Free LQ: 10, Free SQ: 13, FreeRM 31(115 224 255 31 0)
34290000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34290000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 10, loadsInProgress: 1, loads dispatchedToLQ: 0
34290000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34290000: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34290000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34290000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34290000: system.cpu.rename: [tid:0]: Processing instruction [sn:107782] with PC (0x17d00=>0x17d04).(0=>1).
34290000: system.cpu.rename: start rename src regs------------------------------------------------
34290000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 167
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 167
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 167
34290000: system.cpu.rename: [tid:0]:virtual Register 167 (phys: 167) is not allocated.
34290000: global: idx is 0, vir_src is 167, physical reg is not allocated yet
34290000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 57
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 57
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 57
34290000: system.cpu.rename: [tid:0]:virtual Register 57 (phys: 57) is not allocated.
34290000: global: idx is 1, vir_src is 57, physical reg is not allocated yet
34290000: system.cpu.rename: start rename dst regs------------------------------------------------
34290000: system.cpu.rename: renameDestRegs checkpoint 0
34290000: global: get into unified rename func
34290000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34290000: global: Renamed reg IntRegClass{15} to vir reg 65 (65) old mapping was 57 (57)
34290000: system.cpu.rename: Dest Rename result[0] is 65
34290000: system.cpu.scoreboard: get into unset reg func reg id is 65
34290000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 65 phys_reg is NULL 0.
34290000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=111), [sn:107782]. PC (0x17d00=>0x17d04).(0=>1)
34290000: global: idx is 0, renamd_virdest is 65, renamed_dest should be NULL and is 0, previous_rename is 57
34290000: system.cpu.rename: toIEWIndex inst pc is (0x17d00=>0x17d04).(0=>1)
34290000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34290000: system.cpu.rename: [tid:0]: Processing instruction [sn:107783] with PC (0x17d04=>0x17d08).(0=>1).
34290000: system.cpu.rename: start rename src regs------------------------------------------------
34290000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 65
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 65
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 65
34290000: system.cpu.rename: [tid:0]:virtual Register 65 (phys: 65) is not allocated.
34290000: global: idx is 0, vir_src is 65, physical reg is not allocated yet
34290000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 235
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 235
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 235
34290000: global: look up arch_reg is 11 , vir_reg is 235
34290000: global: lookup vir map for physical reg,vir_reg is 235 freelist freenum is 10
34290000: global: the phys_reg is 0x56f1804, map size is 256
34290000: system.cpu.rename: [tid:0]: virtual Register 235 (flat: 235) is allocated.
34290000: global: [sn:107783] has 1 ready out of 2 sources. RTI 0)
34290000: global: [sn:0] canIssue <extra arg>%
34290000: global: idx is 1 , vir_renamed_src is 235, phys_renamed_src is 171
34290000: system.cpu.rename: start rename dst regs------------------------------------------------
34290000: system.cpu.rename: renameDestRegs checkpoint 0
34290000: global: get into unified rename func
34290000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34290000: global: Renamed reg IntRegClass{15} to vir reg 60 (60) old mapping was 65 (65)
34290000: system.cpu.rename: Dest Rename result[0] is 60
34290000: system.cpu.scoreboard: get into unset reg func reg id is 60
34290000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 60 phys_reg is NULL 0.
34290000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=112), [sn:107783]. PC (0x17d04=>0x17d08).(0=>1)
34290000: global: idx is 0, renamd_virdest is 60, renamed_dest should be NULL and is 0, previous_rename is 65
34290000: system.cpu.rename: toIEWIndex inst pc is (0x17d04=>0x17d08).(0=>1)
34290000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34290000: system.cpu.rename: [tid:0]: Processing instruction [sn:107784] with PC (0x17d08=>0x17d0c).(0=>1).
34290000: system.cpu.rename: start rename src regs------------------------------------------------
34290000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 60
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 60
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 60
34290000: system.cpu.rename: [tid:0]:virtual Register 60 (phys: 60) is not allocated.
34290000: global: idx is 0, vir_src is 60, physical reg is not allocated yet
34290000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 0
34290000: global: look up arch_reg is 0 , vir_reg is 0
34290000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 10
34290000: global: the phys_reg is 0x56f1000, map size is 256
34290000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34290000: global: [sn:107784] has 1 ready out of 2 sources. RTI 0)
34290000: global: [sn:0] canIssue <extra arg>%
34290000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34290000: system.cpu.rename: start rename dst regs------------------------------------------------
34290000: system.cpu.rename: toIEWIndex inst pc is (0x17d08=>0x17d0c).(0=>1)
34290000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34290000: system.cpu.rename: [tid:0]: Processing instruction [sn:107785] with PC (0x17d0c=>0x17d10).(0=>1).
34290000: system.cpu.rename: start rename src regs------------------------------------------------
34290000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 194
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 194
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 194
34290000: system.cpu.rename: [tid:0]:virtual Register 194 (phys: 194) is not allocated.
34290000: global: idx is 0, vir_src is 194, physical reg is not allocated yet
34290000: system.cpu.rename: start rename dst regs------------------------------------------------
34290000: system.cpu.rename: renameDestRegs checkpoint 0
34290000: global: get into unified rename func
34290000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34290000: global: Renamed reg IntRegClass{16} to vir reg 135 (135) old mapping was 194 (194)
34290000: system.cpu.rename: Dest Rename result[0] is 135
34290000: system.cpu.scoreboard: get into unset reg func reg id is 135
34290000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 135 phys_reg is NULL 0.
34290000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=113), [sn:107785]. PC (0x17d0c=>0x17d10).(0=>1)
34290000: global: idx is 0, renamd_virdest is 135, renamed_dest should be NULL and is 0, previous_rename is 194
34290000: system.cpu.rename: toIEWIndex inst pc is (0x17d0c=>0x17d10).(0=>1)
34290000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34290000: system.cpu.rename: [tid:0]: Processing instruction [sn:107786] with PC (0x17d10=>0x17d14).(0=>1).
34290000: system.cpu.rename: start rename src regs------------------------------------------------
34290000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 73
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 73
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 73
34290000: global: look up arch_reg is 10 , vir_reg is 73
34290000: global: lookup vir map for physical reg,vir_reg is 73 freelist freenum is 10
34290000: global: the phys_reg is 0x56f121c, map size is 256
34290000: system.cpu.rename: [tid:0]: virtual Register 73 (flat: 73) is allocated.
34290000: global: [sn:107786] has 1 ready out of 1 sources. RTI 0)
34290000: global: [sn:1] canIssue <extra arg>%
34290000: global: idx is 0 , vir_renamed_src is 73, phys_renamed_src is 45
34290000: system.cpu.rename: start rename dst regs------------------------------------------------
34290000: system.cpu.rename: renameDestRegs checkpoint 0
34290000: global: get into unified rename func
34290000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34290000: global: Renamed reg IntRegClass{10} to vir reg 218 (218) old mapping was 73 (73)
34290000: system.cpu.rename: Dest Rename result[0] is 218
34290000: system.cpu.scoreboard: get into unset reg func reg id is 218
34290000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 218 phys_reg is NULL 0.
34290000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=114), [sn:107786]. PC (0x17d10=>0x17d14).(0=>1)
34290000: global: idx is 0, renamd_virdest is 218, renamed_dest should be NULL and is 0, previous_rename is 73
34290000: system.cpu.rename: toIEWIndex inst pc is (0x17d10=>0x17d14).(0=>1)
34290000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34290000: system.cpu.rename: [tid:0]: Processing instruction [sn:107787] with PC (0x17d14=>0x17d18).(0=>1).
34290000: system.cpu.rename: start rename src regs------------------------------------------------
34290000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 226
34290000: global: look up arch_reg is 12 , vir_reg is 226
34290000: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 10
34290000: global: the phys_reg is 0x56f1b1c, map size is 256
34290000: system.cpu.rename: [tid:0]: virtual Register 226 (flat: 226) is allocated.
34290000: global: [sn:107787] has 1 ready out of 2 sources. RTI 0)
34290000: global: [sn:0] canIssue <extra arg>%
34290000: global: idx is 0 , vir_renamed_src is 226, phys_renamed_src is 237
34290000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 135
34290000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 135
34290000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34290000: system.cpu.scoreboard: getreg phys_reg is 135
34290000: system.cpu.rename: [tid:0]:virtual Register 135 (phys: 135) is not allocated.
34290000: global: idx is 1, vir_src is 135, physical reg is not allocated yet
34290000: system.cpu.rename: start rename dst regs------------------------------------------------
34290000: system.cpu.rename: toIEWIndex inst pc is (0x17d14=>0x17d18).(0=>1)
34290000: system.cpu.rename: Activity this cycle.
34290000: system.cpu.rename: remove commited inst finish
34290000: system.cpu.iew: Issue: Processing [tid:0]
34290000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34290000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf0=>0x17cf4).(0=>1) [sn:107778] [tid:0] to IQ.
34290000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34290000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cf0=>0x17cf4).(0=>1), idx:32 [sn:107778]
34290000: system.cpu.iq: Adding instruction [sn:107778] PC (0x17cf0=>0x17cf4).(0=>1) to the IQ.
34290000: system.cpu.iq: iq checkpoint 0
34290000: system.cpu.iq: total_src_regs is 1
34290000: global: look up arch_reg is 10 , vir_reg is 73
34290000: global: lookup vir map for physical reg,vir_reg is 73 freelist freenum is 10
34290000: global: the phys_reg is 0x56f121c, map size is 256
34290000: system.cpu.iq: Instruction PC (0x17cf0=>0x17cf4).(0=>1) has arch_reg 10 vir_src reg 73 phys_reg 45 that became ready before it reached the IQ.
34290000: global: idx is 0 , vir_renamed_src is 73, phys_renamed_src is 45
34290000: global: [sn:107778] has 1 ready out of 1 sources. RTI 0)
34290000: global: [sn:1] canIssue <extra arg>%
34290000: system.cpu.iq: iq checkpoint 1
34290000: system.cpu.iq: total dest regs is 1
34290000: system.cpu.iq: renamed vir reg is 198
34290000: system.cpu.iq: phys_reg is NULL
34290000: system.cpu.iq: iq checkpoint 2
34290000: global: Inst 0x17cf0 with index 828 had no SSID
34290000: system.cpu.memDep0: No dependency for inst PC (0x17cf0=>0x17cf4).(0=>1) [sn:107778].
34290000: system.cpu.memDep0: Adding instruction [sn:107778] to the ready list.
34290000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cf0=>0x17cf4).(0=>1) opclass:47 [sn:107778].
34290000: system.cpu.iew: add to iq end
34290000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf4=>0x17cf8).(0=>1) [sn:107779] [tid:0] to IQ.
34290000: system.cpu.iq: Adding instruction [sn:107779] PC (0x17cf4=>0x17cf8).(0=>1) to the IQ.
34290000: system.cpu.iq: iq checkpoint 0
34290000: system.cpu.iq: total_src_regs is 2
34290000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 198 that is being added to the dependency chain.
34290000: system.cpu.iq: iq checkpoint 1
34290000: system.cpu.iq: total dest regs is 1
34290000: system.cpu.iq: renamed vir reg is 177
34290000: system.cpu.iq: phys_reg is NULL
34290000: system.cpu.iq: iq checkpoint 2
34290000: system.cpu.iew: add to iq end
34290000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf8=>0x17cfc).(0=>1) [sn:107780] [tid:0] to IQ.
34290000: system.cpu.iq: Adding instruction [sn:107780] PC (0x17cf8=>0x17cfc).(0=>1) to the IQ.
34290000: system.cpu.iq: iq checkpoint 0
34290000: system.cpu.iq: total_src_regs is 2
34290000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 177 that is being added to the dependency chain.
34290000: system.cpu.iq: iq checkpoint 1
34290000: system.cpu.iq: total dest regs is 1
34290000: system.cpu.iq: renamed vir reg is 167
34290000: system.cpu.iq: phys_reg is NULL
34290000: system.cpu.iq: iq checkpoint 2
34290000: system.cpu.iew: add to iq end
34290000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cfc=>0x17d00).(0=>1) [sn:107781] [tid:0] to IQ.
34290000: system.cpu.iq: Adding instruction [sn:107781] PC (0x17cfc=>0x17d00).(0=>1) to the IQ.
34290000: system.cpu.iq: iq checkpoint 0
34290000: system.cpu.iq: total_src_regs is 1
34290000: system.cpu.iq: Instruction PC (0x17cfc=>0x17d00).(0=>1) has src reg 177 that is being added to the dependency chain.
34290000: system.cpu.iq: iq checkpoint 1
34290000: system.cpu.iq: total dest regs is 1
34290000: system.cpu.iq: renamed vir reg is 57
34290000: system.cpu.iq: phys_reg is NULL
34290000: system.cpu.iq: iq checkpoint 2
34290000: system.cpu.iew: add to iq end
34290000: system.cpu.iew: Execute: Executing instructions from IQ.
34290000: system.cpu.iew: Execute: Processing PC (0x17d08=>0x17d0c).(0=>1), [tid:0] [sn:107764].
34290000: system.cpu.iew: iew checkpoint 0
34290000: system.cpu.iew: iew checkpoint 1 before exe
34290000: global: RegFile: Access to int register 0, has data 0
34290000: global: RegFile: Access to int register 0, has data 0
34290000: system.cpu.iew: iew checkpoint 2 after exe
34290000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34290000: system.cpu.iew: Execute: Executing instructions from IQ.
34290000: system.cpu.iew: Execute: Processing PC (0x17cf4=>0x17cf8).(0=>1), [tid:0] [sn:107769].
34290000: system.cpu.iew: iew checkpoint 0
34290000: system.cpu.iew: iew checkpoint 1 before exe
34290000: global: RegFile: Access to int register 60, has data 0xa0a0a0a0a0a0a0a
34290000: global: RegFile: Access to int register 116, has data 0x5020454e4f545359
34290000: global: the arch_reg is 15 , the vir reg is 162
34290000: global: look up arch_reg is 15 , vir_reg is 162
34290000: global: lookup vir map for physical reg,vir_reg is 162 freelist freenum is 10
34290000: global: the phys_reg is 0, map size is 256
34290000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34290000: global: get dest phys reg is 212
34290000: global: regval is 6497092567075543379
34290000: system.cpu: phys_reg is 212, val is 6497092567075543379
34290000: global: RegFile: Setting int register 212 to 0x5a2a4f44455e5953
34290000: global: setScalarResult
34290000: global: get into ~InstResult
34290000: system.cpu.iew: iew checkpoint 2 after exe
34290000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34290000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34290000: system.cpu.iew: Sending instructions to commit, [sn:107764] PC (0x17d08=>0x17d0c).(0=>1).
34290000: system.cpu.iq: Waking dependents of completed instruction.
34290000: system.cpu.iew: writebackInsts checkpoint 1
34290000: system.cpu.iew: Sending instructions to commit, [sn:107769] PC (0x17cf4=>0x17cf8).(0=>1).
34290000: system.cpu.iq: Waking dependents of completed instruction.
34290000: system.cpu.iq: Waking any dependents on vir_reg is 162(flat:162) and phys register 212 (IntRegClass).
34290000: system.cpu.iq: Waking up a dependent instruction, [sn:107771] PC (0x17cfc=>0x17d00).(0=>1).
34290000: global: reWritePhysRegs rewrite vir_reg 162 to phys_reg 212
34290000: global: [sn:107771] has 1 ready out of 1 sources. RTI 0)
34290000: global: [sn:1] canIssue <extra arg>%
34290000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cfc=>0x17d00).(0=>1) opclass:1 [sn:107771].
34290000: system.cpu.iq: addIfReady checkpoint 0
34290000: system.cpu.iq: Waking up a dependent instruction, [sn:107770] PC (0x17cf8=>0x17cfc).(0=>1).
34290000: global: reWritePhysRegs rewrite vir_reg 162 to phys_reg 212
34290000: global: [sn:107770] has 2 ready out of 2 sources. RTI 0)
34290000: global: [sn:1] canIssue <extra arg>%
34290000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf8=>0x17cfc).(0=>1) opclass:1 [sn:107770].
34290000: system.cpu.iq: addIfReady checkpoint 0
34290000: system.cpu.iew: writebackInsts checkpoint 1
34290000: system.cpu.iew: Setting virtual Destination Register 162
34290000: system.cpu.scoreboard: 1 setreg phys_reg is 162
34290000: system.cpu.scoreboard: Setting reg 162 as ready
34290000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34290000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf8=>0x17cfc).(0=>1) [sn:107770]
34290000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cfc=>0x17d00).(0=>1) [sn:107771]
34290000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107778]
34290000: system.cpu.memDep0: Issuing instruction PC 0x17cf0 [sn:107778].
34290000: system.cpu.iew: Processing [tid:0]
34290000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34290000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34290000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34290000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34290000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34290000: system.cpu.iew: IQ has 19 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 13 free entries.
34290000: system.cpu.iew: Activity this cycle.
34290000: system.cpu.commit: Getting instructions from Rename stage.
34290000: system.cpu.commit: Trying to commit instructions in the ROB.
34290000: system.cpu.commit: [tid:0]: Marking PC (0x17cf0=>0x17cf4).(0=>1), [sn:107768] ready within ROB.
34290000: system.cpu.commit: [tid:0]: Marking PC (0x17d04=>0x17d08).(0=>1), [sn:107763] ready within ROB.
34290000: system.cpu.commit: [tid:0]: Marking PC (0x17d10=>0x17d14).(0=>1), [sn:107776] ready within ROB.
34290000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34290000: system.cpu.commit: [tid:0]: ROB has 162 insts & 30 free entries.
34290000: system.cpu: FullO3CPU tick checkpoint 0
34290000: system.cpu: FullO3CPU tick checkpoint 0.1
34290000: system.cpu: FullO3CPU tick checkpoint 0.2
34290000: system.cpu: FullO3CPU tick checkpoint 0.3
34290000: system.cpu: FullO3CPU tick checkpoint 0.4
34290000: global: ~DefaultIEWDefaultCommit()
34290000: global: DefaultIEWDefaultCommit()
34290000: system.cpu: FullO3CPU tick checkpoint 0.5
34290000: system.cpu: Activity: 10
34290000: system.cpu: FullO3CPU tick checkpoint 1
34290000: system.cpu: FullO3CPU tick checkpoint 2
34290000: system.cpu: Scheduling next tick!
34290500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34290500: system.cpu.fetch: Running stage.
34290500: system.cpu.fetch: There are no more threads available to fetch from.
34290500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34290500: system.cpu.decode: Processing [tid:0]
34290500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34290500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34290500: system.cpu.decode: [tid:0]: Processing instruction [sn:107788] with PC (0x17cf0=>0x17cf4).(0=>1)
34290500: system.cpu.decode: [tid:0]: Processing instruction [sn:107789] with PC (0x17cf4=>0x17cf8).(0=>1)
34290500: system.cpu.decode: [tid:0]: Processing instruction [sn:107790] with PC (0x17cf8=>0x17cfc).(0=>1)
34290500: system.cpu.decode: [tid:0]: Processing instruction [sn:107791] with PC (0x17cfc=>0x17d00).(0=>1)
34290500: system.cpu.decode: Activity this cycle.
34290500: system.cpu: Activity: 11
34290500: system.cpu.rename: Processing [tid:0]
34290500: system.cpu.rename: [tid:0]: Free IQ: 19, Free ROB: 30, Free LQ: 9, Free SQ: 13, FreeRM 31(111 224 255 31 0)
34290500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34290500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 1
34290500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34290500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34290500: system.cpu.rename: remove commited inst finish
34290500: system.cpu.iew: Issue: Processing [tid:0]
34290500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34290500: system.cpu.iew: Execute: Executing instructions from IQ.
34290500: system.cpu.iew: Execute: Processing PC (0x17cf8=>0x17cfc).(0=>1), [tid:0] [sn:107770].
34290500: system.cpu.iew: iew checkpoint 0
34290500: system.cpu.iew: iew checkpoint 1 before exe
34290500: global: RegFile: Access to int register 212, has data 0x5a2a4f44455e5953
34290500: global: RegFile: Access to int register 22, has data 0xfefefefefefefeff
34290500: global: the arch_reg is 14 , the vir reg is 83
34290500: global: look up arch_reg is 14 , vir_reg is 83
34290500: global: lookup vir map for physical reg,vir_reg is 83 freelist freenum is 9
34290500: global: the phys_reg is 0, map size is 256
34290500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34290500: global: get dest phys reg is 64
34290500: global: regval is 6424752394237466706
34290500: system.cpu: phys_reg is 64, val is 6424752394237466706
34290500: global: RegFile: Setting int register 64 to 0x59294e43445d5852
34290500: global: setScalarResult
34290500: global: get into ~InstResult
34290500: system.cpu.iew: iew checkpoint 2 after exe
34290500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34290500: system.cpu.iew: Execute: Executing instructions from IQ.
34290500: system.cpu.iew: Execute: Processing PC (0x17cfc=>0x17d00).(0=>1), [tid:0] [sn:107771].
34290500: system.cpu.iew: iew checkpoint 0
34290500: system.cpu.iew: iew checkpoint 1 before exe
34290500: global: RegFile: Access to int register 212, has data 0x5a2a4f44455e5953
34290500: global: the arch_reg is 15 , the vir reg is 242
34290500: global: look up arch_reg is 15 , vir_reg is 242
34290500: global: lookup vir map for physical reg,vir_reg is 242 freelist freenum is 8
34290500: global: the phys_reg is 0, map size is 256
34290500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34290500: global: get dest phys reg is 101
34290500: global: regval is 11949651506634008236
34290500: system.cpu: phys_reg is 101, val is 11949651506634008236
34290500: global: RegFile: Setting int register 101 to 0xa5d5b0bbbaa1a6ac
34290500: global: setScalarResult
34290500: global: get into ~InstResult
34290500: system.cpu.iew: iew checkpoint 2 after exe
34290500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34290500: system.cpu.iew: Execute: Executing instructions from IQ.
34290500: system.cpu.iew: Execute: Processing PC (0x17cf0=>0x17cf4).(0=>1), [tid:0] [sn:107778].
34290500: system.cpu.iew: iew checkpoint 0
34290500: system.cpu.iew: Execute: Calculating address for memory reference.
34290500: system.cpu.iew: iew is load checkpoint 1
34290500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cf0=>0x17cf4).(0=>1), [sn:107778]
34290500: global: RegFile: Access to int register 45, has data 0x1bab0
34290500: system.cpu.iew.lsq.thread0: Read called, load idx: -1, store idx: 22, storeHead: 1 addr: 0xbab0
34290500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107778] PC (0x17cf0=>0x17cf4).(0=>1)
34290500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34290500: system.cpu.iew: Sending instructions to commit, [sn:107770] PC (0x17cf8=>0x17cfc).(0=>1).
34290500: system.cpu.iq: Waking dependents of completed instruction.
34290500: system.cpu.iq: Waking any dependents on vir_reg is 83(flat:83) and phys register 64 (IntRegClass).
34290500: system.cpu.iq: Waking up a dependent instruction, [sn:107772] PC (0x17d00=>0x17d04).(0=>1).
34290500: global: reWritePhysRegs rewrite vir_reg 83 to phys_reg 64
34290500: global: [sn:107772] has 1 ready out of 2 sources. RTI 0)
34290500: global: [sn:0] canIssue <extra arg>%
34290500: system.cpu.iew: writebackInsts checkpoint 1
34290500: system.cpu.iew: Setting virtual Destination Register 83
34290500: system.cpu.scoreboard: 1 setreg phys_reg is 83
34290500: system.cpu.scoreboard: Setting reg 83 as ready
34290500: system.cpu.iew: Sending instructions to commit, [sn:107771] PC (0x17cfc=>0x17d00).(0=>1).
34290500: system.cpu.iq: Waking dependents of completed instruction.
34290500: system.cpu.iq: Waking any dependents on vir_reg is 242(flat:242) and phys register 101 (IntRegClass).
34290500: system.cpu.iq: Waking up a dependent instruction, [sn:107772] PC (0x17d00=>0x17d04).(0=>1).
34290500: global: reWritePhysRegs rewrite vir_reg 242 to phys_reg 101
34290500: global: [sn:107772] has 2 ready out of 2 sources. RTI 0)
34290500: global: [sn:1] canIssue <extra arg>%
34290500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d00=>0x17d04).(0=>1) opclass:1 [sn:107772].
34290500: system.cpu.iq: addIfReady checkpoint 0
34290500: system.cpu.iew: writebackInsts checkpoint 1
34290500: system.cpu.iew: Setting virtual Destination Register 242
34290500: system.cpu.scoreboard: 1 setreg phys_reg is 242
34290500: system.cpu.scoreboard: Setting reg 242 as ready
34290500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34290500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d00=>0x17d04).(0=>1) [sn:107772]
34290500: system.cpu.iew: Processing [tid:0]
34290500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34290500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34290500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34290500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34290500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34290500: system.cpu.iew: IQ has 20 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 13 free entries.
34290500: system.cpu.iew: Activity this cycle.
34290500: system.cpu.commit: Getting instructions from Rename stage.
34290500: system.cpu.commit: Inserting PC (0x17d00=>0x17d04).(0=>1) [sn:107782] [tid:0] into ROB.
34290500: system.cpu.rob: Adding inst PC (0x17d00=>0x17d04).(0=>1) to the ROB.
34290500: system.cpu.rob: [tid:0] Now has 163 instructions.
34290500: system.cpu.commit: Inserting PC (0x17d04=>0x17d08).(0=>1) [sn:107783] [tid:0] into ROB.
34290500: system.cpu.rob: Adding inst PC (0x17d04=>0x17d08).(0=>1) to the ROB.
34290500: system.cpu.rob: [tid:0] Now has 164 instructions.
34290500: system.cpu.commit: Inserting PC (0x17d08=>0x17d0c).(0=>1) [sn:107784] [tid:0] into ROB.
34290500: system.cpu.rob: Adding inst PC (0x17d08=>0x17d0c).(0=>1) to the ROB.
34290500: system.cpu.rob: [tid:0] Now has 165 instructions.
34290500: system.cpu.commit: Inserting PC (0x17d0c=>0x17d10).(0=>1) [sn:107785] [tid:0] into ROB.
34290500: system.cpu.rob: Adding inst PC (0x17d0c=>0x17d10).(0=>1) to the ROB.
34290500: system.cpu.rob: [tid:0] Now has 166 instructions.
34290500: system.cpu.commit: Inserting PC (0x17d10=>0x17d14).(0=>1) [sn:107786] [tid:0] into ROB.
34290500: system.cpu.rob: Adding inst PC (0x17d10=>0x17d14).(0=>1) to the ROB.
34290500: system.cpu.rob: [tid:0] Now has 167 instructions.
34290500: system.cpu.commit: Inserting PC (0x17d14=>0x17d18).(0=>1) [sn:107787] [tid:0] into ROB.
34290500: system.cpu.rob: Adding inst PC (0x17d14=>0x17d18).(0=>1) to the ROB.
34290500: system.cpu.rob: [tid:0] Now has 168 instructions.
34290500: system.cpu.commit: Trying to commit instructions in the ROB.
34290500: system.cpu.commit: [tid:0]: Marking PC (0x17d08=>0x17d0c).(0=>1), [sn:107764] ready within ROB.
34290500: system.cpu.commit: [tid:0]: Marking PC (0x17cf4=>0x17cf8).(0=>1), [sn:107769] ready within ROB.
34290500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34290500: system.cpu.commit: [tid:0]: ROB has 168 insts & 24 free entries.
34290500: system.cpu.commit: Activity This Cycle.
34290500: system.cpu: FullO3CPU tick checkpoint 0
34290500: system.cpu: FullO3CPU tick checkpoint 0.1
34290500: system.cpu: FullO3CPU tick checkpoint 0.2
34290500: system.cpu: FullO3CPU tick checkpoint 0.3
34290500: system.cpu: FullO3CPU tick checkpoint 0.4
34290500: global: ~DefaultIEWDefaultCommit()
34290500: global: DefaultIEWDefaultCommit()
34290500: system.cpu: FullO3CPU tick checkpoint 0.5
34290500: system.cpu: Activity: 10
34290500: system.cpu: FullO3CPU tick checkpoint 1
34290500: system.cpu: FullO3CPU tick checkpoint 2
34290500: system.cpu: Scheduling next tick!
34291000: system.cpu.icache_port: Fetch unit received timing
34291000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34291000: system.cpu: CPU already running.
34291000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34291000: system.cpu.fetch: Activating stage.
34291000: system.cpu: Activity: 11
34291000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34291000: system.cpu.fetch: Running stage.
34291000: system.cpu.fetch: Attempting to fetch from [tid:0]
34291000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34291000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34291000: global: Requesting bytes 0x00f777b3 from address 0x17d00
34291000: global: Decoding instruction 0x00f777b3 at address 0x17d00
34291000: global: DynInst: [sn:107792] Instruction created. Instcount for system.cpu = 173
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d00 (0) created [sn:107792].
34291000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a4, a5
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34291000: global: Requesting bytes 0x00b7f7b3 from address 0x17d04
34291000: global: Decoding instruction 0x00b7f7b3 at address 0x17d04
34291000: global: DynInst: [sn:107793] Instruction created. Instcount for system.cpu = 174
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d04 (0) created [sn:107793].
34291000: system.cpu.fetch: [tid:0]: Instruction is: and a5, a5, a1
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34291000: global: Requesting bytes 0xf80792e3 from address 0x17d08
34291000: global: Decoding instruction 0xf80792e3 at address 0x17d08
34291000: global: DynInst: [sn:107794] Instruction created. Instcount for system.cpu = 175
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d08 (0) created [sn:107794].
34291000: system.cpu.fetch: [tid:0]: Instruction is: bne a5, zero, -124
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34291000: system.cpu.fetch: [tid:0]: [sn:107794]:Branch predicted to be not taken.
34291000: system.cpu.fetch: [tid:0]: [sn:107794] Branch predicted to go to (0x17d0c=>0x17d10).(0=>1).
34291000: global: Requesting bytes 0xff880813 from address 0x17d0c
34291000: global: Decoding instruction 0xff880813 at address 0x17d0c
34291000: global: DynInst: [sn:107795] Instruction created. Instcount for system.cpu = 176
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d0c (0) created [sn:107795].
34291000: system.cpu.fetch: [tid:0]: Instruction is: addi a6, a6, -8
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34291000: global: Requesting bytes 0x00850513 from address 0x17d10
34291000: global: Decoding instruction 0x00850513 at address 0x17d10
34291000: global: DynInst: [sn:107796] Instruction created. Instcount for system.cpu = 177
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d10 (0) created [sn:107796].
34291000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 8
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34291000: global: Requesting bytes 0xfd066ee3 from address 0x17d14
34291000: global: Decoding instruction 0xfd066ee3 at address 0x17d14
34291000: global: DynInst: [sn:107797] Instruction created. Instcount for system.cpu = 178
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d14 (0) created [sn:107797].
34291000: system.cpu.fetch: [tid:0]: Instruction is: bltu a2, a6, -36
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34291000: system.cpu.fetch: [tid:0]: [sn:107797]:Branch predicted to be not taken.
34291000: system.cpu.fetch: [tid:0]: [sn:107797] Branch predicted to go to (0x17d18=>0x17d1c).(0=>1).
34291000: global: Requesting bytes 0xf71ff06f from address 0x17d18
34291000: global: Decoding instruction 0xf71ff06f at address 0x17d18
34291000: global: DynInst: [sn:107798] Instruction created. Instcount for system.cpu = 179
34291000: system.cpu.fetch: [tid:0]: Instruction PC 0x17d18 (0) created [sn:107798].
34291000: system.cpu.fetch: [tid:0]: Instruction is: jal zero, -144
34291000: system.cpu.fetch: [tid:0]: Fetch queue entry created (7/32).
34291000: system.cpu.fetch: [tid:0]: [sn:107798]:  Branch predicted to be taken to (0x17c88=>0x17c8c).(0=>1).
34291000: system.cpu.fetch: [tid:0]: [sn:107798] Branch predicted to go to (0x17c88=>0x17c8c).(0=>1).
34291000: system.cpu.fetch: Branch detected with PC = (0x17d18=>0x17d1c).(0=>1)
34291000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34291000: system.cpu.fetch: [tid:0]: Issuing a pipelined I-cache access, starting at PC (0x17c88=>0x17c8c).(0=>1).
34291000: system.cpu.fetch: [tid:0] Fetching cache line 0x17c80 for addr 0x17c88
34291000: system.cpu: CPU already running.
34291000: system.cpu.fetch: Fetch: Doing instruction read.
34291000: system.cpu.fetch: [tid:0]: Doing Icache access.
34291000: system.cpu.fetch: [tid:0]: Activity: Waiting on I-cache response.
34291000: system.cpu.fetch: Deactivating stage.
34291000: system.cpu: Activity: 10
34291000: system.cpu.fetch: [tid:0][sn:107792]: Sending instruction to decode from fetch queue. Fetch queue size: 7.
34291000: system.cpu.fetch: [tid:0][sn:107793]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34291000: system.cpu.fetch: [tid:0][sn:107794]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34291000: system.cpu.fetch: [tid:0][sn:107795]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34291000: system.cpu.fetch: [tid:0][sn:107796]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34291000: system.cpu.fetch: [tid:0][sn:107797]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34291000: system.cpu.fetch: [tid:0][sn:107798]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34291000: system.cpu.fetch: Activity this cycle.
34291000: system.cpu: Activity: 11
34291000: system.cpu.decode: Processing [tid:0]
34291000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34291000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34291000: system.cpu.rename: Processing [tid:0]
34291000: system.cpu.rename: [tid:0]: Free IQ: 20, Free ROB: 24, Free LQ: 9, Free SQ: 13, FreeRM 31(111 224 255 31 0)
34291000: system.cpu.rename: [tid:0]: 6 instructions not yet in ROB
34291000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
34291000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34291000: system.cpu.rename: [tid:0]: 4 available instructions to send iew.
34291000: system.cpu.rename: [tid:0]: 6 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34291000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34291000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 0, loads dispatchedToLQ: 0
34291000: system.cpu.rename: [tid:0]: Processing instruction [sn:107788] with PC (0x17cf0=>0x17cf4).(0=>1).
34291000: system.cpu.rename: start rename src regs------------------------------------------------
34291000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 218
34291000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 218
34291000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34291000: system.cpu.scoreboard: getreg phys_reg is 218
34291000: system.cpu.rename: [tid:0]:virtual Register 218 (phys: 218) is not allocated.
34291000: global: idx is 0, vir_src is 218, physical reg is not allocated yet
34291000: system.cpu.rename: start rename dst regs------------------------------------------------
34291000: system.cpu.rename: renameDestRegs checkpoint 0
34291000: global: get into unified rename func
34291000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34291000: global: Renamed reg IntRegClass{15} to vir reg 174 (174) old mapping was 60 (60)
34291000: system.cpu.rename: Dest Rename result[0] is 174
34291000: system.cpu.scoreboard: get into unset reg func reg id is 174
34291000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 174 phys_reg is NULL 0.
34291000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=115), [sn:107788]. PC (0x17cf0=>0x17cf4).(0=>1)
34291000: global: idx is 0, renamd_virdest is 174, renamed_dest should be NULL and is 0, previous_rename is 60
34291000: system.cpu.rename: toIEWIndex inst pc is (0x17cf0=>0x17cf4).(0=>1)
34291000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34291000: system.cpu.rename: [tid:0]: Processing instruction [sn:107789] with PC (0x17cf4=>0x17cf8).(0=>1).
34291000: system.cpu.rename: start rename src regs------------------------------------------------
34291000: system.cpu.rename: arch reg 13 [flat:13] renamed_virtual reg is 236
34291000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 13,got vir reg 236
34291000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34291000: system.cpu.scoreboard: getreg phys_reg is 236
34291000: global: look up arch_reg is 13 , vir_reg is 236
34291000: global: lookup vir map for physical reg,vir_reg is 236 freelist freenum is 7
34291000: global: the phys_reg is 0x56f12d0, map size is 256
34291000: system.cpu.rename: [tid:0]: virtual Register 236 (flat: 236) is allocated.
34291000: global: [sn:107789] has 1 ready out of 2 sources. RTI 0)
34291000: global: [sn:0] canIssue <extra arg>%
34291000: global: idx is 0 , vir_renamed_src is 236, phys_renamed_src is 60
34291000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 174
34291000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 174
34291000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34291000: system.cpu.scoreboard: getreg phys_reg is 174
34291000: system.cpu.rename: [tid:0]:virtual Register 174 (phys: 174) is not allocated.
34291000: global: idx is 1, vir_src is 174, physical reg is not allocated yet
34291000: system.cpu.rename: start rename dst regs------------------------------------------------
34291000: system.cpu.rename: renameDestRegs checkpoint 0
34291000: global: get into unified rename func
34291000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34291000: global: Renamed reg IntRegClass{15} to vir reg 203 (203) old mapping was 174 (174)
34291000: system.cpu.rename: Dest Rename result[0] is 203
34291000: system.cpu.scoreboard: get into unset reg func reg id is 203
34291000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 203 phys_reg is NULL 0.
34291000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=116), [sn:107789]. PC (0x17cf4=>0x17cf8).(0=>1)
34291000: global: idx is 0, renamd_virdest is 203, renamed_dest should be NULL and is 0, previous_rename is 174
34291000: system.cpu.rename: toIEWIndex inst pc is (0x17cf4=>0x17cf8).(0=>1)
34291000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34291000: system.cpu.rename: [tid:0]: Processing instruction [sn:107790] with PC (0x17cf8=>0x17cfc).(0=>1).
34291000: system.cpu.rename: start rename src regs------------------------------------------------
34291000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 203
34291000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 203
34291000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34291000: system.cpu.scoreboard: getreg phys_reg is 203
34291000: system.cpu.rename: [tid:0]:virtual Register 203 (phys: 203) is not allocated.
34291000: global: idx is 0, vir_src is 203, physical reg is not allocated yet
34291000: system.cpu.rename: arch reg 6 [flat:6] renamed_virtual reg is 63
34291000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 6,got vir reg 63
34291000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34291000: system.cpu.scoreboard: getreg phys_reg is 63
34291000: global: look up arch_reg is 6 , vir_reg is 63
34291000: global: lookup vir map for physical reg,vir_reg is 63 freelist freenum is 7
34291000: global: the phys_reg is 0x56f1108, map size is 256
34291000: system.cpu.rename: [tid:0]: virtual Register 63 (flat: 63) is allocated.
34291000: global: [sn:107790] has 1 ready out of 2 sources. RTI 0)
34291000: global: [sn:0] canIssue <extra arg>%
34291000: global: idx is 1 , vir_renamed_src is 63, phys_renamed_src is 22
34291000: system.cpu.rename: start rename dst regs------------------------------------------------
34291000: system.cpu.rename: renameDestRegs checkpoint 0
34291000: global: get into unified rename func
34291000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34291000: global: Renamed reg IntRegClass{14} to vir reg 200 (200) old mapping was 167 (167)
34291000: system.cpu.rename: Dest Rename result[0] is 200
34291000: system.cpu.scoreboard: get into unset reg func reg id is 200
34291000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 200 phys_reg is NULL 0.
34291000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=117), [sn:107790]. PC (0x17cf8=>0x17cfc).(0=>1)
34291000: global: idx is 0, renamd_virdest is 200, renamed_dest should be NULL and is 0, previous_rename is 167
34291000: system.cpu.rename: toIEWIndex inst pc is (0x17cf8=>0x17cfc).(0=>1)
34291000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34291000: system.cpu.rename: [tid:0]: Processing instruction [sn:107791] with PC (0x17cfc=>0x17d00).(0=>1).
34291000: system.cpu.rename: start rename src regs------------------------------------------------
34291000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 203
34291000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 203
34291000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34291000: system.cpu.scoreboard: getreg phys_reg is 203
34291000: system.cpu.rename: [tid:0]:virtual Register 203 (phys: 203) is not allocated.
34291000: global: idx is 0, vir_src is 203, physical reg is not allocated yet
34291000: system.cpu.rename: start rename dst regs------------------------------------------------
34291000: system.cpu.rename: renameDestRegs checkpoint 0
34291000: global: get into unified rename func
34291000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34291000: global: Renamed reg IntRegClass{15} to vir reg 233 (233) old mapping was 203 (203)
34291000: system.cpu.rename: Dest Rename result[0] is 233
34291000: system.cpu.scoreboard: get into unset reg func reg id is 233
34291000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 233 phys_reg is NULL 0.
34291000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=118), [sn:107791]. PC (0x17cfc=>0x17d00).(0=>1)
34291000: global: idx is 0, renamd_virdest is 233, renamed_dest should be NULL and is 0, previous_rename is 203
34291000: system.cpu.rename: toIEWIndex inst pc is (0x17cfc=>0x17d00).(0=>1)
34291000: system.cpu.rename: Activity this cycle.
34291000: system.cpu.rename: remove commited inst finish
34291000: system.cpu.iew: Issue: Processing [tid:0]
34291000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34291000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d00=>0x17d04).(0=>1) [sn:107782] [tid:0] to IQ.
34291000: system.cpu.iq: Adding instruction [sn:107782] PC (0x17d00=>0x17d04).(0=>1) to the IQ.
34291000: system.cpu.iq: iq checkpoint 0
34291000: system.cpu.iq: total_src_regs is 2
34291000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 167 that is being added to the dependency chain.
34291000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 57 that is being added to the dependency chain.
34291000: system.cpu.iq: iq checkpoint 1
34291000: system.cpu.iq: total dest regs is 1
34291000: system.cpu.iq: renamed vir reg is 65
34291000: system.cpu.iq: phys_reg is NULL
34291000: system.cpu.iq: iq checkpoint 2
34291000: system.cpu.iew: add to iq end
34291000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d04=>0x17d08).(0=>1) [sn:107783] [tid:0] to IQ.
34291000: system.cpu.iq: Adding instruction [sn:107783] PC (0x17d04=>0x17d08).(0=>1) to the IQ.
34291000: system.cpu.iq: iq checkpoint 0
34291000: system.cpu.iq: total_src_regs is 2
34291000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 65 that is being added to the dependency chain.
34291000: system.cpu.iq: iq checkpoint 1
34291000: system.cpu.iq: total dest regs is 1
34291000: system.cpu.iq: renamed vir reg is 60
34291000: system.cpu.iq: phys_reg is NULL
34291000: system.cpu.iq: iq checkpoint 2
34291000: system.cpu.iew: add to iq end
34291000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d08=>0x17d0c).(0=>1) [sn:107784] [tid:0] to IQ.
34291000: system.cpu.iq: Adding instruction [sn:107784] PC (0x17d08=>0x17d0c).(0=>1) to the IQ.
34291000: system.cpu.iq: iq checkpoint 0
34291000: system.cpu.iq: total_src_regs is 2
34291000: system.cpu.iq: Instruction PC (0x17d08=>0x17d0c).(0=>1) has src reg 60 that is being added to the dependency chain.
34291000: system.cpu.iq: iq checkpoint 1
34291000: system.cpu.iq: total dest regs is 0
34291000: system.cpu.iq: iq checkpoint 2
34291000: system.cpu.iew: add to iq end
34291000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d0c=>0x17d10).(0=>1) [sn:107785] [tid:0] to IQ.
34291000: system.cpu.iq: Adding instruction [sn:107785] PC (0x17d0c=>0x17d10).(0=>1) to the IQ.
34291000: system.cpu.iq: iq checkpoint 0
34291000: system.cpu.iq: total_src_regs is 1
34291000: system.cpu.iq: Instruction PC (0x17d0c=>0x17d10).(0=>1) has src reg 194 that is being added to the dependency chain.
34291000: system.cpu.iq: iq checkpoint 1
34291000: system.cpu.iq: total dest regs is 1
34291000: system.cpu.iq: renamed vir reg is 135
34291000: system.cpu.iq: phys_reg is NULL
34291000: system.cpu.iq: iq checkpoint 2
34291000: system.cpu.iew: add to iq end
34291000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d10=>0x17d14).(0=>1) [sn:107786] [tid:0] to IQ.
34291000: system.cpu.iq: Adding instruction [sn:107786] PC (0x17d10=>0x17d14).(0=>1) to the IQ.
34291000: system.cpu.iq: iq checkpoint 0
34291000: system.cpu.iq: total_src_regs is 1
34291000: system.cpu.iq: iq checkpoint 1
34291000: system.cpu.iq: total dest regs is 1
34291000: system.cpu.iq: renamed vir reg is 218
34291000: system.cpu.iq: phys_reg is NULL
34291000: system.cpu.iq: iq checkpoint 2
34291000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d10=>0x17d14).(0=>1) opclass:1 [sn:107786].
34291000: system.cpu.iq: addIfReady checkpoint 0
34291000: system.cpu.iew: add to iq end
34291000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d14=>0x17d18).(0=>1) [sn:107787] [tid:0] to IQ.
34291000: system.cpu.iq: Adding instruction [sn:107787] PC (0x17d14=>0x17d18).(0=>1) to the IQ.
34291000: system.cpu.iq: iq checkpoint 0
34291000: system.cpu.iq: total_src_regs is 2
34291000: system.cpu.iq: Instruction PC (0x17d14=>0x17d18).(0=>1) has src reg 135 that is being added to the dependency chain.
34291000: system.cpu.iq: iq checkpoint 1
34291000: system.cpu.iq: total dest regs is 0
34291000: system.cpu.iq: iq checkpoint 2
34291000: system.cpu.iew: add to iq end
34291000: system.cpu.iew: Execute: Executing instructions from IQ.
34291000: system.cpu.iew: Execute: Processing PC (0x17d00=>0x17d04).(0=>1), [tid:0] [sn:107772].
34291000: system.cpu.iew: iew checkpoint 0
34291000: system.cpu.iew: iew checkpoint 1 before exe
34291000: global: RegFile: Access to int register 64, has data 0x59294e43445d5852
34291000: global: RegFile: Access to int register 101, has data 0xa5d5b0bbbaa1a6ac
34291000: global: the arch_reg is 15 , the vir reg is 134
34291000: global: look up arch_reg is 15 , vir_reg is 134
34291000: global: lookup vir map for physical reg,vir_reg is 134 freelist freenum is 7
34291000: global: the phys_reg is 0, map size is 256
34291000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34291000: global: get dest phys reg is 203
34291000: global: regval is 72339081899606016
34291000: system.cpu: phys_reg is 203, val is 72339081899606016
34291000: global: RegFile: Setting int register 203 to 0x101000300010000
34291000: global: setScalarResult
34291000: global: get into ~InstResult
34291000: system.cpu.iew: iew checkpoint 2 after exe
34291000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34291000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34291000: system.cpu.iew: Sending instructions to commit, [sn:107772] PC (0x17d00=>0x17d04).(0=>1).
34291000: system.cpu.iq: Waking dependents of completed instruction.
34291000: system.cpu.iq: Waking any dependents on vir_reg is 134(flat:134) and phys register 203 (IntRegClass).
34291000: system.cpu.iq: Waking up a dependent instruction, [sn:107773] PC (0x17d04=>0x17d08).(0=>1).
34291000: global: reWritePhysRegs rewrite vir_reg 134 to phys_reg 203
34291000: global: [sn:107773] has 2 ready out of 2 sources. RTI 0)
34291000: global: [sn:1] canIssue <extra arg>%
34291000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d04=>0x17d08).(0=>1) opclass:1 [sn:107773].
34291000: system.cpu.iq: addIfReady checkpoint 0
34291000: system.cpu.iew: writebackInsts checkpoint 1
34291000: system.cpu.iew: Setting virtual Destination Register 134
34291000: system.cpu.scoreboard: 1 setreg phys_reg is 134
34291000: system.cpu.scoreboard: Setting reg 134 as ready
34291000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34291000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d04=>0x17d08).(0=>1) [sn:107773]
34291000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d10=>0x17d14).(0=>1) [sn:107786]
34291000: system.cpu.iew: Processing [tid:0]
34291000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34291000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34291000: system.cpu.iew: [tid:0], Dispatch dispatched 6 instructions.
34291000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34291000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34291000: system.cpu.iew: IQ has 16 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 13 free entries.
34291000: system.cpu.iew: Activity this cycle.
34291000: system.cpu.commit: Getting instructions from Rename stage.
34291000: system.cpu.commit: Trying to commit instructions in the ROB.
34291000: system.cpu.commit: [tid:0]: Marking PC (0x17cf8=>0x17cfc).(0=>1), [sn:107770] ready within ROB.
34291000: system.cpu.commit: [tid:0]: Marking PC (0x17cfc=>0x17d00).(0=>1), [sn:107771] ready within ROB.
34291000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34291000: system.cpu.commit: [tid:0]: ROB has 168 insts & 24 free entries.
34291000: system.cpu: FullO3CPU tick checkpoint 0
34291000: system.cpu: FullO3CPU tick checkpoint 0.1
34291000: system.cpu: FullO3CPU tick checkpoint 0.2
34291000: system.cpu: FullO3CPU tick checkpoint 0.3
34291000: system.cpu: FullO3CPU tick checkpoint 0.4
34291000: global: ~DefaultIEWDefaultCommit()
34291000: global: DefaultIEWDefaultCommit()
34291000: system.cpu: FullO3CPU tick checkpoint 0.5
34291000: system.cpu: Activity: 10
34291000: system.cpu: FullO3CPU tick checkpoint 1
34291000: system.cpu: FullO3CPU tick checkpoint 2
34291000: system.cpu: Scheduling next tick!
34291500: system.cpu: CPU already running.
34291500: global: the arch_reg is 15 , the vir reg is 198
34291500: global: look up arch_reg is 15 , vir_reg is 198
34291500: global: lookup vir map for physical reg,vir_reg is 198 freelist freenum is 6
34291500: global: the phys_reg is 0, map size is 256
34291500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34291500: global: get dest phys reg is 150
34291500: global: regval is 2318312851137580882
34291500: system.cpu: phys_reg is 150, val is 2318312851137580882
34291500: global: RegFile: Setting int register 150 to 0x202c4d4152474f52
34291500: global: setScalarResult
34291500: global: get into ~InstResult
34291500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34291500: system.cpu.iew: Activity this cycle.
34291500: system.cpu: Activity: 11
34291500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34291500: system.cpu.fetch: Running stage.
34291500: system.cpu.fetch: There are no more threads available to fetch from.
34291500: system.cpu.fetch: [tid:0]: Fetch is waiting cache response!
34291500: system.cpu.decode: Processing [tid:0]
34291500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34291500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107792] with PC (0x17d00=>0x17d04).(0=>1)
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107793] with PC (0x17d04=>0x17d08).(0=>1)
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107794] with PC (0x17d08=>0x17d0c).(0=>1)
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107795] with PC (0x17d0c=>0x17d10).(0=>1)
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107796] with PC (0x17d10=>0x17d14).(0=>1)
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107797] with PC (0x17d14=>0x17d18).(0=>1)
34291500: system.cpu.decode: [tid:0]: Processing instruction [sn:107798] with PC (0x17d18=>0x17d1c).(0=>1)
34291500: system.cpu.decode: Activity this cycle.
34291500: system.cpu.rename: Processing [tid:0]
34291500: system.cpu.rename: [tid:0]: Free IQ: 16, Free ROB: 24, Free LQ: 9, Free SQ: 13, FreeRM 31(107 224 255 31 0)
34291500: system.cpu.rename: [tid:0]: 10 instructions not yet in ROB
34291500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 0
34291500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34291500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34291500: system.cpu.rename: remove commited inst finish
34291500: system.cpu.iew: Issue: Processing [tid:0]
34291500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34291500: system.cpu.iew: Execute: Executing instructions from IQ.
34291500: system.cpu.iew: Execute: Processing PC (0x17d04=>0x17d08).(0=>1), [tid:0] [sn:107773].
34291500: system.cpu.iew: iew checkpoint 0
34291500: system.cpu.iew: iew checkpoint 1 before exe
34291500: global: RegFile: Access to int register 203, has data 0x101000300010000
34291500: global: RegFile: Access to int register 171, has data 0x8080808080808080
34291500: global: the arch_reg is 15 , the vir reg is 250
34291500: global: look up arch_reg is 15 , vir_reg is 250
34291500: global: lookup vir map for physical reg,vir_reg is 250 freelist freenum is 5
34291500: global: the phys_reg is 0, map size is 256
34291500: global: get dest phys reg is 0
34291500: global: regval is 0
34291500: system.cpu: phys_reg is 0, val is 0
34291500: global: RegFile: Setting int register 0 to 0
34291500: global: setScalarResult
34291500: global: get into ~InstResult
34291500: system.cpu.iew: iew checkpoint 2 after exe
34291500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34291500: system.cpu.iew: Execute: Executing instructions from IQ.
34291500: system.cpu.iew: Execute: Processing PC (0x17d10=>0x17d14).(0=>1), [tid:0] [sn:107786].
34291500: system.cpu.iew: iew checkpoint 0
34291500: system.cpu.iew: iew checkpoint 1 before exe
34291500: global: RegFile: Access to int register 45, has data 0x1bab0
34291500: global: the arch_reg is 10 , the vir reg is 218
34291500: global: look up arch_reg is 10 , vir_reg is 218
34291500: global: lookup vir map for physical reg,vir_reg is 218 freelist freenum is 5
34291500: global: the phys_reg is 0, map size is 256
34291500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34291500: global: get dest phys reg is 66
34291500: global: regval is 113336
34291500: system.cpu: phys_reg is 66, val is 113336
34291500: global: RegFile: Setting int register 66 to 0x1bab8
34291500: global: setScalarResult
34291500: global: get into ~InstResult
34291500: system.cpu.iew: iew checkpoint 2 after exe
34291500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 2
wbActual:2
34291500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34291500: system.cpu.iew: Sending instructions to commit, [sn:107778] PC (0x17cf0=>0x17cf4).(0=>1).
34291500: system.cpu.iq: Waking dependents of completed instruction.
34291500: system.cpu.iq: Completing mem instruction PC: (0x17cf0=>0x17cf4).(0=>1) [sn:107778]
34291500: system.cpu.memDep0: Completed mem instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107778].
34291500: system.cpu.iq: Waking any dependents on vir_reg is 198(flat:198) and phys register 150 (IntRegClass).
34291500: system.cpu.iq: Waking up a dependent instruction, [sn:107779] PC (0x17cf4=>0x17cf8).(0=>1).
34291500: global: reWritePhysRegs rewrite vir_reg 198 to phys_reg 150
34291500: global: [sn:107779] has 2 ready out of 2 sources. RTI 0)
34291500: global: [sn:1] canIssue <extra arg>%
34291500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf4=>0x17cf8).(0=>1) opclass:1 [sn:107779].
34291500: system.cpu.iq: addIfReady checkpoint 0
34291500: system.cpu.iew: writebackInsts checkpoint 1
34291500: system.cpu.iew: Setting virtual Destination Register 198
34291500: system.cpu.scoreboard: 1 setreg phys_reg is 198
34291500: system.cpu.scoreboard: Setting reg 198 as ready
34291500: system.cpu.iew: Sending instructions to commit, [sn:107773] PC (0x17d04=>0x17d08).(0=>1).
34291500: system.cpu.iq: Waking dependents of completed instruction.
34291500: system.cpu.iq: Waking any dependents on vir_reg is 250(flat:250) and phys register 0 (IntRegClass).
34291500: system.cpu.iq: Waking up a dependent instruction, [sn:107774] PC (0x17d08=>0x17d0c).(0=>1).
34291500: global: reWritePhysRegs rewrite vir_reg 250 to phys_reg 0
34291500: global: [sn:107774] has 2 ready out of 2 sources. RTI 0)
34291500: global: [sn:1] canIssue <extra arg>%
34291500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d08=>0x17d0c).(0=>1) opclass:1 [sn:107774].
34291500: system.cpu.iq: addIfReady checkpoint 0
34291500: system.cpu.iew: writebackInsts checkpoint 1
34291500: system.cpu.iew: Setting virtual Destination Register 250
34291500: system.cpu.scoreboard: 1 setreg phys_reg is 250
34291500: system.cpu.scoreboard: Setting reg 250 as ready
34291500: system.cpu.iew: Sending instructions to commit, [sn:107786] PC (0x17d10=>0x17d14).(0=>1).
34291500: system.cpu.iq: Waking dependents of completed instruction.
34291500: system.cpu.iq: Waking any dependents on vir_reg is 218(flat:218) and phys register 66 (IntRegClass).
34291500: system.cpu.iew: writebackInsts checkpoint 1
34291500: system.cpu.iew: Setting virtual Destination Register 218
34291500: system.cpu.scoreboard: 1 setreg phys_reg is 218
34291500: system.cpu.scoreboard: Setting reg 218 as ready
34291500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34291500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d08=>0x17d0c).(0=>1) [sn:107774]
34291500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf4=>0x17cf8).(0=>1) [sn:107779]
34291500: system.cpu.iew: Processing [tid:0]
34291500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34291500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34291500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34291500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34291500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 24
34291500: system.cpu.iew: IQ has 19 free entries (Can schedule: 0).  LQ has 9 free entries. SQ has 13 free entries.
34291500: system.cpu.iew: Activity this cycle.
34291500: system.cpu.commit: Getting instructions from Rename stage.
34291500: system.cpu.commit: Inserting PC (0x17cf0=>0x17cf4).(0=>1) [sn:107788] [tid:0] into ROB.
34291500: system.cpu.rob: Adding inst PC (0x17cf0=>0x17cf4).(0=>1) to the ROB.
34291500: system.cpu.rob: [tid:0] Now has 169 instructions.
34291500: system.cpu.commit: Inserting PC (0x17cf4=>0x17cf8).(0=>1) [sn:107789] [tid:0] into ROB.
34291500: system.cpu.rob: Adding inst PC (0x17cf4=>0x17cf8).(0=>1) to the ROB.
34291500: system.cpu.rob: [tid:0] Now has 170 instructions.
34291500: system.cpu.commit: Inserting PC (0x17cf8=>0x17cfc).(0=>1) [sn:107790] [tid:0] into ROB.
34291500: system.cpu.rob: Adding inst PC (0x17cf8=>0x17cfc).(0=>1) to the ROB.
34291500: system.cpu.rob: [tid:0] Now has 171 instructions.
34291500: system.cpu.commit: Inserting PC (0x17cfc=>0x17d00).(0=>1) [sn:107791] [tid:0] into ROB.
34291500: system.cpu.rob: Adding inst PC (0x17cfc=>0x17d00).(0=>1) to the ROB.
34291500: system.cpu.rob: [tid:0] Now has 172 instructions.
34291500: system.cpu.commit: Trying to commit instructions in the ROB.
34291500: system.cpu.commit: [tid:0]: Marking PC (0x17d00=>0x17d04).(0=>1), [sn:107772] ready within ROB.
34291500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34291500: system.cpu.commit: [tid:0]: ROB has 172 insts & 20 free entries.
34291500: system.cpu.commit: Activity This Cycle.
34291500: system.cpu: FullO3CPU tick checkpoint 0
34291500: system.cpu: FullO3CPU tick checkpoint 0.1
34291500: system.cpu: FullO3CPU tick checkpoint 0.2
34291500: system.cpu: FullO3CPU tick checkpoint 0.3
34291500: system.cpu: FullO3CPU tick checkpoint 0.4
34291500: global: ~DefaultIEWDefaultCommit()
34291500: global: DefaultIEWDefaultCommit()
34291500: system.cpu: FullO3CPU tick checkpoint 0.5
34291500: system.cpu: Activity: 10
34291500: system.cpu: FullO3CPU tick checkpoint 1
34291500: system.cpu: FullO3CPU tick checkpoint 2
34291500: system.cpu: Scheduling next tick!
34292000: system.cpu.icache_port: Fetch unit received timing
34292000: system.cpu.fetch: [tid:0] Waking up from cache miss.
34292000: system.cpu: CPU already running.
34292000: system.cpu.fetch: [tid:0] Activating fetch due to cache completion
34292000: system.cpu.fetch: Activating stage.
34292000: system.cpu: Activity: 11
34292000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34292000: system.cpu.fetch: Running stage.
34292000: system.cpu.fetch: Attempting to fetch from [tid:0]
34292000: system.cpu.fetch: [tid:0]: Icache miss is complete.
34292000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34292000: global: Requesting bytes 0x02080463 from address 0x17c88
34292000: global: Decoding instruction 0x02080463 at address 0x17c88
34292000: global: DynInst: [sn:107799] Instruction created. Instcount for system.cpu = 180
34292000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c88 (0) created [sn:107799].
34292000: system.cpu.fetch: [tid:0]: Instruction is: beq a6, zero, 40
34292000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34292000: system.cpu.fetch: [tid:0]: [sn:107799]:Branch predicted to be not taken.
34292000: system.cpu.fetch: [tid:0]: [sn:107799] Branch predicted to go to (0x17c8c=>0x17c90).(0=>1).
34292000: global: Requesting bytes 0x00054783 from address 0x17c8c
34292000: global: Decoding instruction 0x00054783 at address 0x17c8c
34292000: global: DynInst: [sn:107800] Instruction created. Instcount for system.cpu = 181
34292000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c8c (0) created [sn:107800].
34292000: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, 0(a0)
34292000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34292000: global: Requesting bytes 0x03178263 from address 0x17c90
34292000: global: Decoding instruction 0x03178263 at address 0x17c90
34292000: global: DynInst: [sn:107801] Instruction created. Instcount for system.cpu = 182
34292000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c90 (0) created [sn:107801].
34292000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a7, 36
34292000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34292000: system.cpu.fetch: [tid:0]: [sn:107801]:Branch predicted to be not taken.
34292000: system.cpu.fetch: [tid:0]: [sn:107801] Branch predicted to go to (0x17c94=>0x17c98).(0=>1).
34292000: global: Requesting bytes 0x01050833 from address 0x17c94
34292000: global: Decoding instruction 0x01050833 at address 0x17c94
34292000: global: DynInst: [sn:107802] Instruction created. Instcount for system.cpu = 183
34292000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c94 (0) created [sn:107802].
34292000: system.cpu.fetch: [tid:0]: Instruction is: add a6, a0, a6
34292000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34292000: global: Requesting bytes 0x00088713 from address 0x17c98
34292000: global: Decoding instruction 0x00088713 at address 0x17c98
34292000: global: DynInst: [sn:107803] Instruction created. Instcount for system.cpu = 184
34292000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c98 (0) created [sn:107803].
34292000: system.cpu.fetch: [tid:0]: Instruction is: addi a4, a7, 0
34292000: system.cpu.fetch: [tid:0]: Fetch queue entry created (5/32).
34292000: global: Requesting bytes 0x00c0006f from address 0x17c9c
34292000: global: Decoding instruction 0x00c0006f at address 0x17c9c
34292000: global: DynInst: [sn:107804] Instruction created. Instcount for system.cpu = 185
34292000: system.cpu.fetch: [tid:0]: Instruction PC 0x17c9c (0) created [sn:107804].
34292000: system.cpu.fetch: [tid:0]: Instruction is: jal zero, 12
34292000: system.cpu.fetch: [tid:0]: Fetch queue entry created (6/32).
34292000: system.cpu.fetch: [tid:0]: [sn:107804]:  Branch predicted to be taken to (0x17ca8=>0x17cac).(0=>1).
34292000: system.cpu.fetch: [tid:0]: [sn:107804] Branch predicted to go to (0x17ca8=>0x17cac).(0=>1).
34292000: system.cpu.fetch: Branch detected with PC = (0x17c9c=>0x17ca0).(0=>1)
34292000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34292000: system.cpu.fetch: [tid:0][sn:107799]: Sending instruction to decode from fetch queue. Fetch queue size: 6.
34292000: system.cpu.fetch: [tid:0][sn:107800]: Sending instruction to decode from fetch queue. Fetch queue size: 5.
34292000: system.cpu.fetch: [tid:0][sn:107801]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34292000: system.cpu.fetch: [tid:0][sn:107802]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34292000: system.cpu.fetch: [tid:0][sn:107803]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34292000: system.cpu.fetch: [tid:0][sn:107804]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34292000: system.cpu.fetch: Activity this cycle.
34292000: system.cpu: Activity: 12
34292000: system.cpu.decode: Processing [tid:0]
34292000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34292000: system.cpu.decode: [tid:0] Nothing to do, breaking out early.
34292000: system.cpu.rename: Processing [tid:0]
34292000: system.cpu.rename: [tid:0]: Free IQ: 19, Free ROB: 20, Free LQ: 9, Free SQ: 13, FreeRM 31(107 224 255 31 0)
34292000: system.cpu.rename: [tid:0]: 4 instructions not yet in ROB
34292000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 9, loadsInProgress: 1, loads dispatchedToLQ: 0
34292000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34292000: system.cpu.rename: [tid:0]: 7 available instructions to send iew.
34292000: system.cpu.rename: [tid:0]: 4 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107792] with PC (0x17d00=>0x17d04).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: arch reg 14 [flat:14] renamed_virtual reg is 200
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 14,got vir reg 200
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 200
34292000: system.cpu.rename: [tid:0]:virtual Register 200 (phys: 200) is not allocated.
34292000: global: idx is 0, vir_src is 200, physical reg is not allocated yet
34292000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 233
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 233
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 233
34292000: system.cpu.rename: [tid:0]:virtual Register 233 (phys: 233) is not allocated.
34292000: global: idx is 1, vir_src is 233, physical reg is not allocated yet
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: renameDestRegs checkpoint 0
34292000: global: get into unified rename func
34292000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34292000: global: Renamed reg IntRegClass{15} to vir reg 74 (74) old mapping was 233 (233)
34292000: system.cpu.rename: Dest Rename result[0] is 74
34292000: system.cpu.scoreboard: get into unset reg func reg id is 74
34292000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 74 phys_reg is NULL 0.
34292000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=119), [sn:107792]. PC (0x17d00=>0x17d04).(0=>1)
34292000: global: idx is 0, renamd_virdest is 74, renamed_dest should be NULL and is 0, previous_rename is 233
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d00=>0x17d04).(0=>1)
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107793] with PC (0x17d04=>0x17d08).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 74
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 74
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 74
34292000: system.cpu.rename: [tid:0]:virtual Register 74 (phys: 74) is not allocated.
34292000: global: idx is 0, vir_src is 74, physical reg is not allocated yet
34292000: system.cpu.rename: arch reg 11 [flat:11] renamed_virtual reg is 235
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 11,got vir reg 235
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 235
34292000: global: look up arch_reg is 11 , vir_reg is 235
34292000: global: lookup vir map for physical reg,vir_reg is 235 freelist freenum is 4
34292000: global: the phys_reg is 0x56f1804, map size is 256
34292000: system.cpu.rename: [tid:0]: virtual Register 235 (flat: 235) is allocated.
34292000: global: [sn:107793] has 1 ready out of 2 sources. RTI 0)
34292000: global: [sn:0] canIssue <extra arg>%
34292000: global: idx is 1 , vir_renamed_src is 235, phys_renamed_src is 171
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: renameDestRegs checkpoint 0
34292000: global: get into unified rename func
34292000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34292000: global: Renamed reg IntRegClass{15} to vir reg 238 (238) old mapping was 74 (74)
34292000: system.cpu.rename: Dest Rename result[0] is 238
34292000: system.cpu.scoreboard: get into unset reg func reg id is 238
34292000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 238 phys_reg is NULL 0.
34292000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=120), [sn:107793]. PC (0x17d04=>0x17d08).(0=>1)
34292000: global: idx is 0, renamd_virdest is 238, renamed_dest should be NULL and is 0, previous_rename is 74
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d04=>0x17d08).(0=>1)
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107794] with PC (0x17d08=>0x17d0c).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 238
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 238
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 238
34292000: system.cpu.rename: [tid:0]:virtual Register 238 (phys: 238) is not allocated.
34292000: global: idx is 0, vir_src is 238, physical reg is not allocated yet
34292000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 0
34292000: global: look up arch_reg is 0 , vir_reg is 0
34292000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 4
34292000: global: the phys_reg is 0x56f1000, map size is 256
34292000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34292000: global: [sn:107794] has 1 ready out of 2 sources. RTI 0)
34292000: global: [sn:0] canIssue <extra arg>%
34292000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d08=>0x17d0c).(0=>1)
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107795] with PC (0x17d0c=>0x17d10).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 135
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 135
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 135
34292000: system.cpu.rename: [tid:0]:virtual Register 135 (phys: 135) is not allocated.
34292000: global: idx is 0, vir_src is 135, physical reg is not allocated yet
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: renameDestRegs checkpoint 0
34292000: global: get into unified rename func
34292000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34292000: global: Renamed reg IntRegClass{16} to vir reg 230 (230) old mapping was 135 (135)
34292000: system.cpu.rename: Dest Rename result[0] is 230
34292000: system.cpu.scoreboard: get into unset reg func reg id is 230
34292000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 230 phys_reg is NULL 0.
34292000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=121), [sn:107795]. PC (0x17d0c=>0x17d10).(0=>1)
34292000: global: idx is 0, renamd_virdest is 230, renamed_dest should be NULL and is 0, previous_rename is 135
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d0c=>0x17d10).(0=>1)
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107796] with PC (0x17d10=>0x17d14).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 218
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 218
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 218
34292000: global: look up arch_reg is 10 , vir_reg is 218
34292000: global: lookup vir map for physical reg,vir_reg is 218 freelist freenum is 4
34292000: global: the phys_reg is 0x56f1318, map size is 256
34292000: system.cpu.rename: [tid:0]: virtual Register 218 (flat: 218) is allocated.
34292000: global: [sn:107796] has 1 ready out of 1 sources. RTI 0)
34292000: global: [sn:1] canIssue <extra arg>%
34292000: global: idx is 0 , vir_renamed_src is 218, phys_renamed_src is 66
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: renameDestRegs checkpoint 0
34292000: global: get into unified rename func
34292000: global: get into simple rename func with arch_reg is 10,map size is 33,freelist is XX
34292000: global: Renamed reg IntRegClass{10} to vir reg 51 (51) old mapping was 218 (218)
34292000: system.cpu.rename: Dest Rename result[0] is 51
34292000: system.cpu.scoreboard: get into unset reg func reg id is 51
34292000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 10 (IntRegClass) to virtual reg 51 phys_reg is NULL 0.
34292000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=122), [sn:107796]. PC (0x17d10=>0x17d14).(0=>1)
34292000: global: idx is 0, renamd_virdest is 51, renamed_dest should be NULL and is 0, previous_rename is 218
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d10=>0x17d14).(0=>1)
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107797] with PC (0x17d14=>0x17d18).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: arch reg 12 [flat:12] renamed_virtual reg is 226
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 12,got vir reg 226
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 226
34292000: global: look up arch_reg is 12 , vir_reg is 226
34292000: global: lookup vir map for physical reg,vir_reg is 226 freelist freenum is 4
34292000: global: the phys_reg is 0x56f1b1c, map size is 256
34292000: system.cpu.rename: [tid:0]: virtual Register 226 (flat: 226) is allocated.
34292000: global: [sn:107797] has 1 ready out of 2 sources. RTI 0)
34292000: global: [sn:0] canIssue <extra arg>%
34292000: global: idx is 0 , vir_renamed_src is 226, phys_renamed_src is 237
34292000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 230
34292000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 230
34292000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34292000: system.cpu.scoreboard: getreg phys_reg is 230
34292000: system.cpu.rename: [tid:0]:virtual Register 230 (phys: 230) is not allocated.
34292000: global: idx is 1, vir_src is 230, physical reg is not allocated yet
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d14=>0x17d18).(0=>1)
34292000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34292000: system.cpu.rename: [tid:0]: Processing instruction [sn:107798] with PC (0x17d18=>0x17d1c).(0=>1).
34292000: system.cpu.rename: start rename src regs------------------------------------------------
34292000: system.cpu.rename: start rename dst regs------------------------------------------------
34292000: system.cpu.rename: renameDestRegs checkpoint 0
34292000: global: get into unified rename func
34292000: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34292000: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34292000: system.cpu.rename: Dest Rename result[0] is 0
34292000: system.cpu.scoreboard: get into unset reg func reg id is 0
34292000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34292000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=123), [sn:107798]. PC (0x17d18=>0x17d1c).(0=>1)
34292000: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34292000: system.cpu.rename: toIEWIndex inst pc is (0x17d18=>0x17d1c).(0=>1)
34292000: system.cpu.rename: Activity this cycle.
34292000: system.cpu.rename: remove commited inst finish
34292000: system.cpu.iew: Issue: Processing [tid:0]
34292000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34292000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf0=>0x17cf4).(0=>1) [sn:107788] [tid:0] to IQ.
34292000: system.cpu.iew: [tid:0]: Issue: Memory instruction encountered, adding to LSQ.
34292000: system.cpu.iew.lsq.thread0: Inserting load PC (0x17cf0=>0x17cf4).(0=>1), idx:0 [sn:107788]
34292000: system.cpu.iq: Adding instruction [sn:107788] PC (0x17cf0=>0x17cf4).(0=>1) to the IQ.
34292000: system.cpu.iq: iq checkpoint 0
34292000: system.cpu.iq: total_src_regs is 1
34292000: global: look up arch_reg is 10 , vir_reg is 218
34292000: global: lookup vir map for physical reg,vir_reg is 218 freelist freenum is 4
34292000: global: the phys_reg is 0x56f1318, map size is 256
34292000: system.cpu.iq: Instruction PC (0x17cf0=>0x17cf4).(0=>1) has arch_reg 10 vir_src reg 218 phys_reg 66 that became ready before it reached the IQ.
34292000: global: idx is 0 , vir_renamed_src is 218, phys_renamed_src is 66
34292000: global: [sn:107788] has 1 ready out of 1 sources. RTI 0)
34292000: global: [sn:1] canIssue <extra arg>%
34292000: system.cpu.iq: iq checkpoint 1
34292000: system.cpu.iq: total dest regs is 1
34292000: system.cpu.iq: renamed vir reg is 174
34292000: system.cpu.iq: phys_reg is NULL
34292000: system.cpu.iq: iq checkpoint 2
34292000: global: Inst 0x17cf0 with index 828 had no SSID
34292000: system.cpu.memDep0: No dependency for inst PC (0x17cf0=>0x17cf4).(0=>1) [sn:107788].
34292000: system.cpu.memDep0: Adding instruction [sn:107788] to the ready list.
34292000: system.cpu.iq: Instruction is ready to issue, putting it onto the ready list, PC (0x17cf0=>0x17cf4).(0=>1) opclass:47 [sn:107788].
34292000: system.cpu.iew: add to iq end
34292000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf4=>0x17cf8).(0=>1) [sn:107789] [tid:0] to IQ.
34292000: system.cpu.iq: Adding instruction [sn:107789] PC (0x17cf4=>0x17cf8).(0=>1) to the IQ.
34292000: system.cpu.iq: iq checkpoint 0
34292000: system.cpu.iq: total_src_regs is 2
34292000: system.cpu.iq: Instruction PC (0x17cf4=>0x17cf8).(0=>1) has src reg 174 that is being added to the dependency chain.
34292000: system.cpu.iq: iq checkpoint 1
34292000: system.cpu.iq: total dest regs is 1
34292000: system.cpu.iq: renamed vir reg is 203
34292000: system.cpu.iq: phys_reg is NULL
34292000: system.cpu.iq: iq checkpoint 2
34292000: system.cpu.iew: add to iq end
34292000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cf8=>0x17cfc).(0=>1) [sn:107790] [tid:0] to IQ.
34292000: system.cpu.iq: Adding instruction [sn:107790] PC (0x17cf8=>0x17cfc).(0=>1) to the IQ.
34292000: system.cpu.iq: iq checkpoint 0
34292000: system.cpu.iq: total_src_regs is 2
34292000: system.cpu.iq: Instruction PC (0x17cf8=>0x17cfc).(0=>1) has src reg 203 that is being added to the dependency chain.
34292000: system.cpu.iq: iq checkpoint 1
34292000: system.cpu.iq: total dest regs is 1
34292000: system.cpu.iq: renamed vir reg is 200
34292000: system.cpu.iq: phys_reg is NULL
34292000: system.cpu.iq: iq checkpoint 2
34292000: system.cpu.iew: add to iq end
34292000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17cfc=>0x17d00).(0=>1) [sn:107791] [tid:0] to IQ.
34292000: system.cpu.iq: Adding instruction [sn:107791] PC (0x17cfc=>0x17d00).(0=>1) to the IQ.
34292000: system.cpu.iq: iq checkpoint 0
34292000: system.cpu.iq: total_src_regs is 1
34292000: system.cpu.iq: Instruction PC (0x17cfc=>0x17d00).(0=>1) has src reg 203 that is being added to the dependency chain.
34292000: system.cpu.iq: iq checkpoint 1
34292000: system.cpu.iq: total dest regs is 1
34292000: system.cpu.iq: renamed vir reg is 233
34292000: system.cpu.iq: phys_reg is NULL
34292000: system.cpu.iq: iq checkpoint 2
34292000: system.cpu.iew: add to iq end
34292000: system.cpu.iew: Execute: Executing instructions from IQ.
34292000: system.cpu.iew: Execute: Processing PC (0x17d08=>0x17d0c).(0=>1), [tid:0] [sn:107774].
34292000: system.cpu.iew: iew checkpoint 0
34292000: system.cpu.iew: iew checkpoint 1 before exe
34292000: global: RegFile: Access to int register 0, has data 0
34292000: global: RegFile: Access to int register 0, has data 0
34292000: system.cpu.iew: iew checkpoint 2 after exe
34292000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34292000: system.cpu.iew: Execute: Executing instructions from IQ.
34292000: system.cpu.iew: Execute: Processing PC (0x17cf4=>0x17cf8).(0=>1), [tid:0] [sn:107779].
34292000: system.cpu.iew: iew checkpoint 0
34292000: system.cpu.iew: iew checkpoint 1 before exe
34292000: global: RegFile: Access to int register 60, has data 0xa0a0a0a0a0a0a0a
34292000: global: RegFile: Access to int register 150, has data 0x202c4d4152474f52
34292000: global: the arch_reg is 15 , the vir reg is 177
34292000: global: look up arch_reg is 15 , vir_reg is 177
34292000: global: lookup vir map for physical reg,vir_reg is 177 freelist freenum is 4
34292000: global: the phys_reg is 0, map size is 256
34292000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34292000: global: get dest phys reg is 93
34292000: global: regval is 3037193387637556568
34292000: system.cpu: phys_reg is 93, val is 3037193387637556568
34292000: global: RegFile: Setting int register 93 to 0x2a26474b584d4558
34292000: global: setScalarResult
34292000: global: get into ~InstResult
34292000: system.cpu.iew: iew checkpoint 2 after exe
34292000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34292000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34292000: system.cpu.iew: Sending instructions to commit, [sn:107774] PC (0x17d08=>0x17d0c).(0=>1).
34292000: system.cpu.iq: Waking dependents of completed instruction.
34292000: system.cpu.iew: writebackInsts checkpoint 1
34292000: system.cpu.iew: Sending instructions to commit, [sn:107779] PC (0x17cf4=>0x17cf8).(0=>1).
34292000: system.cpu.iq: Waking dependents of completed instruction.
34292000: system.cpu.iq: Waking any dependents on vir_reg is 177(flat:177) and phys register 93 (IntRegClass).
34292000: system.cpu.iq: Waking up a dependent instruction, [sn:107781] PC (0x17cfc=>0x17d00).(0=>1).
34292000: global: reWritePhysRegs rewrite vir_reg 177 to phys_reg 93
34292000: global: [sn:107781] has 1 ready out of 1 sources. RTI 0)
34292000: global: [sn:1] canIssue <extra arg>%
34292000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cfc=>0x17d00).(0=>1) opclass:1 [sn:107781].
34292000: system.cpu.iq: addIfReady checkpoint 0
34292000: system.cpu.iq: Waking up a dependent instruction, [sn:107780] PC (0x17cf8=>0x17cfc).(0=>1).
34292000: global: reWritePhysRegs rewrite vir_reg 177 to phys_reg 93
34292000: global: [sn:107780] has 2 ready out of 2 sources. RTI 0)
34292000: global: [sn:1] canIssue <extra arg>%
34292000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17cf8=>0x17cfc).(0=>1) opclass:1 [sn:107780].
34292000: system.cpu.iq: addIfReady checkpoint 0
34292000: system.cpu.iew: writebackInsts checkpoint 1
34292000: system.cpu.iew: Setting virtual Destination Register 177
34292000: system.cpu.scoreboard: 1 setreg phys_reg is 177
34292000: system.cpu.scoreboard: Setting reg 177 as ready
34292000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34292000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf8=>0x17cfc).(0=>1) [sn:107780]
34292000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cfc=>0x17d00).(0=>1) [sn:107781]
34292000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17cf0=>0x17cf4).(0=>1) [sn:107788]
34292000: system.cpu.memDep0: Issuing instruction PC 0x17cf0 [sn:107788].
34292000: system.cpu.iew: Processing [tid:0]
34292000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 25
34292000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34292000: system.cpu.iew: [tid:0], Dispatch dispatched 4 instructions.
34292000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34292000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 25
34292000: system.cpu.iew: IQ has 17 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 13 free entries.
34292000: system.cpu.iew: Activity this cycle.
34292000: system.cpu.commit: Getting instructions from Rename stage.
34292000: system.cpu.commit: Trying to commit instructions in the ROB.
34292000: system.cpu.commit: [tid:0]: Marking PC (0x17cf0=>0x17cf4).(0=>1), [sn:107778] ready within ROB.
34292000: system.cpu.commit: [tid:0]: Marking PC (0x17d04=>0x17d08).(0=>1), [sn:107773] ready within ROB.
34292000: system.cpu.commit: [tid:0]: Marking PC (0x17d10=>0x17d14).(0=>1), [sn:107786] ready within ROB.
34292000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34292000: system.cpu.commit: [tid:0]: ROB has 172 insts & 20 free entries.
34292000: system.cpu: FullO3CPU tick checkpoint 0
34292000: system.cpu: FullO3CPU tick checkpoint 0.1
34292000: system.cpu: FullO3CPU tick checkpoint 0.2
34292000: system.cpu: FullO3CPU tick checkpoint 0.3
34292000: system.cpu: FullO3CPU tick checkpoint 0.4
34292000: global: ~DefaultIEWDefaultCommit()
34292000: global: DefaultIEWDefaultCommit()
34292000: system.cpu: FullO3CPU tick checkpoint 0.5
34292000: system.cpu: Activity: 11
34292000: system.cpu: FullO3CPU tick checkpoint 1
34292000: system.cpu: FullO3CPU tick checkpoint 2
34292000: system.cpu: Scheduling next tick!
34292500: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34292500: system.cpu.fetch: Running stage.
34292500: system.cpu.fetch: Attempting to fetch from [tid:0]
34292500: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34292500: global: Requesting bytes 0x00150513 from address 0x17ca8
34292500: global: Decoding instruction 0x00150513 at address 0x17ca8
34292500: global: DynInst: [sn:107805] Instruction created. Instcount for system.cpu = 186
34292500: system.cpu.fetch: [tid:0]: Instruction PC 0x17ca8 (0) created [sn:107805].
34292500: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 1
34292500: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34292500: global: Requesting bytes 0xfea81ae3 from address 0x17cac
34292500: global: Decoding instruction 0xfea81ae3 at address 0x17cac
34292500: global: DynInst: [sn:107806] Instruction created. Instcount for system.cpu = 187
34292500: system.cpu.fetch: [tid:0]: Instruction PC 0x17cac (0) created [sn:107806].
34292500: system.cpu.fetch: [tid:0]: Instruction is: bne a6, a0, -12
34292500: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34292500: system.cpu.fetch: [tid:0]: [sn:107806]:  Branch predicted to be taken to (0x17ca0=>0x17ca4).(0=>1).
34292500: system.cpu.fetch: [tid:0]: [sn:107806] Branch predicted to go to (0x17ca0=>0x17ca4).(0=>1).
34292500: system.cpu.fetch: Branch detected with PC = (0x17cac=>0x17cb0).(0=>1)
34292500: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34292500: system.cpu.fetch: [tid:0][sn:107805]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34292500: system.cpu.fetch: [tid:0][sn:107806]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34292500: system.cpu.fetch: Activity this cycle.
34292500: system.cpu: Activity: 12
34292500: system.cpu.decode: Processing [tid:0]
34292500: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34292500: system.cpu.decode: [tid:0]: Sending instruction to rename.
34292500: system.cpu.decode: [tid:0]: Processing instruction [sn:107799] with PC (0x17c88=>0x17c8c).(0=>1)
34292500: system.cpu.decode: [tid:0]: Processing instruction [sn:107800] with PC (0x17c8c=>0x17c90).(0=>1)
34292500: system.cpu.decode: [tid:0]: Processing instruction [sn:107801] with PC (0x17c90=>0x17c94).(0=>1)
34292500: system.cpu.decode: [tid:0]: Processing instruction [sn:107802] with PC (0x17c94=>0x17c98).(0=>1)
34292500: system.cpu.decode: [tid:0]: Processing instruction [sn:107803] with PC (0x17c98=>0x17c9c).(0=>1)
34292500: system.cpu.decode: [tid:0]: Processing instruction [sn:107804] with PC (0x17c9c=>0x17ca0).(0=>1)
34292500: system.cpu.decode: Activity this cycle.
34292500: system.cpu.rename: Processing [tid:0]
34292500: system.cpu.rename: [tid:0]: Free IQ: 17, Free ROB: 20, Free LQ: 8, Free SQ: 13, FreeRM 31(103 224 255 31 0)
34292500: system.cpu.rename: [tid:0]: 11 instructions not yet in ROB
34292500: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 1, loads dispatchedToLQ: 1
34292500: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34292500: system.cpu.rename: [tid:0]: Nothing to do, breaking out early.
34292500: system.cpu.rename: remove commited inst finish
34292500: system.cpu.iew: Issue: Processing [tid:0]
34292500: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34292500: system.cpu.iew: Execute: Executing instructions from IQ.
34292500: system.cpu.iew: Execute: Processing PC (0x17cf8=>0x17cfc).(0=>1), [tid:0] [sn:107780].
34292500: system.cpu.iew: iew checkpoint 0
34292500: system.cpu.iew: iew checkpoint 1 before exe
34292500: global: RegFile: Access to int register 93, has data 0x2a26474b584d4558
34292500: global: RegFile: Access to int register 22, has data 0xfefefefefefefeff
34292500: global: the arch_reg is 14 , the vir reg is 167
34292500: global: look up arch_reg is 14 , vir_reg is 167
34292500: global: lookup vir map for physical reg,vir_reg is 167 freelist freenum is 3
34292500: global: the phys_reg is 0, map size is 256
34292500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34292500: global: get dest phys reg is 241
34292500: global: regval is 2964853214799479895
34292500: system.cpu: phys_reg is 241, val is 2964853214799479895
34292500: global: RegFile: Setting int register 241 to 0x2925464a574c4457
34292500: global: setScalarResult
34292500: global: get into ~InstResult
34292500: system.cpu.iew: iew checkpoint 2 after exe
34292500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34292500: system.cpu.iew: Execute: Executing instructions from IQ.
34292500: system.cpu.iew: Execute: Processing PC (0x17cfc=>0x17d00).(0=>1), [tid:0] [sn:107781].
34292500: system.cpu.iew: iew checkpoint 0
34292500: system.cpu.iew: iew checkpoint 1 before exe
34292500: global: RegFile: Access to int register 93, has data 0x2a26474b584d4558
34292500: global: the arch_reg is 15 , the vir reg is 57
34292500: global: look up arch_reg is 15 , vir_reg is 57
34292500: global: lookup vir map for physical reg,vir_reg is 57 freelist freenum is 2
34292500: global: the phys_reg is 0, map size is 256
34292500: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34292500: global: get dest phys reg is 13
34292500: global: regval is 15409550686071995047
34292500: system.cpu: phys_reg is 13, val is 15409550686071995047
34292500: global: RegFile: Setting int register 13 to 0xd5d9b8b4a7b2baa7
34292500: global: setScalarResult
34292500: global: get into ~InstResult
34292500: system.cpu.iew: iew checkpoint 2 after exe
34292500: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 1
wbActual:1
34292500: system.cpu.iew: Execute: Executing instructions from IQ.
34292500: system.cpu.iew: Execute: Processing PC (0x17cf0=>0x17cf4).(0=>1), [tid:0] [sn:107788].
34292500: system.cpu.iew: iew checkpoint 0
34292500: system.cpu.iew: Execute: Calculating address for memory reference.
34292500: system.cpu.iew: iew is load checkpoint 1
34292500: system.cpu.iew.lsq.thread0: Executing load PC (0x17cf0=>0x17cf4).(0=>1), [sn:107788]
34292500: global: RegFile: Access to int register 66, has data 0x1bab8
34292500: system.cpu.iew.lsq.thread0: Read called, load idx: 0, store idx: 22, storeHead: 1 addr: 0xbab8
34292500: system.cpu.iew.lsq.thread0: Doing memory access for inst [sn:107788] PC (0x17cf0=>0x17cf4).(0=>1)
34292500: system.cpu.iew: after executeInsts(),runing writebackInsts()
34292500: system.cpu.iew: Sending instructions to commit, [sn:107780] PC (0x17cf8=>0x17cfc).(0=>1).
34292500: system.cpu.iq: Waking dependents of completed instruction.
34292500: system.cpu.iq: Waking any dependents on vir_reg is 167(flat:167) and phys register 241 (IntRegClass).
34292500: system.cpu.iq: Waking up a dependent instruction, [sn:107782] PC (0x17d00=>0x17d04).(0=>1).
34292500: global: reWritePhysRegs rewrite vir_reg 167 to phys_reg 241
34292500: global: [sn:107782] has 1 ready out of 2 sources. RTI 0)
34292500: global: [sn:0] canIssue <extra arg>%
34292500: system.cpu.iew: writebackInsts checkpoint 1
34292500: system.cpu.iew: Setting virtual Destination Register 167
34292500: system.cpu.scoreboard: 1 setreg phys_reg is 167
34292500: system.cpu.scoreboard: Setting reg 167 as ready
34292500: system.cpu.iew: Sending instructions to commit, [sn:107781] PC (0x17cfc=>0x17d00).(0=>1).
34292500: system.cpu.iq: Waking dependents of completed instruction.
34292500: system.cpu.iq: Waking any dependents on vir_reg is 57(flat:57) and phys register 13 (IntRegClass).
34292500: system.cpu.iq: Waking up a dependent instruction, [sn:107782] PC (0x17d00=>0x17d04).(0=>1).
34292500: global: reWritePhysRegs rewrite vir_reg 57 to phys_reg 13
34292500: global: [sn:107782] has 2 ready out of 2 sources. RTI 0)
34292500: global: [sn:1] canIssue <extra arg>%
34292500: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d00=>0x17d04).(0=>1) opclass:1 [sn:107782].
34292500: system.cpu.iq: addIfReady checkpoint 0
34292500: system.cpu.iew: writebackInsts checkpoint 1
34292500: system.cpu.iew: Setting virtual Destination Register 57
34292500: system.cpu.scoreboard: 1 setreg phys_reg is 57
34292500: system.cpu.scoreboard: Setting reg 57 as ready
34292500: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34292500: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d00=>0x17d04).(0=>1) [sn:107782]
34292500: system.cpu.iew: Processing [tid:0]
34292500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 25
34292500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34292500: system.cpu.iew: [tid:0], Dispatch dispatched 0 instructions.
34292500: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34292500: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 25
34292500: system.cpu.iew: IQ has 18 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 13 free entries.
34292500: system.cpu.iew: Activity this cycle.
34292500: system.cpu.commit: Getting instructions from Rename stage.
34292500: system.cpu.commit: Inserting PC (0x17d00=>0x17d04).(0=>1) [sn:107792] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d00=>0x17d04).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 173 instructions.
34292500: system.cpu.commit: Inserting PC (0x17d04=>0x17d08).(0=>1) [sn:107793] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d04=>0x17d08).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 174 instructions.
34292500: system.cpu.commit: Inserting PC (0x17d08=>0x17d0c).(0=>1) [sn:107794] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d08=>0x17d0c).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 175 instructions.
34292500: system.cpu.commit: Inserting PC (0x17d0c=>0x17d10).(0=>1) [sn:107795] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d0c=>0x17d10).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 176 instructions.
34292500: system.cpu.commit: Inserting PC (0x17d10=>0x17d14).(0=>1) [sn:107796] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d10=>0x17d14).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 177 instructions.
34292500: system.cpu.commit: Inserting PC (0x17d14=>0x17d18).(0=>1) [sn:107797] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d14=>0x17d18).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 178 instructions.
34292500: system.cpu.commit: Inserting PC (0x17d18=>0x17d1c).(0=>1) [sn:107798] [tid:0] into ROB.
34292500: system.cpu.rob: Adding inst PC (0x17d18=>0x17d1c).(0=>1) to the ROB.
34292500: system.cpu.rob: [tid:0] Now has 179 instructions.
34292500: system.cpu.commit: Trying to commit instructions in the ROB.
34292500: system.cpu.commit: [tid:0]: Marking PC (0x17d08=>0x17d0c).(0=>1), [sn:107774] ready within ROB.
34292500: system.cpu.commit: [tid:0]: Marking PC (0x17cf4=>0x17cf8).(0=>1), [sn:107779] ready within ROB.
34292500: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34292500: system.cpu.commit: [tid:0]: ROB has 179 insts & 13 free entries.
34292500: system.cpu.commit: Activity This Cycle.
34292500: system.cpu: FullO3CPU tick checkpoint 0
34292500: system.cpu: FullO3CPU tick checkpoint 0.1
34292500: system.cpu: FullO3CPU tick checkpoint 0.2
34292500: system.cpu: FullO3CPU tick checkpoint 0.3
34292500: system.cpu: FullO3CPU tick checkpoint 0.4
34292500: global: ~DefaultIEWDefaultCommit()
34292500: global: DefaultIEWDefaultCommit()
34292500: system.cpu: FullO3CPU tick checkpoint 0.5
34292500: system.cpu: Activity: 11
34292500: system.cpu: FullO3CPU tick checkpoint 1
34292500: system.cpu: FullO3CPU tick checkpoint 2
34292500: system.cpu: Scheduling next tick!
34293000: system.cpu: 

FullO3CPU: Ticking main, FullO3CPU.
34293000: system.cpu.fetch: Running stage.
34293000: system.cpu.fetch: Attempting to fetch from [tid:0]
34293000: system.cpu.fetch: [tid:0]: Adding instructions to queue to decode.
34293000: global: Requesting bytes 0x00054783 from address 0x17ca0
34293000: global: Decoding instruction 0x00054783 at address 0x17ca0
34293000: global: DynInst: [sn:107807] Instruction created. Instcount for system.cpu = 188
34293000: system.cpu.fetch: [tid:0]: Instruction PC 0x17ca0 (0) created [sn:107807].
34293000: system.cpu.fetch: [tid:0]: Instruction is: lbu a5, 0(a0)
34293000: system.cpu.fetch: [tid:0]: Fetch queue entry created (1/32).
34293000: global: Requesting bytes 0x00e78863 from address 0x17ca4
34293000: global: Decoding instruction 0x00e78863 at address 0x17ca4
34293000: global: DynInst: [sn:107808] Instruction created. Instcount for system.cpu = 189
34293000: system.cpu.fetch: [tid:0]: Instruction PC 0x17ca4 (0) created [sn:107808].
34293000: system.cpu.fetch: [tid:0]: Instruction is: beq a5, a4, 16
34293000: system.cpu.fetch: [tid:0]: Fetch queue entry created (2/32).
34293000: system.cpu.fetch: [tid:0]: [sn:107808]:Branch predicted to be not taken.
34293000: system.cpu.fetch: [tid:0]: [sn:107808] Branch predicted to go to (0x17ca8=>0x17cac).(0=>1).
34293000: global: Requesting bytes 0x00150513 from address 0x17ca8
34293000: global: Decoding instruction 0x00150513 at address 0x17ca8
34293000: global: DynInst: [sn:107809] Instruction created. Instcount for system.cpu = 190
34293000: system.cpu.fetch: [tid:0]: Instruction PC 0x17ca8 (0) created [sn:107809].
34293000: system.cpu.fetch: [tid:0]: Instruction is: addi a0, a0, 1
34293000: system.cpu.fetch: [tid:0]: Fetch queue entry created (3/32).
34293000: global: Requesting bytes 0xfea81ae3 from address 0x17cac
34293000: global: Decoding instruction 0xfea81ae3 at address 0x17cac
34293000: global: DynInst: [sn:107810] Instruction created. Instcount for system.cpu = 191
34293000: system.cpu.fetch: [tid:0]: Instruction PC 0x17cac (0) created [sn:107810].
34293000: system.cpu.fetch: [tid:0]: Instruction is: bne a6, a0, -12
34293000: system.cpu.fetch: [tid:0]: Fetch queue entry created (4/32).
34293000: system.cpu.fetch: [tid:0]: [sn:107810]:  Branch predicted to be taken to (0x17ca0=>0x17ca4).(0=>1).
34293000: system.cpu.fetch: [tid:0]: [sn:107810] Branch predicted to go to (0x17ca0=>0x17ca4).(0=>1).
34293000: system.cpu.fetch: Branch detected with PC = (0x17cac=>0x17cb0).(0=>1)
34293000: system.cpu.fetch: [tid:0]: Done fetching, predicted branch instruction encountered.
34293000: system.cpu.fetch: [tid:0][sn:107807]: Sending instruction to decode from fetch queue. Fetch queue size: 4.
34293000: system.cpu.fetch: [tid:0][sn:107808]: Sending instruction to decode from fetch queue. Fetch queue size: 3.
34293000: system.cpu.fetch: [tid:0][sn:107809]: Sending instruction to decode from fetch queue. Fetch queue size: 2.
34293000: system.cpu.fetch: [tid:0][sn:107810]: Sending instruction to decode from fetch queue. Fetch queue size: 1.
34293000: system.cpu.fetch: Activity this cycle.
34293000: system.cpu: Activity: 12
34293000: system.cpu.decode: Processing [tid:0]
34293000: system.cpu.decode: [tid:0]: Not blocked, so attempting to run stage.
34293000: system.cpu.decode: [tid:0]: Sending instruction to rename.
34293000: system.cpu.decode: [tid:0]: Processing instruction [sn:107805] with PC (0x17ca8=>0x17cac).(0=>1)
34293000: system.cpu.decode: [tid:0]: Processing instruction [sn:107806] with PC (0x17cac=>0x17cb0).(0=>1)
34293000: system.cpu.decode: Activity this cycle.
34293000: system.cpu.rename: Processing [tid:0]
34293000: system.cpu.rename: [tid:0]: Free IQ: 18, Free ROB: 13, Free LQ: 8, Free SQ: 13, FreeRM 31(103 224 255 31 0)
34293000: system.cpu.rename: [tid:0]: 7 instructions not yet in ROB
34293000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
34293000: system.cpu.rename: [tid:0]: Not blocked, so attempting to run stage.
34293000: system.cpu.rename: [tid:0]: 6 available instructions to send iew.
34293000: system.cpu.rename: [tid:0]: 7 insts pipelining from Rename | 0 insts dispatched to IQ last cycle.
34293000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34293000: system.cpu.rename: [tid:0]: Processing instruction [sn:107799] with PC (0x17c88=>0x17c8c).(0=>1).
34293000: system.cpu.rename: start rename src regs------------------------------------------------
34293000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 230
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 230
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 230
34293000: system.cpu.rename: [tid:0]:virtual Register 230 (phys: 230) is not allocated.
34293000: global: idx is 0, vir_src is 230, physical reg is not allocated yet
34293000: system.cpu.rename: arch reg 0 [flat:0] renamed_virtual reg is 0
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 0,got vir reg 0
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 0
34293000: global: look up arch_reg is 0 , vir_reg is 0
34293000: global: lookup vir map for physical reg,vir_reg is 0 freelist freenum is 1
34293000: global: the phys_reg is 0x56f1000, map size is 256
34293000: system.cpu.rename: [tid:0]: virtual Register 0 (flat: 0) is allocated.
34293000: global: [sn:107799] has 1 ready out of 2 sources. RTI 0)
34293000: global: [sn:0] canIssue <extra arg>%
34293000: global: idx is 1 , vir_renamed_src is 0, phys_renamed_src is 0
34293000: system.cpu.rename: start rename dst regs------------------------------------------------
34293000: system.cpu.rename: toIEWIndex inst pc is (0x17c88=>0x17c8c).(0=>1)
34293000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34293000: system.cpu.rename: calcFreeLQEntries: free lqEntries: 8, loadsInProgress: 0, loads dispatchedToLQ: 0
34293000: system.cpu.rename: [tid:0]: Processing instruction [sn:107800] with PC (0x17c8c=>0x17c90).(0=>1).
34293000: system.cpu.rename: start rename src regs------------------------------------------------
34293000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 51
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 51
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 51
34293000: system.cpu.rename: [tid:0]:virtual Register 51 (phys: 51) is not allocated.
34293000: global: idx is 0, vir_src is 51, physical reg is not allocated yet
34293000: system.cpu.rename: start rename dst regs------------------------------------------------
34293000: system.cpu.rename: renameDestRegs checkpoint 0
34293000: global: get into unified rename func
34293000: global: get into simple rename func with arch_reg is 15,map size is 33,freelist is XX
34293000: global: Renamed reg IntRegClass{15} to vir reg 225 (225) old mapping was 238 (238)
34293000: system.cpu.rename: Dest Rename result[0] is 225
34293000: system.cpu.scoreboard: get into unset reg func reg id is 225
34293000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 15 (IntRegClass) to virtual reg 225 phys_reg is NULL 0.
34293000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=124), [sn:107800]. PC (0x17c8c=>0x17c90).(0=>1)
34293000: global: idx is 0, renamd_virdest is 225, renamed_dest should be NULL and is 0, previous_rename is 238
34293000: system.cpu.rename: toIEWIndex inst pc is (0x17c8c=>0x17c90).(0=>1)
34293000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34293000: system.cpu.rename: [tid:0]: Processing instruction [sn:107801] with PC (0x17c90=>0x17c94).(0=>1).
34293000: system.cpu.rename: start rename src regs------------------------------------------------
34293000: system.cpu.rename: arch reg 15 [flat:15] renamed_virtual reg is 225
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 15,got vir reg 225
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 225
34293000: system.cpu.rename: [tid:0]:virtual Register 225 (phys: 225) is not allocated.
34293000: global: idx is 0, vir_src is 225, physical reg is not allocated yet
34293000: system.cpu.rename: arch reg 17 [flat:17] renamed_virtual reg is 232
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 17,got vir reg 232
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 232
34293000: global: look up arch_reg is 17 , vir_reg is 232
34293000: global: lookup vir map for physical reg,vir_reg is 232 freelist freenum is 1
34293000: global: the phys_reg is 0x56f1750, map size is 256
34293000: system.cpu.rename: [tid:0]: virtual Register 232 (flat: 232) is allocated.
34293000: global: [sn:107801] has 1 ready out of 2 sources. RTI 0)
34293000: global: [sn:0] canIssue <extra arg>%
34293000: global: idx is 1 , vir_renamed_src is 232, phys_renamed_src is 156
34293000: system.cpu.rename: start rename dst regs------------------------------------------------
34293000: system.cpu.rename: toIEWIndex inst pc is (0x17c90=>0x17c94).(0=>1)
34293000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34293000: system.cpu.rename: [tid:0]: Processing instruction [sn:107802] with PC (0x17c94=>0x17c98).(0=>1).
34293000: system.cpu.rename: start rename src regs------------------------------------------------
34293000: system.cpu.rename: arch reg 10 [flat:10] renamed_virtual reg is 51
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 10,got vir reg 51
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 51
34293000: system.cpu.rename: [tid:0]:virtual Register 51 (phys: 51) is not allocated.
34293000: global: idx is 0, vir_src is 51, physical reg is not allocated yet
34293000: system.cpu.rename: arch reg 16 [flat:16] renamed_virtual reg is 230
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 16,got vir reg 230
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 230
34293000: system.cpu.rename: [tid:0]:virtual Register 230 (phys: 230) is not allocated.
34293000: global: idx is 1, vir_src is 230, physical reg is not allocated yet
34293000: system.cpu.rename: start rename dst regs------------------------------------------------
34293000: system.cpu.rename: renameDestRegs checkpoint 0
34293000: global: get into unified rename func
34293000: global: get into simple rename func with arch_reg is 16,map size is 33,freelist is XX
34293000: global: Renamed reg IntRegClass{16} to vir reg 248 (248) old mapping was 230 (230)
34293000: system.cpu.rename: Dest Rename result[0] is 248
34293000: system.cpu.scoreboard: get into unset reg func reg id is 248
34293000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 16 (IntRegClass) to virtual reg 248 phys_reg is NULL 0.
34293000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=125), [sn:107802]. PC (0x17c94=>0x17c98).(0=>1)
34293000: global: idx is 0, renamd_virdest is 248, renamed_dest should be NULL and is 0, previous_rename is 230
34293000: system.cpu.rename: toIEWIndex inst pc is (0x17c94=>0x17c98).(0=>1)
34293000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34293000: system.cpu.rename: [tid:0]: Processing instruction [sn:107803] with PC (0x17c98=>0x17c9c).(0=>1).
34293000: system.cpu.rename: start rename src regs------------------------------------------------
34293000: system.cpu.rename: arch reg 17 [flat:17] renamed_virtual reg is 232
34293000: system.cpu.rename: [tid:0]: Looking up IntRegClass arch reg 17,got vir reg 232
34293000: system.cpu.rename: lookup scoreboard to see if vir_reg allocated
34293000: system.cpu.scoreboard: getreg phys_reg is 232
34293000: global: look up arch_reg is 17 , vir_reg is 232
34293000: global: lookup vir map for physical reg,vir_reg is 232 freelist freenum is 1
34293000: global: the phys_reg is 0x56f1750, map size is 256
34293000: system.cpu.rename: [tid:0]: virtual Register 232 (flat: 232) is allocated.
34293000: global: [sn:107803] has 1 ready out of 1 sources. RTI 0)
34293000: global: [sn:1] canIssue <extra arg>%
34293000: global: idx is 0 , vir_renamed_src is 232, phys_renamed_src is 156
34293000: system.cpu.rename: start rename dst regs------------------------------------------------
34293000: system.cpu.rename: renameDestRegs checkpoint 0
34293000: global: get into unified rename func
34293000: global: get into simple rename func with arch_reg is 14,map size is 33,freelist is XX
34293000: global: Renamed reg IntRegClass{14} to vir reg 93 (93) old mapping was 200 (200)
34293000: system.cpu.rename: Dest Rename result[0] is 93
34293000: system.cpu.scoreboard: get into unset reg func reg id is 93
34293000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 14 (IntRegClass) to virtual reg 93 phys_reg is NULL 0.
34293000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=126), [sn:107803]. PC (0x17c98=>0x17c9c).(0=>1)
34293000: global: idx is 0, renamd_virdest is 93, renamed_dest should be NULL and is 0, previous_rename is 200
34293000: system.cpu.rename: toIEWIndex inst pc is (0x17c98=>0x17c9c).(0=>1)
34293000: system.cpu.rename: [tid:0]: Sending instructions to IEW.
34293000: system.cpu.rename: [tid:0]: Processing instruction [sn:107804] with PC (0x17c9c=>0x17ca0).(0=>1).
34293000: system.cpu.rename: start rename src regs------------------------------------------------
34293000: system.cpu.rename: start rename dst regs------------------------------------------------
34293000: system.cpu.rename: renameDestRegs checkpoint 0
34293000: global: get into unified rename func
34293000: global: get into simple rename func with arch_reg is 0,map size is 33,freelist is XX
34293000: global: Renamed reg IntRegClass{0} to vir reg 0 (0) old mapping was 0 (0)
34293000: system.cpu.rename: Dest Rename result[0] is 0
34293000: system.cpu.scoreboard: get into unset reg func reg id is 0
34293000: system.cpu.rename: [tid:0]: Renaming Dest arch reg 0 (IntRegClass) to virtual reg 0 phys_reg is NULL 0.
34293000: system.cpu.rename: [tid:0]: Adding instruction to history buffer (size=127), [sn:107804]. PC (0x17c9c=>0x17ca0).(0=>1)
34293000: global: idx is 0, renamd_virdest is 0, renamed_dest should be NULL and is 0, previous_rename is 0
34293000: system.cpu.rename: toIEWIndex inst pc is (0x17c9c=>0x17ca0).(0=>1)
34293000: system.cpu.rename: Activity this cycle.
34293000: system.cpu.rename: remove commited inst finish
34293000: system.cpu.iew: Issue: Processing [tid:0]
34293000: system.cpu.iew: [tid:0] Not blocked, so attempting to run dispatch.
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d00=>0x17d04).(0=>1) [sn:107792] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107792] PC (0x17d00=>0x17d04).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 2
34293000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 200 that is being added to the dependency chain.
34293000: system.cpu.iq: Instruction PC (0x17d00=>0x17d04).(0=>1) has src reg 233 that is being added to the dependency chain.
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 1
34293000: system.cpu.iq: renamed vir reg is 74
34293000: system.cpu.iq: phys_reg is NULL
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d04=>0x17d08).(0=>1) [sn:107793] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107793] PC (0x17d04=>0x17d08).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 2
34293000: system.cpu.iq: Instruction PC (0x17d04=>0x17d08).(0=>1) has src reg 74 that is being added to the dependency chain.
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 1
34293000: system.cpu.iq: renamed vir reg is 238
34293000: system.cpu.iq: phys_reg is NULL
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d08=>0x17d0c).(0=>1) [sn:107794] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107794] PC (0x17d08=>0x17d0c).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 2
34293000: system.cpu.iq: Instruction PC (0x17d08=>0x17d0c).(0=>1) has src reg 238 that is being added to the dependency chain.
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 0
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d0c=>0x17d10).(0=>1) [sn:107795] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107795] PC (0x17d0c=>0x17d10).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 1
34293000: system.cpu.iq: Instruction PC (0x17d0c=>0x17d10).(0=>1) has src reg 135 that is being added to the dependency chain.
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 1
34293000: system.cpu.iq: renamed vir reg is 230
34293000: system.cpu.iq: phys_reg is NULL
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d10=>0x17d14).(0=>1) [sn:107796] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107796] PC (0x17d10=>0x17d14).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 1
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 1
34293000: system.cpu.iq: renamed vir reg is 51
34293000: system.cpu.iq: phys_reg is NULL
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d10=>0x17d14).(0=>1) opclass:1 [sn:107796].
34293000: system.cpu.iq: addIfReady checkpoint 0
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d14=>0x17d18).(0=>1) [sn:107797] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107797] PC (0x17d14=>0x17d18).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 2
34293000: system.cpu.iq: Instruction PC (0x17d14=>0x17d18).(0=>1) has src reg 230 that is being added to the dependency chain.
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 0
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: [tid:0]: Issue: Adding PC (0x17d18=>0x17d1c).(0=>1) [sn:107798] [tid:0] to IQ.
34293000: system.cpu.iq: Adding instruction [sn:107798] PC (0x17d18=>0x17d1c).(0=>1) to the IQ.
34293000: system.cpu.iq: iq checkpoint 0
34293000: system.cpu.iq: total_src_regs is 0
34293000: system.cpu.iq: iq checkpoint 1
34293000: system.cpu.iq: total dest regs is 1
34293000: system.cpu.iq: renamed vir reg is 0
34293000: system.cpu.iq: phys_reg is NULL
34293000: system.cpu.iq: iq checkpoint 2
34293000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d18=>0x17d1c).(0=>1) opclass:1 [sn:107798].
34293000: system.cpu.iq: addIfReady checkpoint 0
34293000: system.cpu.iew: add to iq end
34293000: system.cpu.iew: Execute: Executing instructions from IQ.
34293000: system.cpu.iew: Execute: Processing PC (0x17d00=>0x17d04).(0=>1), [tid:0] [sn:107782].
34293000: system.cpu.iew: iew checkpoint 0
34293000: system.cpu.iew: iew checkpoint 1 before exe
34293000: global: RegFile: Access to int register 241, has data 0x2925464a574c4457
34293000: global: RegFile: Access to int register 13, has data 0xd5d9b8b4a7b2baa7
34293000: global: the arch_reg is 15 , the vir reg is 65
34293000: global: look up arch_reg is 15 , vir_reg is 65
34293000: global: lookup vir map for physical reg,vir_reg is 65 freelist freenum is 1
34293000: global: the phys_reg is 0, map size is 256
34293000: global: addRegCntReg with reg_cnt_reg=0, get rid off it from freelist
34293000: global: get dest phys reg is 122
34293000: global: regval is 72339069132079111
34293000: system.cpu: phys_reg is 122, val is 72339069132079111
34293000: global: RegFile: Setting int register 122 to 0x101000007000007
34293000: global: setScalarResult
34293000: global: get into ~InstResult
34293000: system.cpu.iew: iew checkpoint 2 after exe
34293000: system.cpu.iew: Current wb cycle: 0, width: 8, numInst: 0
wbActual:0
34293000: system.cpu.iew: after executeInsts(),runing writebackInsts()
34293000: system.cpu.iew: Sending instructions to commit, [sn:107782] PC (0x17d00=>0x17d04).(0=>1).
34293000: system.cpu.iq: Waking dependents of completed instruction.
34293000: system.cpu.iq: Waking any dependents on vir_reg is 65(flat:65) and phys register 122 (IntRegClass).
34293000: system.cpu.iq: Waking up a dependent instruction, [sn:107783] PC (0x17d04=>0x17d08).(0=>1).
34293000: global: reWritePhysRegs rewrite vir_reg 65 to phys_reg 122
34293000: global: [sn:107783] has 2 ready out of 2 sources. RTI 0)
34293000: global: [sn:1] canIssue <extra arg>%
34293000: system.cpu.iq: in addIfReady func Instruction is ready to issue, putting it onto the ready list, PC (0x17d04=>0x17d08).(0=>1) opclass:1 [sn:107783].
34293000: system.cpu.iq: addIfReady checkpoint 0
34293000: system.cpu.iew: writebackInsts checkpoint 1
34293000: system.cpu.iew: Setting virtual Destination Register 65
34293000: system.cpu.scoreboard: 1 setreg phys_reg is 65
34293000: system.cpu.scoreboard: Setting reg 65 as ready
34293000: system.cpu.iq: Attempting to schedule ready instructions from the IQ.
34293000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d04=>0x17d08).(0=>1) [sn:107783]
34293000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d10=>0x17d14).(0=>1) [sn:107796]
34293000: system.cpu.iq: Thread 0: Issuing instruction PC (0x17d18=>0x17d1c).(0=>1) [sn:107798]
34293000: system.cpu.iew: Processing [tid:0]
34293000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 25
34293000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34293000: system.cpu.iew: [tid:0], Dispatch dispatched 7 instructions.
34293000: system.cpu.iew.lsq.thread0: SQ size: 34, #stores occupied: 20
34293000: system.cpu.iew.lsq.thread0: LQ size: 34, #loads occupied: 25
34293000: system.cpu.iew: IQ has 14 free entries (Can schedule: 0).  LQ has 8 free entries. SQ has 13 free entries.
34293000: system.cpu.iew: Activity this cycle.
34293000: system.cpu.commit: Getting instructions from Rename stage.
34293000: system.cpu.commit: Trying to commit instructions in the ROB.
34293000: system.cpu.commit: [tid:0]: Marking PC (0x17cf8=>0x17cfc).(0=>1), [sn:107780] ready within ROB.
34293000: system.cpu.commit: [tid:0]: Marking PC (0x17cfc=>0x17d00).(0=>1), [sn:107781] ready within ROB.
34293000: system.cpu.commit: [tid:0]: Can't commit, Instruction [sn:107613] PC (0x13efc=>0x13f00).(0=>1) is head of ROB and not ready
34293000: system.cpu.commit: [tid:0]: ROB has 179 insts & 13 free entries.
34293000: system.cpu: FullO3CPU tick checkpoint 0
34293000: system.cpu: FullO3CPU tick checkpoint 0.1
34293000: system.cpu: FullO3CPU tick checkpoint 0.2
34293000: system.cpu: FullO3CPU tick checkpoint 0.3
34293000: system.cpu: FullO3CPU tick checkpoint 0.4
34293000: global: ~DefaultIEWDefaultCommit()
34293000: global: DefaultIEWDefaultCommit()
34293000: system.cpu: FullO3CPU tick checkpoint 0.5
34293000: system.cpu: Activity: 11
34293000: system.cpu: FullO3CPU tick checkpoint 1
34293000: system.cpu: FullO3CPU tick checkpoint 2
34293000: system.cpu: Scheduling next tick!
34293500: system.cpu: CPU already running.
34293500: global: the arch_reg is 15 , the vir reg is 174
34293500: global: look up arch_reg is 15 , vir_reg is 174
34293500: global: lookup vir map for physical reg,vir_reg is 174 freelist freenum is 0
34293500: global: the phys_reg is 0x56f181c, map size is 256
