#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc3781bb0 .scope module, "clockDividerHertz" "clockDividerHertz" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x7fffc3781d30 .param/l "CLK_FREQ" 1 2 14, C4<00000000101101110001101100000000>;
P_0x7fffc3781d70 .param/l "FREQUENCY" 0 2 4, +C4<00000000000000000000000000000001>;
P_0x7fffc3781db0 .param/l "THRESHOLD" 1 2 15, C4<00000000010110111000110110000000>;
o0x7fb0b3ae0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc37809b0_0 .net "clk", 0 0, o0x7fb0b3ae0018;  0 drivers
v0x7fffc37a1fe0_0 .var "counter", 31 0;
v0x7fffc37a20c0_0 .var "dividedClk", 0 0;
v0x7fffc37a2190_0 .var "dividedPulse", 0 0;
o0x7fb0b3ae00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc37a2250_0 .net "enable", 0 0, o0x7fb0b3ae00d8;  0 drivers
o0x7fb0b3ae0108 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc37a2360_0 .net "rst", 0 0, o0x7fb0b3ae0108;  0 drivers
E_0x7fffc377bb70 .event posedge, v0x7fffc37809b0_0;
    .scope S_0x7fffc3781bb0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc37a20c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fffc3781bb0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc37a2190_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fffc3781bb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffc37a1fe0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fffc3781bb0;
T_3 ;
    %wait E_0x7fffc377bb70;
    %load/vec4 v0x7fffc37a2360_0;
    %flag_set/vec4 8;
    %pushi/vec4 5999999, 0, 32;
    %load/vec4 v0x7fffc37a1fe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffc37a1fe0_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x7fffc37a20c0_0;
    %pad/u 2;
    %inv;
    %and;
    %pad/u 1;
    %assign/vec4 v0x7fffc37a2190_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffc37a2250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffc37a1fe0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffc37a1fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc37a2190_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffc3781bb0;
T_4 ;
    %wait E_0x7fffc377bb70;
    %load/vec4 v0x7fffc37a2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc37a20c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 5999999, 0, 32;
    %load/vec4 v0x7fffc37a1fe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x7fffc37a20c0_0;
    %inv;
    %assign/vec4 v0x7fffc37a20c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "./../src/clockDividerHertz.v";
