INFO: [HLS 200-10] Running '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sidharth' on host 'legion' (Linux_x86_64 version 5.4.0-87-generic) on Wed Oct 20 23:28:27 IST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay'
Sourcing Tcl script '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/csim.tcl'
INFO: [HLS 200-10] Opening project '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul'.
INFO: [HLS 200-10] Opening solution '/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../matmul-tb.cpp in debug mode
   Generating csim.exe
Last signal: 1
705.08 -705.08
-410.35 -1214.91
-1740.88 -1334.24
-3286.51 -1063.07
-5047.24 -401.4
-7023.07 650.77
-9214 2093.44
-11620 3926.61
-14241.2 6150.28
-17077.4 8764.45
-20128.7 11769.1
-23395.2 15164.3
-26876.7 18950
-30573.3 23126.1
-34485 27692.8
-38611.9 32650
705.08 -705.08
-410.35 -1214.91
-1740.88 -1334.24
-3286.51 -1063.07
-5047.24 -401.4
-7023.07 650.77
-9214 2093.44
-11620 3926.61
-14241.2 6150.28
-17077.4 8764.45
-20128.7 11769.1
-23395.2 15164.3
-26876.7 18950
-30573.3 23126.1
-34485 27692.8
-38611.9 32650
Success!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
