Analysis & Synthesis report for lab4
Sun Feb 28 16:08:48 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state
 18. State Machine - |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state
 19. State Machine - |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
 27. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
 28. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
 29. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 30. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
 31. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 32. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
 33. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
 34. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
 35. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
 36. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
 37. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated
 38. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p
 39. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p
 40. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram
 41. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr
 42. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp
 43. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp
 44. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
 45. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15
 46. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp
 47. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp
 48. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
 49. Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe18
 50. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
 51. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
 52. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated
 53. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
 54. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
 55. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
 56. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
 57. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated
 58. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
 59. Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
 60. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 61. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 62. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 63. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 64. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 65. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 66. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 67. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 68. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 69. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 70. Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 71. Source assignments for QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 72. Source assignments for QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
 73. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_demux:cmd_demux
 74. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux
 75. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux_001
 76. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux
 77. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux_001
 78. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux
 79. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux_001:rsp_demux_001
 80. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_002
 81. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_003
 82. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_004
 83. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 84. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 85. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 86. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 87. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 88. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 89. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 90. Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 91. Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 92. Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 93. Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 94. Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 95. Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 96. Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 97. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
 98. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync
 99. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync
100. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync
101. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync
102. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync
103. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control
104. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync
105. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync
106. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks
107. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync
108. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync
109. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter
110. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter
111. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync
112. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
113. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync
114. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo
115. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
116. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine
117. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0
118. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc
119. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master
120. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo
121. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo
122. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
123. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
124. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
125. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer
126. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer
127. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer
128. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo
129. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram
130. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
131. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
132. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
133. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer
134. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer
135. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo
136. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
137. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
138. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
139. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer
140. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer
141. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer
142. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo
143. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram
144. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
145. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
146. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
147. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer
148. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer
149. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo
150. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
151. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_one_bit_delay:\single_clock_gen:rdreq_delayer
152. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_one_bit_delay:\single_clock_gen:wrreq_delayer
153. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:logic_fifo_rdreq_delayer
154. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer
155. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor
156. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core
157. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave
158. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller
159. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave
160. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder
161. Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter
162. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0
163. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
164. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
165. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
166. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
167. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
168. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
169. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
170. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
171. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
172. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
173. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
174. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
175. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
176. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
177. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
178. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
179. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
180. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
181. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
182. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
183. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
184. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
185. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
186. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
187. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
188. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
189. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
190. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
191. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
192. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
193. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
194. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
195. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
196. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
197. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
198. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
199. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
200. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
201. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
202. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
203. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
204. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
205. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
206. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
207. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
208. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
209. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
210. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
211. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo
212. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo
213. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i
214. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i
215. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator
216. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent
217. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
218. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size
219. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
220. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
221. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
222. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode
223. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode
224. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_002|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode
225. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter
226. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter
227. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
228. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
229. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
230. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
231. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
232. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
233. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
234. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
235. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
236. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
237. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
238. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
239. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
240. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
241. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
242. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
243. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter
244. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
245. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
246. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
247. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
248. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
249. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
250. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
251. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
252. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
253. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
254. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
255. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
256. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
257. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
258. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
259. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
260. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
261. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
262. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
263. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator
264. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
265. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator
266. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator
267. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
268. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
269. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
270. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
271. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
272. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
273. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent
274. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
275. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo
276. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo
277. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
278. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
279. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
280. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
281. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent
282. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
283. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
284. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo
285. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent
286. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
287. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
288. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo
289. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode
290. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router_001|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode
291. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode
292. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_003|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode
293. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_004|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode
294. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_005|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode
295. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_006|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode
296. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
297. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
298. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter
299. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
300. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
301. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
302. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
303. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
304. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
305. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
306. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
307. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
308. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
309. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
310. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
311. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
312. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
313. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
314. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
315. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter
316. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
317. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
318. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
319. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
320. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
321. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
322. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
323. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
324. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
325. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
326. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
327. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
328. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
329. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
330. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
331. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
332. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter
333. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
334. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
335. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
336. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
337. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
338. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
339. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
340. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
341. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
342. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
343. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
344. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
345. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
346. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
347. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
348. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
349. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter
350. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
351. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
352. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
353. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
354. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
355. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
356. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
357. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
358. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
359. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
360. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
361. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
362. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
363. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
364. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
365. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
366. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter
367. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
368. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
369. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
370. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
371. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
372. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
373. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
374. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
375. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
376. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
377. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
378. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
379. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
380. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
381. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
382. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
383. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
384. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
385. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
386. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
387. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
388. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
389. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
390. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
391. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
392. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
393. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
394. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
395. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
396. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
397. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
398. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
399. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
400. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
401. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
402. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
403. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
404. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
405. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002
406. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
407. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
408. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
409. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003
410. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
411. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
412. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
413. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
414. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
415. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
416. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
417. Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004
418. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller
419. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
420. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
421. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_001
422. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
423. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
424. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_002
425. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
426. Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
427. dcfifo Parameter Settings by Entity Instance
428. scfifo Parameter Settings by Entity Instance
429. altsyncram Parameter Settings by Entity Instance
430. Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller_002"
431. Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller_001"
432. Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
433. Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller"
434. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_irq_mapper_001:irq_mapper_001"
435. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_irq_mapper:irq_mapper"
436. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003"
437. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002"
438. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
439. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
440. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
441. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
442. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
443. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
444. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
445. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
446. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
447. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
448. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
449. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
450. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
451. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode"
452. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode"
453. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo"
454. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
455. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent"
456. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo"
457. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
458. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent"
459. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo"
460. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
461. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
462. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo"
463. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo"
464. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent"
465. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
466. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
467. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
468. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
469. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
470. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator"
471. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator"
472. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
473. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator"
474. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
475. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
476. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
477. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
478. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
479. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
480. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
481. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
482. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
483. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
484. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
485. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode"
486. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode"
487. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo"
488. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
489. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
490. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
491. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent"
492. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator"
493. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i"
494. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1"
495. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i"
496. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0"
497. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0"
498. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
499. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
500. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
501. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
502. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
503. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
504. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
505. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
506. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
507. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
508. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
509. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
510. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
511. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
512. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
513. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
514. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
515. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
516. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
517. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
518. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
519. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
520. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
521. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
522. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
523. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
524. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
525. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
526. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
527. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
528. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
529. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
530. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
531. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
532. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
533. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
534. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
535. Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0"
536. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter"
537. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"
538. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"
539. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"
540. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_one_bit_delay:\single_clock_gen:wrreq_delayer"
541. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo"
542. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer"
543. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer"
544. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock"
545. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"
546. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"
547. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer"
548. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer"
549. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock"
550. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"
551. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"
552. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"
553. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer"
554. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer"
555. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock"
556. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"
557. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"
558. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"
559. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master"
560. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc"
561. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0"
562. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"
563. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"
564. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"
565. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"
566. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync"
567. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"
568. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"
569. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync"
570. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync"
571. Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"
572. Port Connectivity Checks: "QSYS_lab4:u0"
573. Post-Synthesis Netlist Statistics for Top Partition
574. Post-Synthesis Netlist Statistics for Partition QSYS_lab4_hps_0_hps_io_border:border
575. Elapsed Time Per Partition
576. Analysis & Synthesis Messages
577. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Feb 28 16:08:48 2016      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; lab4                                       ;
; Top-level Entity Name           ; lab4                                       ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 3858                                       ;
; Total pins                      ; 227                                        ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 60,510                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 2                                          ;
; Total DLLs                      ; 1                                          ;
+---------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                  ;
+--------------------------------------------------------------------------------+
Option        : Device
Setting       : 5CSEMA5F31C6
Default Value : 

Option        : Top-level entity name
Setting       : lab4
Default Value : lab4

Option        : Family name
Setting       : Cyclone V
Default Value : Cyclone V

Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Restructure Multiplexers
Setting       : Auto
Default Value : Auto

Option        : MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care
Setting       : Off
Default Value : Off

Option        : Create Debugging Nodes for IP Cores
Setting       : Off
Default Value : Off

Option        : Preserve fewer node names
Setting       : On
Default Value : On

Option        : Disable OpenCore Plus hardware evaluation
Setting       : Off
Default Value : Off

Option        : Verilog Version
Setting       : Verilog_2001
Default Value : Verilog_2001

Option        : VHDL Version
Setting       : VHDL_1993
Default Value : VHDL_1993

Option        : State Machine Processing
Setting       : Auto
Default Value : Auto

Option        : Safe State Machine
Setting       : Off
Default Value : Off

Option        : Extract Verilog State Machines
Setting       : On
Default Value : On

Option        : Extract VHDL State Machines
Setting       : On
Default Value : On

Option        : Ignore Verilog initial constructs
Setting       : Off
Default Value : Off

Option        : Iteration limit for constant Verilog loops
Setting       : 5000
Default Value : 5000

Option        : Iteration limit for non-constant Verilog loops
Setting       : 250
Default Value : 250

Option        : Add Pass-Through Logic to Inferred RAMs
Setting       : On
Default Value : On

Option        : Infer RAMs from Raw Logic
Setting       : On
Default Value : On

Option        : Parallel Synthesis
Setting       : On
Default Value : On

Option        : DSP Block Balancing
Setting       : Auto
Default Value : Auto

Option        : NOT Gate Push-Back
Setting       : On
Default Value : On

Option        : Power-Up Don't Care
Setting       : On
Default Value : On

Option        : Remove Redundant Logic Cells
Setting       : Off
Default Value : Off

Option        : Remove Duplicate Registers
Setting       : On
Default Value : On

Option        : Ignore CARRY Buffers
Setting       : Off
Default Value : Off

Option        : Ignore CASCADE Buffers
Setting       : Off
Default Value : Off

Option        : Ignore GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore ROW GLOBAL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore LCELL Buffers
Setting       : Off
Default Value : Off

Option        : Ignore SOFT Buffers
Setting       : On
Default Value : On

Option        : Limit AHDL Integers to 32 Bits
Setting       : Off
Default Value : Off

Option        : Optimization Technique
Setting       : Balanced
Default Value : Balanced

Option        : Carry Chain Length
Setting       : 70
Default Value : 70

Option        : Auto Carry Chains
Setting       : On
Default Value : On

Option        : Auto Open-Drain Pins
Setting       : On
Default Value : On

Option        : Perform WYSIWYG Primitive Resynthesis
Setting       : Off
Default Value : Off

Option        : Auto ROM Replacement
Setting       : On
Default Value : On

Option        : Auto RAM Replacement
Setting       : On
Default Value : On

Option        : Auto DSP Block Replacement
Setting       : On
Default Value : On

Option        : Auto Shift Register Replacement
Setting       : Auto
Default Value : Auto

Option        : Allow Shift Register Merging across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Auto Clock Enable Replacement
Setting       : On
Default Value : On

Option        : Strict RAM Replacement
Setting       : Off
Default Value : Off

Option        : Allow Synchronous Control Signals
Setting       : On
Default Value : On

Option        : Force Use of Synchronous Clear Signals
Setting       : Off
Default Value : Off

Option        : Auto Resource Sharing
Setting       : Off
Default Value : Off

Option        : Allow Any RAM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any ROM Size For Recognition
Setting       : Off
Default Value : Off

Option        : Allow Any Shift Register Size For Recognition
Setting       : Off
Default Value : Off

Option        : Use LogicLock Constraints during Resource Balancing
Setting       : On
Default Value : On

Option        : Ignore translate_off and synthesis_off directives
Setting       : Off
Default Value : Off

Option        : Timing-Driven Synthesis
Setting       : On
Default Value : On

Option        : Report Parameter Settings
Setting       : On
Default Value : On

Option        : Report Source Assignments
Setting       : On
Default Value : On

Option        : Report Connectivity Checks
Setting       : On
Default Value : On

Option        : Ignore Maximum Fan-Out Assignments
Setting       : Off
Default Value : Off

Option        : Synchronization Register Chain Length
Setting       : 3
Default Value : 3

Option        : PowerPlay Power Optimization During Synthesis
Setting       : Normal compilation
Default Value : Normal compilation

Option        : HDL message level
Setting       : Level2
Default Value : Level2

Option        : Suppress Register Optimization Related Messages
Setting       : Off
Default Value : Off

Option        : Number of Removed Registers Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Swept Nodes Reported in Synthesis Report
Setting       : 5000
Default Value : 5000

Option        : Number of Inverted Registers Reported in Synthesis Report
Setting       : 100
Default Value : 100

Option        : Clock MUX Protection
Setting       : On
Default Value : On

Option        : Auto Gated Clock Conversion
Setting       : Off
Default Value : Off

Option        : Block Design Naming
Setting       : Auto
Default Value : Auto

Option        : SDC constraint protection
Setting       : Off
Default Value : Off

Option        : Synthesis Effort
Setting       : Auto
Default Value : Auto

Option        : Shift Register Replacement - Allow Asynchronous Clear Signal
Setting       : On
Default Value : On

Option        : Pre-Mapping Resynthesis Optimization
Setting       : Off
Default Value : Off

Option        : Analysis & Synthesis Message Level
Setting       : Medium
Default Value : Medium

Option        : Disable Register Merging Across Hierarchies
Setting       : Auto
Default Value : Auto

Option        : Resource Aware Inference For Block RAM
Setting       : On
Default Value : On

Option        : Synthesis Seed
Setting       : 1
Default Value : 1

Option        : Automatic Parallel Synthesis
Setting       : On
Default Value : On

Option        : Partial Reconfiguration Bitstream ID
Setting       : Off
Default Value : Off
+--------------------------------------------------------------------------------+



Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                         ;
+--------------------------------------------------------------------------------+
File Name with User-Entered Path : QSYS_lab4/synthesis/QSYS_lab4.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/QSYS_lab4.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_reset_controller.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_reset_controller.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_reset_synchronizer.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_reset_synchronizer.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper_001.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper_001.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_mux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_mux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux_001.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux_001.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_demux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_demux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_slave_translator.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_slave_translator.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_demux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_demux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_mux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_mux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_demux.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_demux.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_master_agent.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_master_agent.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_merlin_master_translator.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_master_translator.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_sysid_qsys_0.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_sysid_qsys_0.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_switches.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_switches.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_leds.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_leds.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_fpga_interfaces.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_fpga_interfaces.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
Used in Netlist                  : yes
File Type                        : User VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_control.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
Used in Netlist                  : yes
File Type                        : User SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
Library                          : QSYS_lab4

File Name with User-Entered Path : QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v
Library                          : QSYS_lab4

File Name with User-Entered Path : lab4.v
Used in Netlist                  : yes
File Type                        : User Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4.v
Library                          : 

File Name with User-Entered Path : dcfifo.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf
Library                          : 

File Name with User-Entered Path : lpm_counter.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc
Library                          : 

File Name with User-Entered Path : lpm_add_sub.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc
Library                          : 

File Name with User-Entered Path : altdpram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
Library                          : 

File Name with User-Entered Path : a_graycounter.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc
Library                          : 

File Name with User-Entered Path : a_fefifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc
Library                          : 

File Name with User-Entered Path : a_gray2bin.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc
Library                          : 

File Name with User-Entered Path : dffpipe.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc
Library                          : 

File Name with User-Entered Path : alt_sync_fifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
Library                          : 

File Name with User-Entered Path : lpm_compare.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc
Library                          : 

File Name with User-Entered Path : altsyncram_fifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
Library                          : 

File Name with User-Entered Path : aglobal150.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
Library                          : 

File Name with User-Entered Path : db/dcfifo_upq1.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/dcfifo_upq1.tdf
Library                          : 

File Name with User-Entered Path : db/a_gray2bin_qab.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/a_gray2bin_qab.tdf
Library                          : 

File Name with User-Entered Path : db/a_graycounter_pv6.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/a_graycounter_pv6.tdf
Library                          : 

File Name with User-Entered Path : db/a_graycounter_ldc.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/a_graycounter_ldc.tdf
Library                          : 

File Name with User-Entered Path : db/altsyncram_us91.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/altsyncram_us91.tdf
Library                          : 

File Name with User-Entered Path : db/dffpipe_3dc.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/dffpipe_3dc.tdf
Library                          : 

File Name with User-Entered Path : db/dffpipe_qe9.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/dffpipe_qe9.tdf
Library                          : 

File Name with User-Entered Path : db/alt_synch_pipe_1e8.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/alt_synch_pipe_1e8.tdf
Library                          : 

File Name with User-Entered Path : db/dffpipe_re9.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/dffpipe_re9.tdf
Library                          : 

File Name with User-Entered Path : db/alt_synch_pipe_2e8.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/alt_synch_pipe_2e8.tdf
Library                          : 

File Name with User-Entered Path : db/dffpipe_se9.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/dffpipe_se9.tdf
Library                          : 

File Name with User-Entered Path : db/cmpr_uu5.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/cmpr_uu5.tdf
Library                          : 

File Name with User-Entered Path : db/mux_5r7.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/mux_5r7.tdf
Library                          : 

File Name with User-Entered Path : altsyncram.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
Library                          : 

File Name with User-Entered Path : stratix_ram_block.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
Library                          : 

File Name with User-Entered Path : lpm_mux.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
Library                          : 

File Name with User-Entered Path : lpm_decode.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
Library                          : 

File Name with User-Entered Path : a_rdenreg.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
Library                          : 

File Name with User-Entered Path : altrom.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc
Library                          : 

File Name with User-Entered Path : altram.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altram.inc
Library                          : 

File Name with User-Entered Path : db/altsyncram_kvr1.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/altsyncram_kvr1.tdf
Library                          : 

File Name with User-Entered Path : db/altsyncram_gor1.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/altsyncram_gor1.tdf
Library                          : 

File Name with User-Entered Path : altddio_out.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf
Library                          : 

File Name with User-Entered Path : stratix_ddio.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc
Library                          : 

File Name with User-Entered Path : cyclone_ddio.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc
Library                          : 

File Name with User-Entered Path : stratix_lcell.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/stratix_lcell.inc
Library                          : 

File Name with User-Entered Path : db/ddio_out_uqe.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ddio_out_uqe.tdf
Library                          : 

File Name with User-Entered Path : scfifo.tdf
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf
Library                          : 

File Name with User-Entered Path : a_regfifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc
Library                          : 

File Name with User-Entered Path : a_dpfifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc
Library                          : 

File Name with User-Entered Path : a_i2fifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc
Library                          : 

File Name with User-Entered Path : a_fffifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc
Library                          : 

File Name with User-Entered Path : a_f2fifo.inc
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc
Library                          : 

File Name with User-Entered Path : db/scfifo_3291.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/scfifo_3291.tdf
Library                          : 

File Name with User-Entered Path : db/a_dpfifo_a891.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/a_dpfifo_a891.tdf
Library                          : 

File Name with User-Entered Path : db/a_fefifo_7cf.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/a_fefifo_7cf.tdf
Library                          : 

File Name with User-Entered Path : db/cntr_vg7.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/cntr_vg7.tdf
Library                          : 

File Name with User-Entered Path : db/dpram_7s81.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/dpram_7s81.tdf
Library                          : 

File Name with User-Entered Path : db/altsyncram_b8s1.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/altsyncram_b8s1.tdf
Library                          : 

File Name with User-Entered Path : db/cntr_jgb.tdf
Used in Netlist                  : yes
File Type                        : Auto-Generated Megafunction 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/cntr_jgb.tdf
Library                          : 

File Name with User-Entered Path : alt_jtag_atlantic.v
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v
Library                          : 

File Name with User-Entered Path : altera_sld_agent_endpoint.vhd
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd
Library                          : 

File Name with User-Entered Path : altera_fabric_endpoint.vhd
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd
Library                          : 

File Name with User-Entered Path : altera_pll.v
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v
Library                          : 

File Name with User-Entered Path : altera_std_synchronizer.v
Used in Netlist                  : yes
File Type                        : Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v
Library                          : 

File Name with User-Entered Path : sld_hub.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd
Library                          : altera_sld

File Name with User-Entered Path : db/ip/sld2dead247/alt_sld_fab.v
Used in Netlist                  : yes
File Type                        : Encrypted Auto-Found Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ip/sld2dead247/alt_sld_fab.v
Library                          : alt_sld_fab

File Name with User-Entered Path : db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
Used in Netlist                  : yes
File Type                        : Encrypted Auto-Found Verilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
Library                          : alt_sld_fab

File Name with User-Entered Path : db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
Used in Netlist                  : yes
File Type                        : Auto-Found SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
Library                          : alt_sld_fab

File Name with User-Entered Path : db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
Used in Netlist                  : yes
File Type                        : Encrypted Auto-Found SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
Library                          : alt_sld_fab

File Name with User-Entered Path : db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Auto-Found VHDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
Library                          : alt_sld_fab

File Name with User-Entered Path : db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
Used in Netlist                  : yes
File Type                        : Encrypted Auto-Found SystemVerilog HDL File 
File Name with Absolute Path     : C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
Library                          : alt_sld_fab

File Name with User-Entered Path : sld_jtag_hub.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd
Library                          : 

File Name with User-Entered Path : sld_rom_sr.vhd
Used in Netlist                  : yes
File Type                        : Encrypted Megafunction 
File Name with Absolute Path     : c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd
Library                          : 
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2287                                                                                                                                   ;
;                                             ;                                                                                                                                        ;
; Combinational ALUT usage for logic          ; 3086                                                                                                                                   ;
;     -- 7 input functions                    ; 20                                                                                                                                     ;
;     -- 6 input functions                    ; 592                                                                                                                                    ;
;     -- 5 input functions                    ; 369                                                                                                                                    ;
;     -- 4 input functions                    ; 568                                                                                                                                    ;
;     -- <=3 input functions                  ; 1537                                                                                                                                   ;
;                                             ;                                                                                                                                        ;
; Dedicated logic registers                   ; 3672                                                                                                                                   ;
;                                             ;                                                                                                                                        ;
; I/O pins                                    ; 227                                                                                                                                    ;
; I/O registers                               ; 186                                                                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                                                                      ;
; Total block memory bits                     ; 60510                                                                                                                                  ;
;                                             ;                                                                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                                                                      ;
;                                             ;                                                                                                                                        ;
; Total PLLs                                  ; 2                                                                                                                                      ;
;     -- PLLs                                 ; 2                                                                                                                                      ;
;                                             ;                                                                                                                                        ;
; Total DLLs                                  ; 1                                                                                                                                      ;
; Maximum fan-out node                        ; QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; Maximum fan-out                             ; 2046                                                                                                                                   ;
; Total fan-out                               ; 31656                                                                                                                                  ;
; Average fan-out                             ; 3.88                                                                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                            ;
+--------------------------------------------------------------------------------+
Compilation Hierarchy Node : |lab4
LC Combinationals          : 3086 (2)
LC Registers               : 3672 (0)
Block Memory Bits          : 60510
DSP Blocks                 : 0
Pins                       : 227
Virtual Pins               : 0
Full Hierarchy Name        : |lab4
Library Name               : work

Compilation Hierarchy Node :    |QSYS_lab4:u0|
LC Combinationals          : 2991 (0)
LC Registers               : 3597 (0)
Block Memory Bits          : 60510
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |QSYS_lab4_hps_0:hps_0|
LC Combinationals          : 1 (0)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_hps_0_hps_io:hps_io|
LC Combinationals          : 1 (0)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |QSYS_lab4_hps_0_hps_io_border:border|
LC Combinationals          : 1 (1)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |hps_sdram:hps_sdram_inst|
LC Combinationals          : 0 (0)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |altera_mem_if_dll_cyclonev:dll|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |altera_mem_if_oct_cyclonev:oct|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |hps_sdram_p0:p0|
LC Combinationals          : 0 (0)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                      |hps_sdram_p0_acv_hard_memphy:umemphy|
LC Combinationals          : 0 (0)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|
LC Combinationals          : 0 (0)
LC Registers               : 36 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |altddio_out:clock_gen[0].umem_ck_pad|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
Library Name               : work

Compilation Hierarchy Node :                                  |ddio_out_uqe:auto_generated|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
Library Name               : work

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_generic_ddio:uaddress_pad|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_generic_ddio:ubank_pad|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_generic_ddio:ucmd_pad|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |hps_sdram_p0_generic_ddio:ureset_n_pad|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|
LC Combinationals          : 0 (0)
LC Registers               : 9 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
LC Combinationals          : 0 (0)
LC Registers               : 9 (9)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|
LC Combinationals          : 0 (0)
LC Registers               : 9 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
LC Combinationals          : 0 (0)
LC Registers               : 9 (9)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|
LC Combinationals          : 0 (0)
LC Registers               : 9 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
LC Combinationals          : 0 (0)
LC Registers               : 9 (9)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|
LC Combinationals          : 0 (0)
LC Registers               : 9 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|
LC Combinationals          : 0 (0)
LC Registers               : 9 (9)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                         |hps_sdram_p0_acv_ldc:memphy_ldc|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |hps_sdram_pll:pll|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |QSYS_lab4_jtag_uart_0:jtag_uart_0|
LC Combinationals          : 115 (32)
LC Registers               : 112 (13)
Block Memory Bits          : 1024
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |scfifo:rfifo|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo
Library Name               : work

Compilation Hierarchy Node :                |scfifo_3291:auto_generated|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated
Library Name               : work

Compilation Hierarchy Node :                   |a_dpfifo_a891:dpfifo|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo
Library Name               : work

Compilation Hierarchy Node :                      |a_fefifo_7cf:fifo_state|
LC Combinationals          : 12 (6)
LC Registers               : 8 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state
Library Name               : work

Compilation Hierarchy Node :                         |cntr_vg7:count_usedw|
LC Combinationals          : 6 (6)
LC Registers               : 6 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw
Library Name               : work

Compilation Hierarchy Node :                      |cntr_jgb:rd_ptr_count|
LC Combinationals          : 6 (6)
LC Registers               : 6 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count
Library Name               : work

Compilation Hierarchy Node :                      |cntr_jgb:wr_ptr|
LC Combinationals          : 6 (6)
LC Registers               : 6 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr
Library Name               : work

Compilation Hierarchy Node :                      |dpram_7s81:FIFOram|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram
Library Name               : work

Compilation Hierarchy Node :                         |altsyncram_b8s1:altsyncram1|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
Library Name               : work

Compilation Hierarchy Node :          |QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |scfifo:wfifo|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo
Library Name               : work

Compilation Hierarchy Node :                |scfifo_3291:auto_generated|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated
Library Name               : work

Compilation Hierarchy Node :                   |a_dpfifo_a891:dpfifo|
LC Combinationals          : 24 (0)
LC Registers               : 20 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo
Library Name               : work

Compilation Hierarchy Node :                      |a_fefifo_7cf:fifo_state|
LC Combinationals          : 12 (6)
LC Registers               : 8 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state
Library Name               : work

Compilation Hierarchy Node :                         |cntr_vg7:count_usedw|
LC Combinationals          : 6 (6)
LC Registers               : 6 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw
Library Name               : work

Compilation Hierarchy Node :                      |cntr_jgb:rd_ptr_count|
LC Combinationals          : 6 (6)
LC Registers               : 6 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count
Library Name               : work

Compilation Hierarchy Node :                      |cntr_jgb:wr_ptr|
LC Combinationals          : 6 (6)
LC Registers               : 6 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr
Library Name               : work

Compilation Hierarchy Node :                      |dpram_7s81:FIFOram|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram
Library Name               : work

Compilation Hierarchy Node :                         |altsyncram_b8s1:altsyncram1|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 512
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1
Library Name               : work

Compilation Hierarchy Node :          |alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|
LC Combinationals          : 35 (35)
LC Registers               : 59 (59)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic
Library Name               : work

Compilation Hierarchy Node :       |QSYS_lab4_leds:leds|
LC Combinationals          : 11 (11)
LC Registers               : 10 (10)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_leds:leds
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |QSYS_lab4_mm_interconnect_0:mm_interconnect_0|
LC Combinationals          : 517 (0)
LC Registers               : 291 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|
LC Combinationals          : 129 (129)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|
LC Combinationals          : 67 (9)
LC Registers               : 116 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_avalon_sc_fifo:read_rsp_fifo|
LC Combinationals          : 30 (30)
LC Registers               : 104 (104)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_uncompressor:read_burst_uncompressor|
LC Combinationals          : 28 (28)
LC Registers               : 12 (12)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|
LC Combinationals          : 210 (0)
LC Registers               : 89 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 210 (176)
LC Registers               : 89 (89)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_burst_adapter_min:the_min|
LC Combinationals          : 34 (18)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |altera_merlin_burst_adapter_subtractor:ac_sub|
LC Combinationals          : 14 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                      |altera_merlin_burst_adapter_adder:subtract|
LC Combinationals          : 14 (14)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |altera_merlin_burst_adapter_subtractor:da_sub|
LC Combinationals          : 2 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                      |altera_merlin_burst_adapter_adder:subtract|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|
LC Combinationals          : 20 (0)
LC Registers               : 43 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 20 (12)
LC Registers               : 43 (43)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_burst_adapter_min:the_min|
LC Combinationals          : 8 (5)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                   |altera_merlin_burst_adapter_subtractor:da_sub|
LC Combinationals          : 3 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                      |altera_merlin_burst_adapter_adder:subtract|
LC Combinationals          : 3 (3)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|
LC Combinationals          : 4 (4)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|
LC Combinationals          : 77 (77)
LC Registers               : 36 (36)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|
LC Combinationals          : 10 (10)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |QSYS_lab4_mm_interconnect_1:mm_interconnect_1|
LC Combinationals          : 1148 (0)
LC Registers               : 1212 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux_001|
LC Combinationals          : 10 (10)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux|
LC Combinationals          : 8 (8)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|
LC Combinationals          : 70 (65)
LC Registers               : 5 (3)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_arbitrator:arb|
LC Combinationals          : 5 (5)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|
LC Combinationals          : 19 (19)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|
LC Combinationals          : 19 (19)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|
LC Combinationals          : 43 (38)
LC Registers               : 5 (3)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_arbitrator:arb|
LC Combinationals          : 5 (5)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|
LC Combinationals          : 41 (36)
LC Registers               : 5 (3)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_arbitrator:arb|
LC Combinationals          : 5 (5)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_router:router_001|
LC Combinationals          : 8 (8)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_router:router|
LC Combinationals          : 6 (6)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_router_002:router_003|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_003
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_004|
LC Combinationals          : 3 (3)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_004
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux|
LC Combinationals          : 3 (3)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_rsp_demux_001:rsp_demux_001|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux_001:rsp_demux_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001|
LC Combinationals          : 93 (93)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|
LC Combinationals          : 13 (13)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|
LC Combinationals          : 38 (38)
LC Registers               : 66 (66)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|
LC Combinationals          : 28 (28)
LC Registers               : 46 (46)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|
LC Combinationals          : 27 (27)
LC Registers               : 46 (46)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|
LC Combinationals          : 28 (28)
LC Registers               : 44 (44)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|
LC Combinationals          : 15 (15)
LC Registers               : 22 (22)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|
LC Combinationals          : 27 (27)
LC Registers               : 44 (44)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|
LC Combinationals          : 15 (15)
LC Registers               : 22 (22)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|
LC Combinationals          : 24 (24)
LC Registers               : 40 (40)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|
LC Combinationals          : 5 (5)
LC Registers               : 4 (4)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|
LC Combinationals          : 24 (24)
LC Registers               : 40 (40)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_avalon_st_handshake_clock_crosser:crosser_001|
LC Combinationals          : 4 (0)
LC Registers               : 88 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_avalon_st_clock_crosser:clock_xer|
LC Combinationals          : 4 (4)
LC Registers               : 88 (84)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_std_synchronizer:in_to_out_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name               : work

Compilation Hierarchy Node :                |altera_std_synchronizer:out_to_in_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name               : work

Compilation Hierarchy Node :          |altera_avalon_st_handshake_clock_crosser:crosser_002|
LC Combinationals          : 5 (0)
LC Registers               : 32 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_avalon_st_clock_crosser:clock_xer|
LC Combinationals          : 5 (5)
LC Registers               : 32 (28)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_std_synchronizer:in_to_out_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name               : work

Compilation Hierarchy Node :                |altera_std_synchronizer:out_to_in_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name               : work

Compilation Hierarchy Node :          |altera_avalon_st_handshake_clock_crosser:crosser_003|
LC Combinationals          : 4 (0)
LC Registers               : 96 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_avalon_st_clock_crosser:clock_xer|
LC Combinationals          : 4 (4)
LC Registers               : 96 (92)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_std_synchronizer:in_to_out_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name               : work

Compilation Hierarchy Node :                |altera_std_synchronizer:out_to_in_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name               : work

Compilation Hierarchy Node :          |altera_avalon_st_handshake_clock_crosser:crosser|
LC Combinationals          : 6 (0)
LC Registers               : 150 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_avalon_st_clock_crosser:clock_xer|
LC Combinationals          : 6 (6)
LC Registers               : 150 (146)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_std_synchronizer:in_to_out_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
Library Name               : work

Compilation Hierarchy Node :                |altera_std_synchronizer:out_to_in_synchronizer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
Library Name               : work

Compilation Hierarchy Node :          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|
LC Combinationals          : 111 (72)
LC Registers               : 14 (6)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_address_alignment:align_address_to_size|
LC Combinationals          : 39 (39)
LC Registers               : 8 (8)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|
LC Combinationals          : 88 (0)
LC Registers               : 103 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 88 (87)
LC Registers               : 103 (103)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_address_alignment:align_address_to_size|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|
LC Combinationals          : 56 (0)
LC Registers               : 62 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 56 (55)
LC Registers               : 62 (62)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_address_alignment:align_address_to_size|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:leds_s1_burst_adapter|
LC Combinationals          : 59 (0)
LC Registers               : 67 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 59 (58)
LC Registers               : 67 (67)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_address_alignment:align_address_to_size|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:switches_s1_burst_adapter|
LC Combinationals          : 52 (0)
LC Registers               : 52 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 52 (50)
LC Registers               : 52 (52)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_address_alignment:align_address_to_size|
LC Combinationals          : 2 (2)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|
LC Combinationals          : 45 (0)
LC Registers               : 47 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|
LC Combinationals          : 45 (44)
LC Registers               : 47 (47)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |altera_merlin_address_alignment:align_address_to_size|
LC Combinationals          : 1 (1)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|
LC Combinationals          : 26 (8)
LC Registers               : 7 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_uncompressor:uncompressor|
LC Combinationals          : 18 (18)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|
LC Combinationals          : 23 (7)
LC Registers               : 7 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_uncompressor:uncompressor|
LC Combinationals          : 16 (16)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_agent:leds_s1_agent|
LC Combinationals          : 24 (8)
LC Registers               : 7 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_uncompressor:uncompressor|
LC Combinationals          : 16 (16)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_agent:switches_s1_agent|
LC Combinationals          : 20 (3)
LC Registers               : 7 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_uncompressor:uncompressor|
LC Combinationals          : 17 (17)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|
LC Combinationals          : 20 (3)
LC Registers               : 7 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |altera_merlin_burst_uncompressor:uncompressor|
LC Combinationals          : 17 (17)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|
LC Combinationals          : 1 (1)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|
LC Combinationals          : 3 (3)
LC Registers               : 23 (23)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_translator:leds_s1_translator|
LC Combinationals          : 5 (5)
LC Registers               : 13 (13)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_translator:switches_s1_translator|
LC Combinationals          : 2 (2)
LC Registers               : 13 (13)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|
LC Combinationals          : 2 (2)
LC Registers               : 4 (4)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|
LC Combinationals          : 13 (13)
LC Registers               : 11 (11)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|
LC Combinationals          : 10 (10)
LC Registers               : 7 (7)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |QSYS_lab4_pll_0:pll_0|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_pll:altera_pll_i|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i
Library Name               : work

Compilation Hierarchy Node :       |QSYS_lab4_pll_1:pll_1|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_pll:altera_pll_i|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i
Library Name               : work

Compilation Hierarchy Node :       |QSYS_lab4_switches:switches|
LC Combinationals          : 10 (10)
LC Registers               : 10 (10)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|QSYS_lab4_switches:switches
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |alt_vipitc131_IS2Vid:alt_vip_itc_0|
LC Combinationals          : 264 (68)
LC Registers               : 288 (66)
Block Memory Bits          : 51200
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipitc131_IS2Vid_statemachine:statemachine|
LC Combinationals          : 44 (44)
LC Registers               : 10 (10)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipitc131_common_fifo:input_fifo|
LC Combinationals          : 120 (0)
LC Registers               : 186 (0)
Block Memory Bits          : 51200
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |dcfifo:input_fifo|
LC Combinationals          : 120 (0)
LC Registers               : 186 (0)
Block Memory Bits          : 51200
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo
Library Name               : work

Compilation Hierarchy Node :                |dcfifo_upq1:auto_generated|
LC Combinationals          : 120 (26)
LC Registers               : 186 (62)
Block Memory Bits          : 51200
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated
Library Name               : work

Compilation Hierarchy Node :                   |a_gray2bin_qab:rdptr_g_gray2bin|
LC Combinationals          : 11 (11)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin
Library Name               : work

Compilation Hierarchy Node :                   |a_gray2bin_qab:rs_dgwp_gray2bin|
LC Combinationals          : 11 (11)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rs_dgwp_gray2bin
Library Name               : work

Compilation Hierarchy Node :                   |a_gray2bin_qab:wrptr_g_gray2bin|
LC Combinationals          : 10 (10)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin
Library Name               : work

Compilation Hierarchy Node :                   |a_gray2bin_qab:ws_dgrp_gray2bin|
LC Combinationals          : 11 (11)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin
Library Name               : work

Compilation Hierarchy Node :                   |a_graycounter_ldc:wrptr_g1p|
LC Combinationals          : 18 (18)
LC Registers               : 15 (15)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p
Library Name               : work

Compilation Hierarchy Node :                   |a_graycounter_pv6:rdptr_g1p|
LC Combinationals          : 21 (21)
LC Registers               : 15 (15)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p
Library Name               : work

Compilation Hierarchy Node :                   |alt_synch_pipe_1e8:rs_dgwp|
LC Combinationals          : 0 (0)
LC Registers               : 24 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp
Library Name               : work

Compilation Hierarchy Node :                      |dffpipe_re9:dffpipe15|
LC Combinationals          : 0 (0)
LC Registers               : 24 (24)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15
Library Name               : work

Compilation Hierarchy Node :                   |alt_synch_pipe_2e8:ws_dgrp|
LC Combinationals          : 0 (0)
LC Registers               : 24 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp
Library Name               : work

Compilation Hierarchy Node :                      |dffpipe_se9:dffpipe18|
LC Combinationals          : 0 (0)
LC Registers               : 24 (24)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe18
Library Name               : work

Compilation Hierarchy Node :                   |altsyncram_us91:fifo_ram|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 51200
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram
Library Name               : work

Compilation Hierarchy Node :                   |dffpipe_3dc:rdaclr|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr
Library Name               : work

Compilation Hierarchy Node :                   |dffpipe_qe9:rs_brp|
LC Combinationals          : 0 (0)
LC Registers               : 11 (11)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp
Library Name               : work

Compilation Hierarchy Node :                   |dffpipe_qe9:rs_bwp|
LC Combinationals          : 0 (0)
LC Registers               : 11 (11)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp
Library Name               : work

Compilation Hierarchy Node :                   |dffpipe_qe9:ws_brp|
LC Combinationals          : 0 (0)
LC Registers               : 11 (11)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp
Library Name               : work

Compilation Hierarchy Node :                   |dffpipe_qe9:ws_bwp|
LC Combinationals          : 0 (0)
LC Registers               : 11 (11)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp
Library Name               : work

Compilation Hierarchy Node :                   |mux_5r7:rdemp_eq_comp_lsb_mux|
LC Combinationals          : 6 (6)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
Library Name               : work

Compilation Hierarchy Node :                   |mux_5r7:rdemp_eq_comp_msb_mux|
LC Combinationals          : 6 (6)
LC Registers               : 0 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
Library Name               : work

Compilation Hierarchy Node :          |alt_vipitc131_common_generic_count:h_counter|
LC Combinationals          : 15 (15)
LC Registers               : 12 (12)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipitc131_common_generic_count:v_counter|
LC Combinationals          : 17 (17)
LC Registers               : 12 (12)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipitc131_common_sync:enable_sync|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |alt_vipvfr131_vfr:alt_vip_vfr_0|
LC Combinationals          : 925 (0)
LC Registers               : 1629 (0)
Block Memory Bits          : 8286
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipvfr131_common_avalon_mm_slave:slave|
LC Combinationals          : 227 (227)
LC Registers               : 611 (611)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipvfr131_common_stream_output:outputter|
LC Combinationals          : 20 (20)
LC Registers               : 39 (39)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipvfr131_prc:prc|
LC Combinationals          : 553 (3)
LC Registers               : 855 (0)
Block Memory Bits          : 8286
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|
LC Combinationals          : 9 (9)
LC Registers               : 73 (73)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |alt_vipvfr131_prc_core:prc_core|
LC Combinationals          : 119 (119)
LC Registers               : 167 (167)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core
Library Name               : QSYS_lab4

Compilation Hierarchy Node :             |alt_vipvfr131_prc_read_master:read_master|
LC Combinationals          : 422 (0)
LC Registers               : 615 (0)
Block Memory Bits          : 8286
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master
Library Name               : QSYS_lab4

Compilation Hierarchy Node :                |alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|
LC Combinationals          : 412 (199)
LC Registers               : 479 (180)
Block Memory Bits          : 8286
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo
Library Name               : qsys_lab4

Compilation Hierarchy Node :                   |alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|
LC Combinationals          : 95 (0)
LC Registers               : 123 (0)
Block Memory Bits          : 8192
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo
Library Name               : qsys_lab4

Compilation Hierarchy Node :                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
LC Combinationals          : 81 (59)
LC Registers               : 111 (41)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|
LC Combinationals          : 11 (11)
LC Registers               : 35 (35)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|
LC Combinationals          : 11 (11)
LC Registers               : 35 (35)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
Library Name               : qsys_lab4

Compilation Hierarchy Node :                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|
LC Combinationals          : 14 (14)
LC Registers               : 12 (12)
Block Memory Bits          : 8192
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |altsyncram:ram|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 8192
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram
Library Name               : work

Compilation Hierarchy Node :                            |altsyncram_kvr1:auto_generated|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 8192
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated
Library Name               : work

Compilation Hierarchy Node :                   |alt_vipvfr131_common_general_fifo:cmd_fifo|
LC Combinationals          : 118 (3)
LC Registers               : 176 (2)
Block Memory Bits          : 94
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo
Library Name               : qsys_lab4

Compilation Hierarchy Node :                      |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
LC Combinationals          : 4 (4)
LC Registers               : 20 (5)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|
LC Combinationals          : 0 (0)
LC Registers               : 5 (5)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|
LC Combinationals          : 0 (0)
LC Registers               : 5 (5)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|
LC Combinationals          : 0 (0)
LC Registers               : 5 (5)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer
Library Name               : qsys_lab4

Compilation Hierarchy Node :                      |alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|
LC Combinationals          : 108 (105)
LC Registers               : 143 (141)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
LC Combinationals          : 3 (3)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name               : qsys_lab4

Compilation Hierarchy Node :                      |alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|
LC Combinationals          : 0 (0)
LC Registers               : 2 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer
Library Name               : qsys_lab4

Compilation Hierarchy Node :                      |alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|
LC Combinationals          : 3 (2)
LC Registers               : 9 (2)
Block Memory Bits          : 94
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|
LC Combinationals          : 1 (1)
LC Registers               : 7 (2)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator
Library Name               : qsys_lab4

Compilation Hierarchy Node :                            |alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|
LC Combinationals          : 0 (0)
LC Registers               : 5 (5)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock
Library Name               : qsys_lab4

Compilation Hierarchy Node :                         |altsyncram:ram|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 94
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram
Library Name               : work

Compilation Hierarchy Node :                            |altsyncram_gor1:auto_generated|
LC Combinationals          : 0 (0)
LC Registers               : 0 (0)
Block Memory Bits          : 94
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated
Library Name               : work

Compilation Hierarchy Node :                |alt_vipvfr131_common_pulling_width_adapter:width_adaptor|
LC Combinationals          : 10 (10)
LC Registers               : 136 (136)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor
Library Name               : qsys_lab4

Compilation Hierarchy Node :          |alt_vipvfr131_vfr_control_packet_encoder:encoder|
LC Combinationals          : 44 (44)
LC Registers               : 41 (41)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |alt_vipvfr131_vfr_controller:controller|
LC Combinationals          : 81 (81)
LC Registers               : 83 (83)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |altera_reset_controller:rst_controller_001|
LC Combinationals          : 0 (0)
LC Registers               : 3 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_001
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_reset_synchronizer:alt_rst_sync_uq1|
LC Combinationals          : 0 (0)
LC Registers               : 3 (3)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |altera_reset_controller:rst_controller_002|
LC Combinationals          : 0 (0)
LC Registers               : 3 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_002
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_reset_synchronizer:alt_rst_sync_uq1|
LC Combinationals          : 0 (0)
LC Registers               : 3 (3)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name               : QSYS_lab4

Compilation Hierarchy Node :       |altera_reset_controller:rst_controller|
LC Combinationals          : 0 (0)
LC Registers               : 3 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller
Library Name               : QSYS_lab4

Compilation Hierarchy Node :          |altera_reset_synchronizer:alt_rst_sync_uq1|
LC Combinationals          : 0 (0)
LC Registers               : 3 (3)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
Library Name               : QSYS_lab4

Compilation Hierarchy Node :    |sld_hub:auto_hub|
LC Combinationals          : 93 (1)
LC Registers               : 75 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub
Library Name               : altera_sld

Compilation Hierarchy Node :       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|
LC Combinationals          : 92 (0)
LC Registers               : 75 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric
Library Name               : alt_sld_fab

Compilation Hierarchy Node :          |alt_sld_fab_alt_sld_fab:alt_sld_fab|
LC Combinationals          : 92 (1)
LC Registers               : 75 (5)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab
Library Name               : alt_sld_fab

Compilation Hierarchy Node :             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|
LC Combinationals          : 91 (0)
LC Registers               : 70 (0)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric
Library Name               : alt_sld_fab

Compilation Hierarchy Node :                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|
LC Combinationals          : 91 (57)
LC Registers               : 70 (42)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub
Library Name               : work

Compilation Hierarchy Node :                   |sld_rom_sr:hub_info_reg|
LC Combinationals          : 15 (15)
LC Registers               : 9 (9)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg
Library Name               : work

Compilation Hierarchy Node :                   |sld_shadow_jsm:shadow_jsm|
LC Combinationals          : 19 (19)
LC Registers               : 19 (19)
Block Memory Bits          : 0
DSP Blocks                 : 0
Pins                       : 0
Virtual Pins               : 0
Full Hierarchy Name        : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm
Library Name               : altera_sld
+--------------------------------------------------------------------------------+

Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                               ;
+--------------------------------------------------------------------------------+
Name         : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM
Type         : AUTO
Mode         : Simple Dual Port
Port A Depth : 64
Port A Width : 8
Port B Depth : 64
Port B Width : 8
Size         : 512
MIF          : None

Name         : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM
Type         : AUTO
Mode         : Simple Dual Port
Port A Depth : 64
Port A Width : 8
Port B Depth : 64
Port B Width : 8
Size         : 512
MIF          : None

Name         : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|ALTSYNCRAM
Type         : AUTO
Mode         : Simple Dual Port
Port A Depth : 2048
Port A Width : 33
Port B Depth : 2048
Port B Width : 33
Size         : 67584
MIF          : None

Name         : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated|ALTSYNCRAM
Type         : AUTO
Mode         : Simple Dual Port
Port A Depth : 64
Port A Width : 128
Port B Depth : 64
Port B Width : 128
Size         : 8192
MIF          : None

Name         : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|ALTSYNCRAM
Type         : AUTO
Mode         : Simple Dual Port
Port A Depth : 2
Port A Width : 51
Port B Depth : 2
Port B Width : 51
Size         : 102
MIF          : None
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                          ;
+--------------------------------------------------------------------------------+
Vendor          : Altera
IP Core Name    : Signal Tap
Version         : N/A
Release Date    : N/A
License Type    : Licensed
Entity Instance : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric
IP Include File : 

Vendor          : Altera
IP Core Name    : Signal Tap
Version         : N/A
Release Date    : N/A
License Type    : Licensed
Entity Instance : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab
IP Include File : 

Vendor          : Altera
IP Core Name    : Signal Tap
Version         : N/A
Release Date    : N/A
License Type    : Licensed
Entity Instance : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit
IP Include File : 

Vendor          : Altera
IP Core Name    : Signal Tap
Version         : N/A
Release Date    : N/A
License Type    : Licensed
Entity Instance : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric
IP Include File : 

Vendor          : Altera
IP Core Name    : Signal Tap
Version         : N/A
Release Date    : N/A
License Type    : Licensed
Entity Instance : |lab4|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter
IP Include File : 

Vendor          : N/A
IP Core Name    : Qsys
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : alt_vip_itc
Version         : 14.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : alt_vip_vfr
Version         : 14.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_hps
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_hps_io
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_irq_mapper
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_irq_mapper:irq_mapper
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_irq_mapper
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_irq_mapper_001:irq_mapper_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_jtag_uart
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_pio
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_leds:leds
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_mm_interconnect
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_master_agent
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_traffic_limiter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_master_translator
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_demux:cmd_demux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_mux:cmd_mux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_mux:cmd_mux_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_axi_slave_ni
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_mm_interconnect
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_agent
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_translator
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : error_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : error_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : error_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : error_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : error_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_handshake_clock_crosser
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_handshake_clock_crosser
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_handshake_clock_crosser
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_st_handshake_clock_crosser
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_axi_master_ni
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_traffic_limiter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_traffic_limiter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_agent
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_translator
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_agent
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_translator
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_003
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_004
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_005
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_router
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_006
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux_001:rsp_demux_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_003
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_demultiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_004
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_multiplexer
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_agent
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_translator
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_agent
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sc_fifo
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_burst_adapter
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_merlin_slave_translator
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_pll
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_pll
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_reset_controller
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_reset_controller
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_001
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_reset_controller
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|altera_reset_controller:rst_controller_002
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_pio
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_switches:switches
IP Include File : QSYS_lab4.qsys

Vendor          : Altera
IP Core Name    : altera_avalon_sysid_qsys
Version         : 15.0
Release Date    : N/A
License Type    : N/A
Entity Instance : |lab4|QSYS_lab4:u0|QSYS_lab4_sysid_qsys_0:sysid_qsys_0
IP Include File : QSYS_lab4.qsys
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+--------------------------------------------------------------------------------+
Name                        : state.ST_IDLE
state.ST_IDLE               : 0
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0

Name                        : state.ST_COMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 1

Name                        : state.ST_UNCOMP_TRANS
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 0
state.ST_UNCOMP_TRANS       : 1
state.ST_COMP_TRANS         : 0

Name                        : state.ST_UNCOMP_WR_SUBBURST
state.ST_IDLE               : 1
state.ST_UNCOMP_WR_SUBBURST : 1
state.ST_UNCOMP_TRANS       : 0
state.ST_COMP_TRANS         : 0
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state ;
+--------------------------------------------------------------------------------+
Name                                  : state.IDLE
state.WAITING_END_FRAME               : 0
state.SENDING_GO_AND_ENABLE_INTERRUPT : 0
state.SENDING_TYPE                    : 0
state.SENDING_WORDS                   : 0
state.SENDING_SAMPLES                 : 0
state.SENDING_ADDRESS                 : 0
state.IDLE                            : 0

Name                                  : state.SENDING_ADDRESS
state.WAITING_END_FRAME               : 0
state.SENDING_GO_AND_ENABLE_INTERRUPT : 0
state.SENDING_TYPE                    : 0
state.SENDING_WORDS                   : 0
state.SENDING_SAMPLES                 : 0
state.SENDING_ADDRESS                 : 1
state.IDLE                            : 1

Name                                  : state.SENDING_SAMPLES
state.WAITING_END_FRAME               : 0
state.SENDING_GO_AND_ENABLE_INTERRUPT : 0
state.SENDING_TYPE                    : 0
state.SENDING_WORDS                   : 0
state.SENDING_SAMPLES                 : 1
state.SENDING_ADDRESS                 : 0
state.IDLE                            : 1

Name                                  : state.SENDING_WORDS
state.WAITING_END_FRAME               : 0
state.SENDING_GO_AND_ENABLE_INTERRUPT : 0
state.SENDING_TYPE                    : 0
state.SENDING_WORDS                   : 1
state.SENDING_SAMPLES                 : 0
state.SENDING_ADDRESS                 : 0
state.IDLE                            : 1

Name                                  : state.SENDING_TYPE
state.WAITING_END_FRAME               : 0
state.SENDING_GO_AND_ENABLE_INTERRUPT : 0
state.SENDING_TYPE                    : 1
state.SENDING_WORDS                   : 0
state.SENDING_SAMPLES                 : 0
state.SENDING_ADDRESS                 : 0
state.IDLE                            : 1

Name                                  : state.SENDING_GO_AND_ENABLE_INTERRUPT
state.WAITING_END_FRAME               : 0
state.SENDING_GO_AND_ENABLE_INTERRUPT : 1
state.SENDING_TYPE                    : 0
state.SENDING_WORDS                   : 0
state.SENDING_SAMPLES                 : 0
state.SENDING_ADDRESS                 : 0
state.IDLE                            : 1

Name                                  : state.WAITING_END_FRAME
state.WAITING_END_FRAME               : 1
state.SENDING_GO_AND_ENABLE_INTERRUPT : 0
state.SENDING_TYPE                    : 0
state.SENDING_WORDS                   : 0
state.SENDING_SAMPLES                 : 0
state.SENDING_ADDRESS                 : 0
state.IDLE                            : 1
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state ;
+--------------------------------------------------------------------------------+
Name          : state.IDLE
state.ENDING  : 0
state.RUNNING : 0
state.WAITING : 0
state.IDLE    : 0

Name          : state.WAITING
state.ENDING  : 0
state.RUNNING : 0
state.WAITING : 1
state.IDLE    : 1

Name          : state.RUNNING
state.ENDING  : 0
state.RUNNING : 1
state.WAITING : 0
state.IDLE    : 1

Name          : state.ENDING
state.ENDING  : 1
state.RUNNING : 0
state.WAITING : 0
state.IDLE    : 1
+--------------------------------------------------------------------------------+



Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int ;
+--------------------------------------------------------------------------------+
Name                     : state_int.FIND_SOP
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 0

Name                     : state_int.WIDTH_3
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 1
state_int.FIND_SOP       : 1

Name                     : state_int.WIDTH_2
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 1
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.WIDTH_1
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 1
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.WIDTH_0
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 1
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.HEIGHT_3
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 1
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.HEIGHT_2
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 1
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.HEIGHT_1
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 1
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.HEIGHT_0
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 1
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.INTERLACING
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 1
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.FIND_MODE
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 1
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.SYNCHED
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 1
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.WAIT_FOR_SYNCH
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 1
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.WAIT_FOR_ANC
state_int.INSERT_ANC     : 0
state_int.WAIT_FOR_ANC   : 1
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1

Name                     : state_int.INSERT_ANC
state_int.INSERT_ANC     : 1
state_int.WAIT_FOR_ANC   : 0
state_int.WAIT_FOR_SYNCH : 0
state_int.SYNCHED        : 0
state_int.FIND_MODE      : 0
state_int.INTERLACING    : 0
state_int.HEIGHT_0       : 0
state_int.HEIGHT_1       : 0
state_int.HEIGHT_2       : 0
state_int.HEIGHT_3       : 0
state_int.WIDTH_0        : 0
state_int.WIDTH_1        : 0
state_int.WIDTH_2        : 0
state_int.WIDTH_3        : 0
state_int.FIND_SOP       : 1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                               ;
+--------------------------------------------------------------------------------+
Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[9]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[8]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[7]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[15]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[14]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[10]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[13]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[12]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_valid
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write_stalled
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rvalid
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|wdata[7]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|read_req
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|jupdate
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|write
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[7]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|read
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rdata[2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][6]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][5]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][2]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][1]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes

Register Name                                                    : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0]
Protected by Synthesis Attribute or Preserve Register Assignment : yes
Not to be Touched by Netlist Optimizations                       : yes
+--------------------------------------------------------------------------------+



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,58,59,61,63,64,86..88]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,58,59,61,63,64,86..88]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57,58,60,61,86..88]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57,58,60,61,86..88]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86..88]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,4..6,11..14,18,19,21,24,27,29,31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[178,181,201,202,206..210,214,217,219..223]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0..127,177,178,181,201,202,206..210,214,217,219..223]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,1]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|was_write                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|end_beginbursttransfer                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[10..31]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.mode[1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[0]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync1[0]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2,3]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|last_channel[0]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[179,203,218]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0..8]                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[0]                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..15]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_passthru_reg                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[179]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][214]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][179]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][214]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][179]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][3]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][2]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][1]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][0]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|cmd_addr[0..3]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp|dffe14a[11]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[11]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp|dffe14a[11]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp|dffe14a[11]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                      ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                    ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[218]                                                                                                                                       ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[218]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[203]                                                                                                                                       ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[203]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[0]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[0]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                       ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                                              ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                                              ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0..3]                                                                                                                                              ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                                                                                                        ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,3,7..10,15..17,20,22,23,25,26,28]                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][0]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|perform_pull_delay0                                                                                                                                                                                        ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[2]                                                                                                                                                                                                                                        ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|perform_pull_delay1                                                                                                                                                                                        ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|input_valid_shift_reg[1]                                                                                                                                                                                                                                        ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[0]                                                                 ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                               ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[0] ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                                               ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|empty_reg                    ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0] ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0]                                                                               ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|full_reg                                                                       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|empty_reg                                                                                    ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0]                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                   ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[4]                                                                                                                                                                                                                        ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2]                                                                                                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]                                                                                                                                                                                                                        ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                                     ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                               ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][100]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][101]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][102]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][103]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][104]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][105]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][106]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][107]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][108]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][109]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][10]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][110]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][111]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][112]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][113]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][114]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][115]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][116]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][117]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][118]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][119]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][11]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][120]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][121]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][122]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][123]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][124]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][125]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][126]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][127]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][12]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][13]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][14]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][15]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][16]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][177]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][178]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][17]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][18]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][19]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][1]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][20]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][21]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][22]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][23]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][24]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][25]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][26]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][27]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][28]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][29]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][2]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][30]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][31]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][32]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][33]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][34]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][35]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][36]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][37]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][38]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][39]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][3]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][40]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][41]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][42]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][43]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][44]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][45]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][46]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][47]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][48]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][49]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][4]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][50]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][51]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][52]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][53]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][54]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][55]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][56]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][57]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][58]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][59]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][5]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][60]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][61]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][62]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][63]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][64]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][65]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][66]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][67]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][68]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][69]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][6]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][70]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][71]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][72]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][73]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][74]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][75]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][76]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][77]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][78]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][79]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][7]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][80]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][81]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][82]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][83]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][84]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][85]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][86]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][87]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][88]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][89]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][8]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][90]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][91]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][92]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][93]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][94]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][95]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][96]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][97]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][98]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][99]                                                                                                                                                                                                                  ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][9]                                                                                                                                                                                                                   ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                          ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                            ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                        ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                      ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                        ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                       ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                    ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                      ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                    ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                      ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[0..2]                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                      ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[0]                                            ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0]                                          ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                 ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                           ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                            ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                         ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                           ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.mode[1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[1]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111,112]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111,112]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111,112]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111,112]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,64]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,64]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][178]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burst_stalled                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0..9]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0..3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent|sop_enable                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..3]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[0]                                            ; Merged with QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0]                                          ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state~11                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state~12                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|state~13                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state~8                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|state~9                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~4                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~5                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~6                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int~7                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_1                                                                                                                                                                                                                                                                ; Merged with QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                                                  ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_2                                                                                                                                                                                                                                                                ; Merged with QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                                                  ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_3                                                                                                                                                                                                                                                                ; Merged with QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                                                  ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.INTERLACING                                                                                                                                                                                                                                                             ; Merged with QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                                                  ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.WIDTH_0                                                                                                                                                                                                                                                                 ; Merged with QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine|state_int.HEIGHT_0                                                                                                                                                                                                                                                  ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[0,7]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|data_taken                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1,6]                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][229]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2..5]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4..9]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                        ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                          ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..20]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..20]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..6]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..6]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8..20]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7..20]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                    ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                    ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][116]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][116]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                         ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1..3]                                                                                                                                               ; Merged with QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                    ;
; Total Number of Removed Registers = 2425                                                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                    ;
+--------------------------------------------------------------------------------+
Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|was_write
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|last_channel[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[218],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[203],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burst_stalled,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|address_taken,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|data_taken,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][229],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][229],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][229],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][229],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][229],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][229],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]
Reason for Removal                     : Lost Fanouts
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]
Reason for Removal                     : Lost Fanouts
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]
Reason for Removal                     : Lost Fanouts
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]
Reason for Removal                     : Lost Fanouts
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]
Reason for Removal                     : Lost Fanouts
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|locked[0]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|saved_grant[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][59],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[214]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[0]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|saved_grant[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[1][33]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo|mem[0][32],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[112],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[111],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[112],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[111]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[178]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[178]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][178],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][178]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][179]
Reason for Removal                     : Lost Fanouts
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[179],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][179]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[214]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][214],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][214]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][63],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][63],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][63],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][63],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[31]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][86]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[0][64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[1],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem[1][88]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[87]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[223]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][229]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][116],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][116]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][116],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][116]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[10]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo|mem[0][10]

Register name                          : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.mode[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.mode[1],QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST,QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|locked[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|locked[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][86]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bursttype_reg[1]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[88]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[31]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[30]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[29]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[28]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[27]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[26]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[25]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[24]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[23]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[22]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[21]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[20]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[18]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[17]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[16]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[15]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[14]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[13]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[12]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[11]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]

Register name                          : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync0[0]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync|data_out_sync1[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_switches:switches|readdata[19]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count_zero_flag
Reason for Removal                     : Stuck at VCCdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|share_count[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count_zero_flag
Reason for Removal                     : Stuck at VCCdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|share_count[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count_zero_flag
Reason for Removal                     : Stuck at VCCdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|share_count[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag
Reason for Removal                     : Stuck at VCCdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[7]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][229]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]

Register name                          : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]
Reason for Removal                     : Stuck at GNDdue to stuck port data_in
Registers Removed due to This Register : QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]
+--------------------------------------------------------------------------------+



+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3672  ;
; Number of registers using Synchronous Clear  ; 347   ;
; Number of registers using Synchronous Load   ; 440   ;
; Number of registers using Asynchronous Clear ; 3486  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2589  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                              ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                  ; 12      ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                ; 31      ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                                                                                                                                                               ; 100     ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; 721     ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; 463     ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                        ; 2       ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg                                                                                                                                                                                                                                                                                ; 1       ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                         ; 2046    ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                        ; 5       ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                        ; 5       ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; 1       ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                       ; 7       ;
; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                           ; 3       ;
; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0]                                                                                                                                                    ; 6       ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; 1       ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|synced_int                                                                                                                                                                                                                                           ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|empty_reg                             ; 2       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[0]                                                                                                                                                       ; 4       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|writing_control                                                                                                                                                                                                                                  ; 2       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[0]                                                                                                                                                                                                                                         ; 14      ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[1]                                                                                                                                                                                                                                         ; 16      ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[3]                                                                                                                                                                                                                                         ; 15      ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder|state[2]                                                                                                                                                                                                                                         ; 27      ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                       ; 7       ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                          ; 3       ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg                                                                                                                                                ; 1       ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                     ; 15      ;
; QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; 1       ;
; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                          ; 5       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][5]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][3]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][15] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][16] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][14] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][11] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][12] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][7]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][9]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][10] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][18] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][23] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][25] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][26] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][27] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][28] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][30] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][37] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][39] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][41] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][42] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][43] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][44] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][46] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][47] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][48] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][50] ; 1       ;
; QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                    ; 2       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|clear_enable                                                                                                                                                                                                                                ; 2       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][5]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][2]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][15] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][16] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][14] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][11] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][12] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][7]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][9]  ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][10] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][18] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][23] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][25] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][26] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][27] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][28] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][30] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][37] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][39] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][41] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][42] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][43] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][44] ; 1       ;
; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][46] ; 1       ;
; Total number of inverted registers = 139*                                                                                                                                                                                                                                                                                                      ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                 ;
+--------------------------------------------------------------------------------+
Multiplexer Inputs         : 3:1
Bus Width                  : 3 bits
Baseline Area              : 6 LEs
Area if Restructured       : 3 LEs
Saving if Restructured     : 3 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|outputs_waiting[2]

Multiplexer Inputs         : 3:1
Bus Width                  : 16 bits
Baseline Area              : 32 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 32 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|frames_in_sync[11]

Multiplexer Inputs         : 3:1
Bus Width                  : 3 bits
Baseline Area              : 6 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 6 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 3 bits
Baseline Area              : 6 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 6 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 2 bits
Baseline Area              : 4 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 2 bits
Baseline Area              : 4 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 2 bits
Baseline Area              : 4 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 10 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter|pending_response_count[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 6 LEs
Saving if Restructured     : 6 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 6 LEs
Saving if Restructured     : 6 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]

Multiplexer Inputs         : 3:1
Bus Width                  : 20 bits
Baseline Area              : 40 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 40 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|reads_issued[9]

Multiplexer Inputs         : 3:1
Bus Width                  : 10 bits
Baseline Area              : 20 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 20 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|count[6]

Multiplexer Inputs         : 3:1
Bus Width                  : 2 bits
Baseline Area              : 4 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 4 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1]

Multiplexer Inputs         : 3:1
Bus Width                  : 2 bits
Baseline Area              : 4 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 4 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 10 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[5]

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 6 LEs
Saving if Restructured     : 6 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]

Multiplexer Inputs         : 3:1
Bus Width                  : 14 bits
Baseline Area              : 28 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 28 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33]

Multiplexer Inputs         : 3:1
Bus Width                  : 14 bits
Baseline Area              : 28 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 28 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17]

Multiplexer Inputs         : 3:1
Bus Width                  : 14 bits
Baseline Area              : 28 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 28 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38]

Multiplexer Inputs         : 4:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]

Multiplexer Inputs         : 4:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]

Multiplexer Inputs         : 4:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]

Multiplexer Inputs         : 4:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]

Multiplexer Inputs         : 4:1
Bus Width                  : 12 bits
Baseline Area              : 24 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 24 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter|count[3]

Multiplexer Inputs         : 4:1
Bus Width                  : 12 bits
Baseline Area              : 24 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 24 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter|count[3]

Multiplexer Inputs         : 4:1
Bus Width                  : 2 bits
Baseline Area              : 4 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[8]

Multiplexer Inputs         : 4:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]

Multiplexer Inputs         : 4:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 4 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]

Multiplexer Inputs         : 4:1
Bus Width                  : 7 bits
Baseline Area              : 14 LEs
Area if Restructured       : 14 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[9]

Multiplexer Inputs         : 4:1
Bus Width                  : 32 bits
Baseline Area              : 64 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 64 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[3][30]

Multiplexer Inputs         : 4:1
Bus Width                  : 96 bits
Baseline Area              : 192 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 192 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor|buffers[1][8]

Multiplexer Inputs         : 4:1
Bus Width                  : 15 bits
Baseline Area              : 30 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 30 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]

Multiplexer Inputs         : 5:1
Bus Width                  : 28 bits
Baseline Area              : 84 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 84 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|address_register[6]

Multiplexer Inputs         : 5:1
Bus Width                  : 6 bits
Baseline Area              : 18 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 6 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator|burstcount_register_lint[9]

Multiplexer Inputs         : 17:1
Bus Width                  : 16 bits
Baseline Area              : 176 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 176 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[14]

Multiplexer Inputs         : 17:1
Bus Width                  : 12 bits
Baseline Area              : 132 LEs
Area if Restructured       : 24 LEs
Saving if Restructured     : 108 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[8]

Multiplexer Inputs         : 17:1
Bus Width                  : 4 bits
Baseline Area              : 44 LEs
Area if Restructured       : 28 LEs
Saving if Restructured     : 16 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter|dout_data[3]

Multiplexer Inputs         : 5:1
Bus Width                  : 28 bits
Baseline Area              : 84 LEs
Area if Restructured       : 0 LEs
Saving if Restructured     : 84 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[14]

Multiplexer Inputs         : 5:1
Bus Width                  : 4 bits
Baseline Area              : 12 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 8 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core|pre_data_out[3]

Multiplexer Inputs         : 19:1
Bus Width                  : 13 bits
Baseline Area              : 156 LEs
Area if Restructured       : 156 LEs
Saving if Restructured     : 0 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|av_readdata[25]

Multiplexer Inputs         : 5:1
Bus Width                  : 3 bits
Baseline Area              : 9 LEs
Area if Restructured       : 6 LEs
Saving if Restructured     : 3 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[3]

Multiplexer Inputs         : 5:1
Bus Width                  : 4 bits
Baseline Area              : 12 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 4 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|td_shift[6]

Multiplexer Inputs         : 8:1
Bus Width                  : 30 bits
Baseline Area              : 150 LEs
Area if Restructured       : 120 LEs
Saving if Restructured     : 30 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller|master_writedata[28]

Multiplexer Inputs         : 3:1
Bus Width                  : 33 bits
Baseline Area              : 66 LEs
Area if Restructured       : 33 LEs
Saving if Restructured     : 33 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][16]

Multiplexer Inputs         : 3:1
Bus Width                  : 33 bits
Baseline Area              : 66 LEs
Area if Restructured       : 33 LEs
Saving if Restructured     : 33 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3]

Multiplexer Inputs         : 3:1
Bus Width                  : 33 bits
Baseline Area              : 66 LEs
Area if Restructured       : 33 LEs
Saving if Restructured     : 33 LEs
Registered                 : Yes
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][10]

Multiplexer Inputs         : 3:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem

Multiplexer Inputs         : 3:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem

Multiplexer Inputs         : 3:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem

Multiplexer Inputs         : 3:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem

Multiplexer Inputs         : 3:1
Bus Width                  : 10 bits
Baseline Area              : 20 LEs
Area if Restructured       : 20 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[187]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 10 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 10 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 10 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 10 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]

Multiplexer Inputs         : 3:1
Bus Width                  : 5 bits
Baseline Area              : 10 LEs
Area if Restructured       : 10 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]

Multiplexer Inputs         : 3:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 4 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]

Multiplexer Inputs         : 3:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 4 LEs
Saving if Restructured     : 4 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]

Multiplexer Inputs         : 4:1
Bus Width                  : 4 bits
Baseline Area              : 8 LEs
Area if Restructured       : 8 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo|mem

Multiplexer Inputs         : 4:1
Bus Width                  : 3 bits
Baseline Area              : 6 LEs
Area if Restructured       : 6 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router_001|src_data[90]

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector2

Multiplexer Inputs         : 3:1
Bus Width                  : 6 bits
Baseline Area              : 12 LEs
Area if Restructured       : 12 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12

Multiplexer Inputs         : 18:1
Bus Width                  : 17 bits
Baseline Area              : 204 LEs
Area if Restructured       : 204 LEs
Saving if Restructured     : 0 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave|Mux25

Multiplexer Inputs         : 28:1
Bus Width                  : 9 bits
Baseline Area              : 162 LEs
Area if Restructured       : 36 LEs
Saving if Restructured     : 126 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector1

Multiplexer Inputs         : 28:1
Bus Width                  : 9 bits
Baseline Area              : 162 LEs
Area if Restructured       : 36 LEs
Saving if Restructured     : 126 LEs
Registered                 : No
Example Multiplexer Output : |lab4|QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|Selector7
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0         ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[15]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[15]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[15]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[14]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[14]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[14]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[13]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[13]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[13]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[12]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[12]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[12]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[11]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[11]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[11]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[10]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[10]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[10]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[9]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[9]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[9]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[8]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[8]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[8]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[7]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[7]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[7]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[6]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[5]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[4]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[3]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[2]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[1]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[0]

Assignment : PRESERVE_FANOUT_FREE_NODE
Value      : on
From       : -
To         : frames_in_sync[0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : frames_in_sync[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync0[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : data_out_sync1[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : REMOVE_DUPLICATE_REGISTERS
Value      : OFF
From       : -
To         : -

Assignment : POWER_UP_LEVEL
Value      : HIGH
From       : -
To         : rdemp_eq_comp_lsb_aeb

Assignment : POWER_UP_LEVEL
Value      : HIGH
From       : -
To         : rdemp_eq_comp_msb_aeb

Assignment : POWER_UP_LEVEL
Value      : LOW
From       : -
To         : wrptr_g
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+--------------------------------------------------------------------------------+
Assignment : POWER_UP_LEVEL
Value      : HIGH
From       : -
To         : counter5a0

Assignment : POWER_UP_LEVEL
Value      : HIGH
From       : -
To         : parity6
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+--------------------------------------------------------------------------------+
Assignment : POWER_UP_LEVEL
Value      : HIGH
From       : -
To         : counter8a0

Assignment : POWER_UP_LEVEL
Value      : HIGH
From       : -
To         : parity9
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_bwp ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp ;
+--------------------------------------------------------------------------------+
Assignment : X_ON_VIOLATION_OPTION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15 ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_brp ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:ws_bwp ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp ;
+--------------------------------------------------------------------------------+
Assignment : X_ON_VIOLATION_OPTION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe18 ;
+--------------------------------------------------------------------------------+
Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][6]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][6]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][5]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][5]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][4]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][4]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][3]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][3]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][2]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][2]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][1]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[2][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[2][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[1][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[1][0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : shift_register[0][0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : shift_register[0][0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+--------------------------------------------------------------------------------+
Assignment : IP_TOOL_NAME
Value      : altera_mem_if_hps_pll
From       : -
To         : -

Assignment : IP_TOOL_VERSION
Value      : 15.0
From       : -
To         : -

Assignment : FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND
Value      : 100
From       : -
To         : -

Assignment : ALLOW_SYNCH_CTRL_USAGE
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------------------------------------------------+
Assignment : IP_TOOL_NAME
Value      : altera_mem_if_ddr3_hard_phy_core
From       : -
To         : -

Assignment : IP_TOOL_VERSION
Value      : 15.0
From       : -
To         : -

Assignment : FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND
Value      : 100
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+--------------------------------------------------------------------------------+
Assignment : ADV_NETLIST_OPT_ALLOWED
Value      : NEVER_ALLOW
From       : -
To         : -

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : output_cell_L

Assignment : DDIO_OUTPUT_REGISTER
Value      : LOW
From       : -
To         : output_cell_L

Assignment : DDIO_OUTPUT_REGISTER
Value      : HIGH
From       : -
To         : mux
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : OFF
From       : -
To         : -

Assignment : ADV_NETLIST_OPT_ALLOWED
Value      : DEFAULT
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 12010
From       : -
To         : -

Assignment : MESSAGE_DISABLE
Value      : 12161
From       : -
To         : -

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 12010
From       : -
To         : -

Assignment : MESSAGE_DISABLE
Value      : 12161
From       : -
To         : -

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 12010
From       : -
To         : -

Assignment : MESSAGE_DISABLE
Value      : 12161
From       : -
To         : -

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 12010
From       : -
To         : -

Assignment : MESSAGE_DISABLE
Value      : 12161
From       : -
To         : -

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[0].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[1].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[2].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[3].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[4].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[5].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[6].oe_reg

Assignment : DONT_MERGE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg

Assignment : FAST_OUTPUT_ENABLE_REGISTER
Value      : on
From       : -
To         : output_path_gen[7].oe_reg
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+--------------------------------------------------------------------------------+
Assignment : FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND
Value      : 100
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+--------------------------------------------------------------------------------+
Assignment : IP_TOOL_NAME
Value      : altera_mem_if_oct
From       : -
To         : -

Assignment : IP_TOOL_VERSION
Value      : 15.0
From       : -
To         : -

Assignment : FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND
Value      : 100
From       : -
To         : -

Assignment : ALLOW_SYNCH_CTRL_USAGE
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+--------------------------------------------------------------------------------+
Assignment : IP_TOOL_NAME
Value      : altera_mem_if_dll
From       : -
To         : -

Assignment : IP_TOOL_VERSION
Value      : 15.0
From       : -
To         : -

Assignment : FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND
Value      : 100
From       : -
To         : -

Assignment : ALLOW_SYNCH_CTRL_USAGE
Value      : OFF
From       : -
To         : -

Assignment : AUTO_CLOCK_ENABLE_RECOGNITION
Value      : OFF
From       : -
To         : -

Assignment : AUTO_SHIFT_REGISTER_RECOGNITION
Value      : OFF
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1 ;
+--------------------------------------------------------------------------------+
Assignment : OPTIMIZE_POWER_DURING_SYNTHESIS
Value      : NORMAL_COMPILATION
From       : -
To         : -
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_demux:cmd_demux ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux_001:rsp_demux_001 ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+--------------------------------------------------------------------------------+
Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : clk

Assignment : MESSAGE_DISABLE
Value      : 15610
From       : -
To         : reset
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : dreg[0]

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : dreg[0]

Assignment : SYNCHRONIZER_IDENTIFICATION
Value      : FORCED_IF_ASYNCHRONOUS
From       : -
To         : din_s1

Assignment : DONT_MERGE_REGISTER
Value      : ON
From       : -
To         : din_s1

Assignment : PRESERVE_REGISTER
Value      : ON
From       : -
To         : din_s1
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[1]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[0]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Source assignments for QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+--------------------------------------------------------------------------------+
Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[0]

Assignment : PRESERVE_REGISTER
Value      : on
From       : -
To         : altera_reset_synchronizer_int_chain[1]
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0 ;
+--------------------------------------------------------------------------------+
Parameter Name : BPS
Value          : 8
Type           : Signed Integer

Parameter Name : NUMBER_OF_COLOUR_PLANES
Value          : 4
Type           : Signed Integer

Parameter Name : COLOUR_PLANES_ARE_IN_PARALLEL
Value          : 1
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 1920
Type           : Signed Integer

Parameter Name : USE_EMBEDDED_SYNCS
Value          : 0
Type           : Signed Integer

Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : USE_CONTROL
Value          : 0
Type           : Signed Integer

Parameter Name : Y_C_SWAP
Value          : 1
Type           : Signed Integer

Parameter Name : NO_OF_MODES
Value          : 1
Type           : Signed Integer

Parameter Name : ACCEPT_COLOURS_IN_SEQ
Value          : 0
Type           : Signed Integer

Parameter Name : THRESHOLD
Value          : 1919
Type           : Signed Integer

Parameter Name : STD_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : GENERATE_SYNC
Value          : 0
Type           : Signed Integer

Parameter Name : INTERLACED
Value          : 0
Type           : Signed Integer

Parameter Name : AP_LINE
Value          : 0
Type           : Signed Integer

Parameter Name : H_ACTIVE_PIXELS
Value          : 1024
Type           : Signed Integer

Parameter Name : H_SYNC_LENGTH
Value          : 136
Type           : Signed Integer

Parameter Name : H_FRONT_PORCH
Value          : 24
Type           : Signed Integer

Parameter Name : H_BACK_PORCH
Value          : 160
Type           : Signed Integer

Parameter Name : H_OFFSET
Value          : 0
Type           : Signed Integer

Parameter Name : H_BLANK
Value          : 0
Type           : Signed Integer

Parameter Name : V_ACTIVE_LINES
Value          : 768
Type           : Signed Integer

Parameter Name : V_SYNC_LENGTH
Value          : 6
Type           : Signed Integer

Parameter Name : V_FRONT_PORCH
Value          : 3
Type           : Signed Integer

Parameter Name : V_BACK_PORCH
Value          : 29
Type           : Signed Integer

Parameter Name : V_OFFSET
Value          : 0
Type           : Signed Integer

Parameter Name : V_BLANK
Value          : 0
Type           : Signed Integer

Parameter Name : F_RISING_EDGE
Value          : 0
Type           : Signed Integer

Parameter Name : F_FALLING_EDGE
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_RISING_EDGE
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_SYNC_LENGTH
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_FRONT_PORCH
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_BACK_PORCH
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_BLANK
Value          : 0
Type           : Signed Integer

Parameter Name : ANC_LINE
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_ANC_LINE
Value          : 0
Type           : Signed Integer

Parameter Name : S_IDLE
Value          : 000
Type           : Unsigned Binary

Parameter Name : S_TRS_WORD2
Value          : 001
Type           : Unsigned Binary

Parameter Name : S_TRS_WORD3
Value          : 010
Type           : Unsigned Binary

Parameter Name : S_TRS_XYZ
Value          : 011
Type           : Unsigned Binary

Parameter Name : S_TRS_LN0
Value          : 100
Type           : Unsigned Binary

Parameter Name : S_TRS_LN1
Value          : 101
Type           : Unsigned Binary

Parameter Name : S_TRS_CR0
Value          : 110
Type           : Unsigned Binary

Parameter Name : S_TRS_CR1
Value          : 111
Type           : Unsigned Binary
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:underflow_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control ;
+--------------------------------------------------------------------------------+
Parameter Name : USE_CONTROL
Value          : 0
Type           : Signed Integer

Parameter Name : NO_OF_MODES_INT
Value          : 1
Type           : Signed Integer

Parameter Name : USED_WORDS_WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_write_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks ;
+--------------------------------------------------------------------------------+
Parameter Name : USE_CONTROL
Value          : 0
Type           : Signed Integer

Parameter Name : NO_OF_MODES_INT
Value          : 1
Type           : Signed Integer

Parameter Name : LOG2_NO_OF_MODES
Value          : 1
Type           : Signed Integer

Parameter Name : COLOUR_PLANES_ARE_IN_PARALLEL
Value          : 1
Type           : Signed Integer

Parameter Name : TRS
Value          : 4
Type           : Signed Integer

Parameter Name : INTERLACED
Value          : 0
Type           : Signed Integer

Parameter Name : H_ACTIVE_PIXELS
Value          : 1024
Type           : Signed Integer

Parameter Name : F0_LINE_COUNT
Value          : 768
Type           : Signed Integer

Parameter Name : F1_LINE_COUNT
Value          : 0
Type           : Signed Integer

Parameter Name : H_FRONT_PORCH
Value          : 24
Type           : Signed Integer

Parameter Name : H_SYNC_LENGTH
Value          : 136
Type           : Signed Integer

Parameter Name : H_BLANK_INT
Value          : 320
Type           : Signed Integer

Parameter Name : V_FRONT_PORCH
Value          : 3
Type           : Signed Integer

Parameter Name : V_SYNC_LENGTH
Value          : 6
Type           : Signed Integer

Parameter Name : V_BLANK_INT
Value          : 38
Type           : Signed Integer

Parameter Name : FIELD0_V_FRONT_PORCH
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_SYNC_LENGTH
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_BLANK_INT
Value          : 0
Type           : Signed Integer

Parameter Name : AP_LINE
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_V_RISING_EDGE
Value          : 0
Type           : Signed Integer

Parameter Name : F_RISING_EDGE
Value          : 0
Type           : Signed Integer

Parameter Name : F_FALLING_EDGE
Value          : 0
Type           : Signed Integer

Parameter Name : CONVERT_SEQ_TO_PAR
Value          : 0
Type           : Unsigned Binary

Parameter Name : TRS_SEQUENCE
Value          : 1
Type           : Signed Integer

Parameter Name : TRS_PARALLEL
Value          : 4
Type           : Signed Integer

Parameter Name : STD_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : ANC_LINE
Value          : 0
Type           : Signed Integer

Parameter Name : FIELD0_ANC_LINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc131_common_sync:toggle_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter ;
+--------------------------------------------------------------------------------+
Parameter Name : WORD_LENGTH
Value          : 12
Type           : Signed Integer

Parameter Name : MAX_COUNT
Value          : 1280
Type           : Signed Integer

Parameter Name : RESET_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : TICKS_WORD_LENGTH
Value          : 1
Type           : Signed Integer

Parameter Name : TICKS_PER_COUNT
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter ;
+--------------------------------------------------------------------------------+
Parameter Name : WORD_LENGTH
Value          : 12
Type           : Signed Integer

Parameter Name : MAX_COUNT
Value          : 1280
Type           : Signed Integer

Parameter Name : RESET_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : TICKS_WORD_LENGTH
Value          : 1
Type           : Signed Integer

Parameter Name : TICKS_PER_COUNT
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:clear_underflow_sticky_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync ;
+--------------------------------------------------------------------------------+
Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : WIDTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : DATA_WIDTH
Value          : 33
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 1924
Type           : Signed Integer

Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTHU
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH_BYTEENA
Value          : 1
Type           : Untyped

Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : LPM_WIDTH
Value          : 33
Type           : Signed Integer

Parameter Name : LPM_NUMWORDS
Value          : 1924
Type           : Signed Integer

Parameter Name : LPM_WIDTHU
Value          : 11
Type           : Signed Integer

Parameter Name : LPM_SHOWAHEAD
Value          : OFF
Type           : Untyped

Parameter Name : UNDERFLOW_CHECKING
Value          : OFF
Type           : Untyped

Parameter Name : OVERFLOW_CHECKING
Value          : OFF
Type           : Untyped

Parameter Name : USE_EAB
Value          : ON
Type           : Untyped

Parameter Name : ADD_RAM_OUTPUT_REGISTER
Value          : OFF
Type           : Untyped

Parameter Name : DELAY_RDUSEDW
Value          : 1
Type           : Untyped

Parameter Name : DELAY_WRUSEDW
Value          : 1
Type           : Untyped

Parameter Name : RDSYNC_DELAYPIPE
Value          : 5
Type           : Signed Integer

Parameter Name : WRSYNC_DELAYPIPE
Value          : 5
Type           : Signed Integer

Parameter Name : CLOCKS_ARE_SYNCHRONIZED
Value          : FALSE
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 7
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : Untyped

Parameter Name : ADD_USEDW_MSB_BIT
Value          : OFF
Type           : Untyped

Parameter Name : WRITE_ACLR_SYNCH
Value          : OFF
Type           : Untyped

Parameter Name : READ_ACLR_SYNCH
Value          : ON
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : dcfifo_upq1
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine ;
+--------------------------------------------------------------------------------+
Parameter Name : USE_EMBEDDED_SYNCS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMBER_OF_COLOUR_PLANES_IN_PARALLEL
Value          : 4
Type           : Signed Integer

Parameter Name : IDLE
Value          : 0000
Type           : Unsigned Binary

Parameter Name : FIND_SOP
Value          : 0001
Type           : Unsigned Binary

Parameter Name : WIDTH_3
Value          : 0010
Type           : Unsigned Binary

Parameter Name : WIDTH_2
Value          : 0011
Type           : Unsigned Binary

Parameter Name : WIDTH_1
Value          : 0100
Type           : Unsigned Binary

Parameter Name : WIDTH_0
Value          : 0101
Type           : Unsigned Binary

Parameter Name : HEIGHT_3
Value          : 0110
Type           : Unsigned Binary

Parameter Name : HEIGHT_2
Value          : 0111
Type           : Unsigned Binary

Parameter Name : HEIGHT_1
Value          : 1000
Type           : Unsigned Binary

Parameter Name : HEIGHT_0
Value          : 1001
Type           : Unsigned Binary

Parameter Name : INTERLACING
Value          : 1010
Type           : Unsigned Binary

Parameter Name : FIND_MODE
Value          : 1011
Type           : Unsigned Binary

Parameter Name : SYNCHED
Value          : 1100
Type           : Unsigned Binary

Parameter Name : WAIT_FOR_SYNCH
Value          : 1101
Type           : Unsigned Binary

Parameter Name : WAIT_FOR_ANC
Value          : 1110
Type           : Unsigned Binary

Parameter Name : INSERT_ANC
Value          : 1111
Type           : Unsigned Binary
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0 ;
+--------------------------------------------------------------------------------+
Parameter Name : BITS_PER_PIXEL_PER_COLOR_PLANE
Value          : 8
Type           : Signed Integer

Parameter Name : NUMBER_OF_CHANNELS_IN_PARALLEL
Value          : 4
Type           : Signed Integer

Parameter Name : NUMBER_OF_CHANNELS_IN_SEQUENCE
Value          : 1
Type           : Signed Integer

Parameter Name : MAX_IMAGE_WIDTH
Value          : 1024
Type           : Signed Integer

Parameter Name : MAX_IMAGE_HEIGHT
Value          : 768
Type           : Signed Integer

Parameter Name : MEM_PORT_WIDTH
Value          : 128
Type           : Signed Integer

Parameter Name : RMASTER_FIFO_DEPTH
Value          : 64
Type           : Signed Integer

Parameter Name : RMASTER_BURST_TARGET
Value          : 32
Type           : Signed Integer

Parameter Name : CLOCKS_ARE_SEPARATE
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc ;
+--------------------------------------------------------------------------------+
Parameter Name : BPS
Value          : 8
Type           : Signed Integer

Parameter Name : CHANNELS_IN_PAR
Value          : 4
Type           : Signed Integer

Parameter Name : CHANNELS_IN_SEQ
Value          : 1
Type           : Signed Integer

Parameter Name : MAX_WIDTH
Value          : 1024
Type           : Signed Integer

Parameter Name : MAX_HEIGHT
Value          : 768
Type           : Signed Integer

Parameter Name : MEM_PORT_WIDTH
Value          : 128
Type           : Signed Integer

Parameter Name : RMASTER_FIFO_DEPTH
Value          : 64
Type           : Signed Integer

Parameter Name : RMASTER_BURST_TARGET
Value          : 32
Type           : Signed Integer

Parameter Name : CLOCKS_ARE_SEPARATE
Value          : 1
Type           : Signed Integer

Parameter Name : READY_LATENCY
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 128
Type           : Signed Integer

Parameter Name : MAX_BURST_LENGTH_REQUIREDWIDTH
Value          : 18
Type           : Signed Integer

Parameter Name : READ_USED
Value          : 1
Type           : Signed Integer

Parameter Name : READ_FIFO_DEPTH
Value          : 64
Type           : Signed Integer

Parameter Name : COMMAND_FIFO_DEPTH
Value          : 1
Type           : Signed Integer

Parameter Name : READ_TARGET_BURST_SIZE
Value          : 32
Type           : Signed Integer

Parameter Name : CLOCKS_ARE_SAME
Value          : 0
Type           : Unsigned Binary

Parameter Name : BURST_WIDTH
Value          : 6
Type           : Signed Integer

Parameter Name : UNPACKED_WIDTH
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : NAME
Value          : 
Type           : String

Parameter Name : OPTIMIZED
Value          : 1
Type           : Signed Integer

Parameter Name : FAMILY
Value          : 10
Type           : Signed Integer

Parameter Name : addr_width
Value          : 32
Type           : Signed Integer

Parameter Name : data_width
Value          : 128
Type           : Signed Integer

Parameter Name : read_used
Value          : 1
Type           : Signed Integer

Parameter Name : write_used
Value          : 0
Type           : Signed Integer

Parameter Name : cmd_fifo_depth
Value          : 1
Type           : Signed Integer

Parameter Name : rdata_fifo_depth
Value          : 64
Type           : Signed Integer

Parameter Name : wdata_fifo_depth
Value          : 0
Type           : Signed Integer

Parameter Name : wdata_target_burst_size
Value          : 0
Type           : Signed Integer

Parameter Name : rdata_target_burst_size
Value          : 32
Type           : Signed Integer

Parameter Name : clocks_are_sync
Value          : 0
Type           : Unsigned Binary

Parameter Name : ADDRESS_GROUP
Value          : 1
Type           : Signed Integer

Parameter Name : byteenable_used
Value          : 0
Type           : Signed Integer

Parameter Name : len_be_width
Value          : 18
Type           : Signed Integer

Parameter Name : burst_width
Value          : 6
Type           : Signed Integer

Parameter Name : interrupt_used
Value          : 0
Type           : Signed Integer

Parameter Name : interrupt_width
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 128
Type           : Signed Integer

Parameter Name : depth
Value          : 64
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated

Parameter Name : device_family
Value          : Stratix
Type           : String

Parameter Name : rdreq_to_q_latency
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer

Parameter Name : depth
Value          : 64
Type           : Signed Integer

Parameter Name : read_to_write_delay
Value          : 0
Type           : Signed Integer

Parameter Name : write_to_read_delay
Value          : 0
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 128
Type           : Signed Integer

Parameter Name : depth
Value          : 64
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated

Parameter Name : device_family
Value          : Stratix
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram ;
+--------------------------------------------------------------------------------+
Parameter Name : BYTE_SIZE_BLOCK
Value          : 8
Type           : Untyped

Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : WIDTH_BYTEENA
Value          : 1
Type           : Untyped

Parameter Name : OPERATION_MODE
Value          : DUAL_PORT
Type           : Untyped

Parameter Name : WIDTH_A
Value          : 128
Type           : Signed Integer

Parameter Name : WIDTHAD_A
Value          : 6
Type           : Signed Integer

Parameter Name : NUMWORDS_A
Value          : 64
Type           : Signed Integer

Parameter Name : OUTDATA_REG_A
Value          : CLOCK0
Type           : Untyped

Parameter Name : ADDRESS_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : INDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_B
Value          : 128
Type           : Signed Integer

Parameter Name : WIDTHAD_B
Value          : 6
Type           : Signed Integer

Parameter Name : NUMWORDS_B
Value          : 64
Type           : Signed Integer

Parameter Name : INDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : WRCONTROL_WRADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : RDCONTROL_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : ADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : OUTDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : BYTEENA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : INDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : ADDRESS_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : RDCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_BYTEENA_A
Value          : 1
Type           : Signed Integer

Parameter Name : WIDTH_BYTEENA_B
Value          : 1
Type           : Signed Integer

Parameter Name : RAM_BLOCK_TYPE
Value          : AUTO
Type           : Untyped

Parameter Name : BYTE_SIZE
Value          : 8
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_MIXED_PORTS
Value          : DONT_CARE
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_A
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_B
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : INIT_FILE
Value          : UNUSED
Type           : Untyped

Parameter Name : INIT_FILE_LAYOUT
Value          : PORT_A
Type           : Untyped

Parameter Name : MAXIMUM_DEPTH
Value          : 0
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_A
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_A
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_A
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_B
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : ENABLE_ECC
Value          : FALSE
Type           : Untyped

Parameter Name : ECC_PIPELINE_STAGE_ENABLED
Value          : FALSE
Type           : Untyped

Parameter Name : WIDTH_ECCSTATUS
Value          : 3
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Stratix
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : altsyncram_kvr1
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer

Parameter Name : depth
Value          : 64
Type           : Signed Integer

Parameter Name : read_to_write_delay
Value          : 0
Type           : Signed Integer

Parameter Name : write_to_read_delay
Value          : 0
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 7
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 51
Type           : Signed Integer

Parameter Name : depth
Value          : 1
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated

Parameter Name : device_family
Value          : Stratix
Type           : String

Parameter Name : rdreq_to_q_latency
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer

Parameter Name : depth
Value          : 1
Type           : Signed Integer

Parameter Name : read_to_write_delay
Value          : 0
Type           : Signed Integer

Parameter Name : write_to_read_delay
Value          : 5
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer

Parameter Name : delay
Value          : 5
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 51
Type           : Signed Integer

Parameter Name : depth
Value          : 1
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated

Parameter Name : device_family
Value          : Stratix
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram ;
+--------------------------------------------------------------------------------+
Parameter Name : BYTE_SIZE_BLOCK
Value          : 8
Type           : Untyped

Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : WIDTH_BYTEENA
Value          : 1
Type           : Untyped

Parameter Name : OPERATION_MODE
Value          : DUAL_PORT
Type           : Untyped

Parameter Name : WIDTH_A
Value          : 51
Type           : Signed Integer

Parameter Name : WIDTHAD_A
Value          : 1
Type           : Signed Integer

Parameter Name : NUMWORDS_A
Value          : 2
Type           : Signed Integer

Parameter Name : OUTDATA_REG_A
Value          : CLOCK0
Type           : Untyped

Parameter Name : ADDRESS_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : INDATA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_A
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_B
Value          : 51
Type           : Signed Integer

Parameter Name : WIDTHAD_B
Value          : 1
Type           : Signed Integer

Parameter Name : NUMWORDS_B
Value          : 2
Type           : Signed Integer

Parameter Name : INDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : WRCONTROL_WRADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : RDCONTROL_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : ADDRESS_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : OUTDATA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : BYTEENA_REG_B
Value          : CLOCK1
Type           : Untyped

Parameter Name : INDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WRCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : ADDRESS_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : OUTDATA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : RDCONTROL_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : BYTEENA_ACLR_B
Value          : NONE
Type           : Untyped

Parameter Name : WIDTH_BYTEENA_A
Value          : 1
Type           : Signed Integer

Parameter Name : WIDTH_BYTEENA_B
Value          : 1
Type           : Signed Integer

Parameter Name : RAM_BLOCK_TYPE
Value          : AUTO
Type           : Untyped

Parameter Name : BYTE_SIZE
Value          : 8
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_MIXED_PORTS
Value          : DONT_CARE
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_A
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : READ_DURING_WRITE_MODE_PORT_B
Value          : NEW_DATA_NO_NBE_READ
Type           : Untyped

Parameter Name : INIT_FILE
Value          : UNUSED
Type           : Untyped

Parameter Name : INIT_FILE_LAYOUT
Value          : PORT_A
Type           : Untyped

Parameter Name : MAXIMUM_DEPTH
Value          : 0
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_A
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_INPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_A
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_OUTPUT_B
Value          : NORMAL
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_A
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : CLOCK_ENABLE_CORE_B
Value          : USE_INPUT_CLKEN
Type           : Untyped

Parameter Name : ENABLE_ECC
Value          : FALSE
Type           : Untyped

Parameter Name : ECC_PIPELINE_STAGE_ENABLED
Value          : FALSE
Type           : Untyped

Parameter Name : WIDTH_ECCSTATUS
Value          : 3
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Stratix
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : altsyncram_gor1
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer

Parameter Name : depth
Value          : 1
Type           : Signed Integer

Parameter Name : read_to_write_delay
Value          : 0
Type           : Signed Integer

Parameter Name : write_to_read_delay
Value          : 0
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : false
Type           : Enumerated
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 1
Type           : Signed Integer

Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 51
Type           : Signed Integer

Parameter Name : depth
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator ;
+--------------------------------------------------------------------------------+
Parameter Name : width
Value          : 2
Type           : Signed Integer

Parameter Name : depth
Value          : 3
Type           : Signed Integer

Parameter Name : read_to_write_delay
Value          : 0
Type           : Signed Integer

Parameter Name : write_to_read_delay
Value          : 0
Type           : Signed Integer

Parameter Name : clocks_are_same
Value          : true
Type           : Enumerated
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_one_bit_delay:\single_clock_gen:rdreq_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_one_bit_delay:\single_clock_gen:wrreq_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:logic_fifo_rdreq_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : delay
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer ;
+--------------------------------------------------------------------------------+
Parameter Name : delay
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor ;
+--------------------------------------------------------------------------------+
Parameter Name : NAME
Value          : 
Type           : String

Parameter Name : OPTIMIZED
Value          : 1
Type           : Signed Integer

Parameter Name : FAMILY
Value          : 10
Type           : Signed Integer

Parameter Name : in_width
Value          : 128
Type           : Signed Integer

Parameter Name : out_width
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core ;
+--------------------------------------------------------------------------------+
Parameter Name : BITS_PER_SYMBOL
Value          : 8
Type           : Signed Integer

Parameter Name : SYMBOLS_PER_BEAT
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_LENGTH_REQUIREDWIDTH
Value          : 18
Type           : Signed Integer

Parameter Name : PACKET_SAMPLES_REQUIREDWIDTH
Value          : 20
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : AV_DATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : NO_OUTPUTS
Value          : 1
Type           : Signed Integer

Parameter Name : NO_INTERRUPTS
Value          : 1
Type           : Signed Integer

Parameter Name : NO_REGISTERS
Value          : 4
Type           : Signed Integer

Parameter Name : ALLOW_INTERNAL_WRITE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller ;
+--------------------------------------------------------------------------------+
Parameter Name : CONTROL_PACKET_RESOLUTION_REQUIREDWIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : CONTROL_PACKET_INTERLACED_REQUIREDWIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : PACKET_ADDRESS_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : PACKET_SAMPLES_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : PACKET_WORDS_WIDTH
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : AV_DATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : NO_OUTPUTS
Value          : 1
Type           : Signed Integer

Parameter Name : NO_INTERRUPTS
Value          : 1
Type           : Signed Integer

Parameter Name : NO_REGISTERS
Value          : 18
Type           : Signed Integer

Parameter Name : ALLOW_INTERNAL_WRITE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder ;
+--------------------------------------------------------------------------------+
Parameter Name : BITS_PER_SYMBOL
Value          : 8
Type           : Signed Integer

Parameter Name : SYMBOLS_PER_BEAT
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter ;
+--------------------------------------------------------------------------------+
Parameter Name : DATA_WIDTH
Value          : 32
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0 ;
+--------------------------------------------------------------------------------+
Parameter Name : F2S_Width
Value          : 3
Type           : Signed Integer

Parameter Name : S2F_Width
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+--------------------------------------------------------------------------------+
Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String

Parameter Name : GENERIC_PLL
Value          : true
Type           : String

Parameter Name : REF_CLK_FREQ
Value          : 25.0 MHz
Type           : String

Parameter Name : REF_CLK_PERIOD_PS
Value          : 40000
Type           : Signed Integer

Parameter Name : PLL_MEM_CLK_FREQ_STR
Value          : 400.0 MHz
Type           : String

Parameter Name : PLL_WRITE_CLK_FREQ_STR
Value          : 400.0 MHz
Type           : String

Parameter Name : PLL_DR_CLK_FREQ_STR
Value          : 
Type           : String

Parameter Name : PLL_MEM_CLK_FREQ_SIM_STR
Value          : 2500 ps
Type           : String

Parameter Name : PLL_WRITE_CLK_FREQ_SIM_STR
Value          : 2500 ps
Type           : String

Parameter Name : PLL_DR_CLK_FREQ_SIM_STR
Value          : 0 ps
Type           : String

Parameter Name : MEM_CLK_PHASE
Value          : 0 ps
Type           : String

Parameter Name : WRITE_CLK_PHASE
Value          : 1875 ps
Type           : String

Parameter Name : DR_CLK_PHASE
Value          : 
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------------------------------------------------+
Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String

Parameter Name : ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : OCT_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : MEM_IF_ADDR_WIDTH
Value          : 15
Type           : Signed Integer

Parameter Name : MEM_IF_BANKADDR_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : MEM_IF_CK_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_IF_CLK_EN_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_IF_CS_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_IF_DM_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_CONTROL_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_IF_DQ_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : MEM_IF_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_READ_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_WRITE_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_ODT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : SCC_DATA_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : READ_VALID_FIFO_SIZE
Value          : 16
Type           : Signed Integer

Parameter Name : READ_FIFO_SIZE
Value          : 8
Type           : Signed Integer

Parameter Name : MR1_ODS
Value          : 1
Type           : Signed Integer

Parameter Name : MR1_RTT
Value          : 1
Type           : Signed Integer

Parameter Name : MR2_RTT_WR
Value          : 1
Type           : Signed Integer

Parameter Name : DLL_OFFSET_CTRL_WIDTH
Value          : 6
Type           : Signed Integer

Parameter Name : CALIB_REG_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : TB_PROTOCOL
Value          : DDR3
Type           : String

Parameter Name : TB_MEM_CLK_FREQ
Value          : 400.0
Type           : String

Parameter Name : TB_RATE
Value          : FULL
Type           : String

Parameter Name : TB_MEM_DQ_WIDTH
Value          : 32
Type           : String

Parameter Name : TB_MEM_DQS_WIDTH
Value          : 4
Type           : String

Parameter Name : TB_PLL_DLL_MASTER
Value          : true
Type           : String

Parameter Name : FAST_SIM_CALIBRATION
Value          : false
Type           : String

Parameter Name : AC_ROM_INIT_FILE_NAME
Value          : hps_AC_ROM.hex
Type           : String

Parameter Name : INST_ROM_INIT_FILE_NAME
Value          : hps_inst_ROM.hex
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+--------------------------------------------------------------------------------+
Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String

Parameter Name : OCT_SERIES_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : OCT_PARALLEL_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : MEM_ADDRESS_WIDTH
Value          : 15
Type           : Signed Integer

Parameter Name : MEM_BANK_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : MEM_IF_CS_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CLK_EN_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CK_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_ODT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_DM_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_CONTROL_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_DQ_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : MEM_READ_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_WRITE_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : MR1_ODS
Value          : 1
Type           : Signed Integer

Parameter Name : MR1_RTT
Value          : 1
Type           : Signed Integer

Parameter Name : MR2_RTT_WR
Value          : 1
Type           : Signed Integer

Parameter Name : TB_PROTOCOL
Value          : DDR3
Type           : String

Parameter Name : TB_MEM_CLK_FREQ
Value          : 400.0
Type           : String

Parameter Name : TB_RATE
Value          : FULL
Type           : String

Parameter Name : TB_MEM_DQ_WIDTH
Value          : 32
Type           : String

Parameter Name : TB_MEM_DQS_WIDTH
Value          : 4
Type           : String

Parameter Name : TB_PLL_DLL_MASTER
Value          : true
Type           : String

Parameter Name : FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : FAST_SIM_CALIBRATION
Value          : false
Type           : String

Parameter Name : CALIB_REG_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : AC_ROM_INIT_FILE_NAME
Value          : hps_AC_ROM.hex
Type           : String

Parameter Name : INST_ROM_INIT_FILE_NAME
Value          : hps_inst_ROM.hex
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+--------------------------------------------------------------------------------+
Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : String

Parameter Name : FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : OCT_SERIES_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : OCT_PARALLEL_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : MEM_ADDRESS_WIDTH
Value          : 15
Type           : Signed Integer

Parameter Name : MEM_BANK_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : MEM_CHIP_SELECT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CLK_EN_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CK_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_ODT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_DM_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_CONTROL_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_DQ_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : MEM_READ_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_WRITE_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+--------------------------------------------------------------------------------+
Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : String

Parameter Name : MEM_ADDRESS_WIDTH
Value          : 15
Type           : Signed Integer

Parameter Name : MEM_BANK_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : MEM_CHIP_SELECT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CLK_EN_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CK_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_ODT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_CONTROL_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : AFI_ADDRESS_WIDTH
Value          : 60
Type           : Signed Integer

Parameter Name : AFI_BANK_WIDTH
Value          : 12
Type           : Signed Integer

Parameter Name : AFI_CHIP_SELECT_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : AFI_CLK_EN_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : AFI_ODT_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : AFI_CONTROL_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : DLL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : ADC_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : ADC_INVERT_PHASE
Value          : true
Type           : String

Parameter Name : IS_HHP_HPS
Value          : true
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 15
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 6
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : POWER_UP_HIGH
Value          : OFF
Type           : Untyped

Parameter Name : OE_REG
Value          : UNUSED
Type           : Untyped

Parameter Name : extend_oe_disable
Value          : UNUSED
Type           : Untyped

Parameter Name : INTENDED_DEVICE_FAMILY
Value          : Cyclone V
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : ddio_out_uqe
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+--------------------------------------------------------------------------------+
Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Parameter Name : PIN_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : PIN_TYPE
Value          : bidir
Type           : String

Parameter Name : USE_INPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_INPUT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_OUTPUT
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SEPARATE_CAPTURE_STROBE
Value          : false
Type           : String

Parameter Name : INPUT_FREQ
Value          : 400.0
Type           : Signed Float

Parameter Name : INPUT_FREQ_PS
Value          : 2500 ps
Type           : String

Parameter Name : DELAY_CHAIN_BUFFER_MODE
Value          : high
Type           : String

Parameter Name : DQS_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_PHASE_SHIFT
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_ENABLE_PHASE_SETTING
Value          : 3
Type           : Signed Integer

Parameter Name : USE_DYNAMIC_CONFIG
Value          : true
Type           : String

Parameter Name : INVERT_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SWAP_CAPTURE_STROBE_POLARITY
Value          : false
Type           : String

Parameter Name : USE_TERMINATION_CONTROL
Value          : true
Type           : String

Parameter Name : USE_OCT_ENA_IN_FOR_OCT
Value          : true
Type           : String

Parameter Name : USE_DQS_ENABLE
Value          : true
Type           : String

Parameter Name : USE_IO_CONFIG
Value          : false
Type           : String

Parameter Name : USE_DQS_CONFIG
Value          : false
Type           : String

Parameter Name : USE_OFFSET_CTRL
Value          : false
Type           : String

Parameter Name : HR_DDIO_OUT_HAS_THREE_REGS
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : USE_OUTPUT_STROBE_RESET
Value          : false
Type           : String

Parameter Name : USE_BIDIR_STROBE
Value          : true
Type           : String

Parameter Name : REVERSE_READ_WORDS
Value          : false
Type           : String

Parameter Name : NATURAL_ALIGNMENT
Value          : true
Type           : String

Parameter Name : EXTRA_OUTPUT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : PREAMBLE_TYPE
Value          : high
Type           : String

Parameter Name : USE_DATA_OE_FOR_OCT
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : EMIF_UNALIGNED_PREAMBLE_SUPPORT
Value          : false
Type           : String

Parameter Name : EMIF_BYPASS_OCT_DDIO
Value          : false
Type           : String

Parameter Name : USE_2X_FF
Value          : false
Type           : String

Parameter Name : USE_DQS_TRACKING
Value          : true
Type           : String

Parameter Name : SEPERATE_LDC_FOR_WRITE_STROBE
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_PHASECTRL
Value          : true
Type           : String

Parameter Name : DYNAMIC_MODE
Value          : dynamic
Type           : String

Parameter Name : OCT_SERIES_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : OCT_PARALLEL_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : DLL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : REGULAR_WRITE_BUS_ORDERING
Value          : true
Type           : String

Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_HARD_FIFOS
Value          : true
Type           : String

Parameter Name : CALIBRATION_SUPPORT
Value          : false
Type           : String

Parameter Name : USE_DQSIN_FOR_VFIFO_READ
Value          : false
Type           : String

Parameter Name : HHP_HPS
Value          : true
Type           : String

Parameter Name : USE_LDC_AS_LOW_SKEW_CLOCK
Value          : false
Type           : String

Parameter Name : DLL_USE_2X_CLK
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_AFTER_T7
Value          : true
Type           : String

Parameter Name : LFIFO_OCT_EN_MASK
Value          : -1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+--------------------------------------------------------------------------------+
Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Parameter Name : PIN_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : PIN_TYPE
Value          : bidir
Type           : String

Parameter Name : USE_INPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_INPUT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_OUTPUT
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SEPARATE_CAPTURE_STROBE
Value          : false
Type           : String

Parameter Name : INPUT_FREQ
Value          : 400.0
Type           : Signed Float

Parameter Name : INPUT_FREQ_PS
Value          : 2500 ps
Type           : String

Parameter Name : DELAY_CHAIN_BUFFER_MODE
Value          : high
Type           : String

Parameter Name : DQS_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_PHASE_SHIFT
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_ENABLE_PHASE_SETTING
Value          : 3
Type           : Signed Integer

Parameter Name : USE_DYNAMIC_CONFIG
Value          : true
Type           : String

Parameter Name : INVERT_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SWAP_CAPTURE_STROBE_POLARITY
Value          : false
Type           : String

Parameter Name : USE_TERMINATION_CONTROL
Value          : true
Type           : String

Parameter Name : USE_OCT_ENA_IN_FOR_OCT
Value          : true
Type           : String

Parameter Name : USE_DQS_ENABLE
Value          : true
Type           : String

Parameter Name : USE_IO_CONFIG
Value          : false
Type           : String

Parameter Name : USE_DQS_CONFIG
Value          : false
Type           : String

Parameter Name : USE_OFFSET_CTRL
Value          : false
Type           : String

Parameter Name : HR_DDIO_OUT_HAS_THREE_REGS
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : USE_OUTPUT_STROBE_RESET
Value          : false
Type           : String

Parameter Name : USE_BIDIR_STROBE
Value          : true
Type           : String

Parameter Name : REVERSE_READ_WORDS
Value          : false
Type           : String

Parameter Name : NATURAL_ALIGNMENT
Value          : true
Type           : String

Parameter Name : EXTRA_OUTPUT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : PREAMBLE_TYPE
Value          : high
Type           : String

Parameter Name : USE_DATA_OE_FOR_OCT
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : EMIF_UNALIGNED_PREAMBLE_SUPPORT
Value          : false
Type           : String

Parameter Name : EMIF_BYPASS_OCT_DDIO
Value          : false
Type           : String

Parameter Name : USE_2X_FF
Value          : false
Type           : String

Parameter Name : USE_DQS_TRACKING
Value          : true
Type           : String

Parameter Name : SEPERATE_LDC_FOR_WRITE_STROBE
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_PHASECTRL
Value          : true
Type           : String

Parameter Name : DYNAMIC_MODE
Value          : dynamic
Type           : String

Parameter Name : OCT_SERIES_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : OCT_PARALLEL_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : DLL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : REGULAR_WRITE_BUS_ORDERING
Value          : true
Type           : String

Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_HARD_FIFOS
Value          : true
Type           : String

Parameter Name : CALIBRATION_SUPPORT
Value          : false
Type           : String

Parameter Name : USE_DQSIN_FOR_VFIFO_READ
Value          : false
Type           : String

Parameter Name : HHP_HPS
Value          : true
Type           : String

Parameter Name : USE_LDC_AS_LOW_SKEW_CLOCK
Value          : false
Type           : String

Parameter Name : DLL_USE_2X_CLK
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_AFTER_T7
Value          : true
Type           : String

Parameter Name : LFIFO_OCT_EN_MASK
Value          : -1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+--------------------------------------------------------------------------------+
Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Parameter Name : PIN_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : PIN_TYPE
Value          : bidir
Type           : String

Parameter Name : USE_INPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_INPUT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_OUTPUT
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SEPARATE_CAPTURE_STROBE
Value          : false
Type           : String

Parameter Name : INPUT_FREQ
Value          : 400.0
Type           : Signed Float

Parameter Name : INPUT_FREQ_PS
Value          : 2500 ps
Type           : String

Parameter Name : DELAY_CHAIN_BUFFER_MODE
Value          : high
Type           : String

Parameter Name : DQS_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_PHASE_SHIFT
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_ENABLE_PHASE_SETTING
Value          : 3
Type           : Signed Integer

Parameter Name : USE_DYNAMIC_CONFIG
Value          : true
Type           : String

Parameter Name : INVERT_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SWAP_CAPTURE_STROBE_POLARITY
Value          : false
Type           : String

Parameter Name : USE_TERMINATION_CONTROL
Value          : true
Type           : String

Parameter Name : USE_OCT_ENA_IN_FOR_OCT
Value          : true
Type           : String

Parameter Name : USE_DQS_ENABLE
Value          : true
Type           : String

Parameter Name : USE_IO_CONFIG
Value          : false
Type           : String

Parameter Name : USE_DQS_CONFIG
Value          : false
Type           : String

Parameter Name : USE_OFFSET_CTRL
Value          : false
Type           : String

Parameter Name : HR_DDIO_OUT_HAS_THREE_REGS
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : USE_OUTPUT_STROBE_RESET
Value          : false
Type           : String

Parameter Name : USE_BIDIR_STROBE
Value          : true
Type           : String

Parameter Name : REVERSE_READ_WORDS
Value          : false
Type           : String

Parameter Name : NATURAL_ALIGNMENT
Value          : true
Type           : String

Parameter Name : EXTRA_OUTPUT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : PREAMBLE_TYPE
Value          : high
Type           : String

Parameter Name : USE_DATA_OE_FOR_OCT
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : EMIF_UNALIGNED_PREAMBLE_SUPPORT
Value          : false
Type           : String

Parameter Name : EMIF_BYPASS_OCT_DDIO
Value          : false
Type           : String

Parameter Name : USE_2X_FF
Value          : false
Type           : String

Parameter Name : USE_DQS_TRACKING
Value          : true
Type           : String

Parameter Name : SEPERATE_LDC_FOR_WRITE_STROBE
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_PHASECTRL
Value          : true
Type           : String

Parameter Name : DYNAMIC_MODE
Value          : dynamic
Type           : String

Parameter Name : OCT_SERIES_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : OCT_PARALLEL_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : DLL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : REGULAR_WRITE_BUS_ORDERING
Value          : true
Type           : String

Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_HARD_FIFOS
Value          : true
Type           : String

Parameter Name : CALIBRATION_SUPPORT
Value          : false
Type           : String

Parameter Name : USE_DQSIN_FOR_VFIFO_READ
Value          : false
Type           : String

Parameter Name : HHP_HPS
Value          : true
Type           : String

Parameter Name : USE_LDC_AS_LOW_SKEW_CLOCK
Value          : false
Type           : String

Parameter Name : DLL_USE_2X_CLK
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_AFTER_T7
Value          : true
Type           : String

Parameter Name : LFIFO_OCT_EN_MASK
Value          : -1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+--------------------------------------------------------------------------------+
Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+--------------------------------------------------------------------------------+
Parameter Name : PIN_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : PIN_TYPE
Value          : bidir
Type           : String

Parameter Name : USE_INPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_PHASE_ALIGNMENT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_INPUT
Value          : false
Type           : String

Parameter Name : USE_HALF_RATE_OUTPUT
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SEPARATE_CAPTURE_STROBE
Value          : false
Type           : String

Parameter Name : INPUT_FREQ
Value          : 400.0
Type           : Signed Float

Parameter Name : INPUT_FREQ_PS
Value          : 2500 ps
Type           : String

Parameter Name : DELAY_CHAIN_BUFFER_MODE
Value          : high
Type           : String

Parameter Name : DQS_PHASE_SETTING
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_PHASE_SHIFT
Value          : 0
Type           : Signed Integer

Parameter Name : DQS_ENABLE_PHASE_SETTING
Value          : 3
Type           : Signed Integer

Parameter Name : USE_DYNAMIC_CONFIG
Value          : true
Type           : String

Parameter Name : INVERT_CAPTURE_STROBE
Value          : true
Type           : String

Parameter Name : SWAP_CAPTURE_STROBE_POLARITY
Value          : false
Type           : String

Parameter Name : USE_TERMINATION_CONTROL
Value          : true
Type           : String

Parameter Name : USE_OCT_ENA_IN_FOR_OCT
Value          : true
Type           : String

Parameter Name : USE_DQS_ENABLE
Value          : true
Type           : String

Parameter Name : USE_IO_CONFIG
Value          : false
Type           : String

Parameter Name : USE_DQS_CONFIG
Value          : false
Type           : String

Parameter Name : USE_OFFSET_CTRL
Value          : false
Type           : String

Parameter Name : HR_DDIO_OUT_HAS_THREE_REGS
Value          : false
Type           : String

Parameter Name : USE_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : DIFFERENTIAL_OUTPUT_STROBE
Value          : true
Type           : String

Parameter Name : USE_OUTPUT_STROBE_RESET
Value          : false
Type           : String

Parameter Name : USE_BIDIR_STROBE
Value          : true
Type           : String

Parameter Name : REVERSE_READ_WORDS
Value          : false
Type           : String

Parameter Name : NATURAL_ALIGNMENT
Value          : true
Type           : String

Parameter Name : EXTRA_OUTPUT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : PREAMBLE_TYPE
Value          : high
Type           : String

Parameter Name : USE_DATA_OE_FOR_OCT
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : EMIF_UNALIGNED_PREAMBLE_SUPPORT
Value          : false
Type           : String

Parameter Name : EMIF_BYPASS_OCT_DDIO
Value          : false
Type           : String

Parameter Name : USE_2X_FF
Value          : false
Type           : String

Parameter Name : USE_DQS_TRACKING
Value          : true
Type           : String

Parameter Name : SEPERATE_LDC_FOR_WRITE_STROBE
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_PHASECTRL
Value          : true
Type           : String

Parameter Name : DYNAMIC_MODE
Value          : dynamic
Type           : String

Parameter Name : OCT_SERIES_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : OCT_PARALLEL_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : DLL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : REGULAR_WRITE_BUS_ORDERING
Value          : true
Type           : String

Parameter Name : ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_HARD_FIFOS
Value          : true
Type           : String

Parameter Name : CALIBRATION_SUPPORT
Value          : false
Type           : String

Parameter Name : USE_DQSIN_FOR_VFIFO_READ
Value          : false
Type           : String

Parameter Name : HHP_HPS
Value          : true
Type           : String

Parameter Name : USE_LDC_AS_LOW_SKEW_CLOCK
Value          : false
Type           : String

Parameter Name : DLL_USE_2X_CLK
Value          : false
Type           : String

Parameter Name : DQS_ENABLE_AFTER_T7
Value          : true
Type           : String

Parameter Name : LFIFO_OCT_EN_MASK
Value          : -1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------------------------------------------------------------------+
Parameter Name : APB_DATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : APB_ADDR_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH
Value          : 16
Type           : Signed Integer

Parameter Name : AVL_MMR_DATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : AVL_MMR_ADDR_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : MEM_IF_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_DQ_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : MEM_IF_DM_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_CS_WIDTH
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+--------------------------------------------------------------------------------+
Parameter Name : AVL_SIZE_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH
Value          : 27
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH
Value          : 64
Type           : Signed Integer

Parameter Name : MEM_IF_CLK_PAIR_COUNT
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_IF_CS_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : MEM_IF_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : MEM_IF_CHIP_BITS
Value          : 1
Type           : Signed Integer

Parameter Name : AFI_ADDR_WIDTH
Value          : 15
Type           : Signed Integer

Parameter Name : AFI_BANKADDR_WIDTH
Value          : 3
Type           : Signed Integer

Parameter Name : AFI_CONTROL_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : AFI_CS_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : AFI_ODT_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : AFI_DM_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : AFI_DQ_WIDTH
Value          : 64
Type           : Signed Integer

Parameter Name : AFI_WRITE_DQS_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : AFI_RATE_RATIO
Value          : 1
Type           : Signed Integer

Parameter Name : AFI_WLAT_WIDTH
Value          : 6
Type           : Signed Integer

Parameter Name : AFI_RLAT_WIDTH
Value          : 6
Type           : Signed Integer

Parameter Name : CSR_BE_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : CSR_ADDR_WIDTH
Value          : 10
Type           : Signed Integer

Parameter Name : CSR_DATA_WIDTH
Value          : 8
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH_PORT_0
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH_PORT_1
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH_PORT_2
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH_PORT_3
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH_PORT_4
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_DATA_WIDTH_PORT_5
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH_PORT_0
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH_PORT_1
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH_PORT_2
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH_PORT_3
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH_PORT_4
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_ADDR_WIDTH_PORT_5
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_NUM_SYMBOLS_PORT_0
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_NUM_SYMBOLS_PORT_1
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_NUM_SYMBOLS_PORT_2
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_NUM_SYMBOLS_PORT_3
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_NUM_SYMBOLS_PORT_4
Value          : 1
Type           : Signed Integer

Parameter Name : AVL_NUM_SYMBOLS_PORT_5
Value          : 1
Type           : Signed Integer

Parameter Name : LSB_WFIFO_PORT_0
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_WFIFO_PORT_0
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_RFIFO_PORT_0
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_RFIFO_PORT_0
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_WFIFO_PORT_1
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_WFIFO_PORT_1
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_RFIFO_PORT_1
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_RFIFO_PORT_1
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_WFIFO_PORT_2
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_WFIFO_PORT_2
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_RFIFO_PORT_2
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_RFIFO_PORT_2
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_WFIFO_PORT_3
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_WFIFO_PORT_3
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_RFIFO_PORT_3
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_RFIFO_PORT_3
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_WFIFO_PORT_4
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_WFIFO_PORT_4
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_RFIFO_PORT_4
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_RFIFO_PORT_4
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_WFIFO_PORT_5
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_WFIFO_PORT_5
Value          : 5
Type           : Signed Integer

Parameter Name : LSB_RFIFO_PORT_5
Value          : 5
Type           : Signed Integer

Parameter Name : MSB_RFIFO_PORT_5
Value          : 5
Type           : Signed Integer

Parameter Name : HARD_PHY
Value          : 1
Type           : Signed Integer

Parameter Name : ENUM_ATTR_COUNTER_ONE_RESET
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ATTR_COUNTER_ZERO_RESET
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ATTR_STATIC_CONFIG_VALID
Value          : DISABLED
Type           : String

Parameter Name : ENUM_AUTO_PCH_ENABLE_0
Value          : DISABLED
Type           : String

Parameter Name : ENUM_AUTO_PCH_ENABLE_1
Value          : DISABLED
Type           : String

Parameter Name : ENUM_AUTO_PCH_ENABLE_2
Value          : DISABLED
Type           : String

Parameter Name : ENUM_AUTO_PCH_ENABLE_3
Value          : DISABLED
Type           : String

Parameter Name : ENUM_AUTO_PCH_ENABLE_4
Value          : DISABLED
Type           : String

Parameter Name : ENUM_AUTO_PCH_ENABLE_5
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CAL_REQ
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CFG_BURST_LENGTH
Value          : BL_8
Type           : String

Parameter Name : ENUM_CFG_INTERFACE_WIDTH
Value          : DWIDTH_32
Type           : String

Parameter Name : ENUM_CFG_SELF_RFSH_EXIT_CYCLES
Value          : SELF_RFSH_EXIT_CYCLES_512
Type           : String

Parameter Name : ENUM_CFG_STARVE_LIMIT
Value          : STARVE_LIMIT_10
Type           : String

Parameter Name : ENUM_CFG_TYPE
Value          : DDR3
Type           : String

Parameter Name : ENUM_CLOCK_OFF_0
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CLOCK_OFF_1
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CLOCK_OFF_2
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CLOCK_OFF_3
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CLOCK_OFF_4
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CLOCK_OFF_5
Value          : DISABLED
Type           : String

Parameter Name : ENUM_CLR_INTR
Value          : NO_CLR_INTR
Type           : String

Parameter Name : ENUM_CMD_PORT_IN_USE_0
Value          : FALSE
Type           : String

Parameter Name : ENUM_CMD_PORT_IN_USE_1
Value          : FALSE
Type           : String

Parameter Name : ENUM_CMD_PORT_IN_USE_2
Value          : FALSE
Type           : String

Parameter Name : ENUM_CMD_PORT_IN_USE_3
Value          : FALSE
Type           : String

Parameter Name : ENUM_CMD_PORT_IN_USE_4
Value          : FALSE
Type           : String

Parameter Name : ENUM_CMD_PORT_IN_USE_5
Value          : FALSE
Type           : String

Parameter Name : ENUM_CPORT0_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_CPORT0_RFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT0_TYPE
Value          : DISABLE
Type           : String

Parameter Name : ENUM_CPORT0_WFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT1_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_CPORT1_RFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT1_TYPE
Value          : DISABLE
Type           : String

Parameter Name : ENUM_CPORT1_WFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT2_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_CPORT2_RFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT2_TYPE
Value          : DISABLE
Type           : String

Parameter Name : ENUM_CPORT2_WFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT3_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_CPORT3_RFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT3_TYPE
Value          : DISABLE
Type           : String

Parameter Name : ENUM_CPORT3_WFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT4_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_CPORT4_RFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT4_TYPE
Value          : DISABLE
Type           : String

Parameter Name : ENUM_CPORT4_WFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT5_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_CPORT5_RFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CPORT5_TYPE
Value          : DISABLE
Type           : String

Parameter Name : ENUM_CPORT5_WFIFO_MAP
Value          : FIFO_0
Type           : String

Parameter Name : ENUM_CTL_ADDR_ORDER
Value          : CHIP_ROW_BANK_COL
Type           : String

Parameter Name : ENUM_CTL_ECC_ENABLED
Value          : CTL_ECC_DISABLED
Type           : String

Parameter Name : ENUM_CTL_ECC_RMW_ENABLED
Value          : CTL_ECC_RMW_DISABLED
Type           : String

Parameter Name : ENUM_CTL_REGDIMM_ENABLED
Value          : REGDIMM_DISABLED
Type           : String

Parameter Name : ENUM_CTL_USR_REFRESH
Value          : CTL_USR_REFRESH_DISABLED
Type           : String

Parameter Name : ENUM_CTRL_WIDTH
Value          : DATA_WIDTH_64_BIT
Type           : String

Parameter Name : ENUM_DELAY_BONDING
Value          : BONDING_LATENCY_0
Type           : String

Parameter Name : ENUM_DFX_BYPASS_ENABLE
Value          : DFX_BYPASS_DISABLED
Type           : String

Parameter Name : ENUM_DISABLE_MERGING
Value          : MERGING_ENABLED
Type           : String

Parameter Name : ENUM_ECC_DQ_WIDTH
Value          : ECC_DQ_WIDTH_0
Type           : String

Parameter Name : ENUM_ENABLE_ATPG
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_0
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_1
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_2
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_3
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_4
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_5
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BONDING_WRAPBACK
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_DQS_TRACKING
Value          : ENABLED
Type           : String

Parameter Name : ENUM_ENABLE_ECC_CODE_OVERWRITES
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_FAST_EXIT_PPD
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_INTR
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_NO_DM
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_PIPELINEGLOBAL
Value          : DISABLED
Type           : String

Parameter Name : ENUM_GANGED_ARF
Value          : DISABLED
Type           : String

Parameter Name : ENUM_GEN_DBE
Value          : GEN_DBE_DISABLED
Type           : String

Parameter Name : ENUM_GEN_SBE
Value          : GEN_SBE_DISABLED
Type           : String

Parameter Name : ENUM_INC_SYNC
Value          : FIFO_SET_2
Type           : String

Parameter Name : ENUM_LOCAL_IF_CS_WIDTH
Value          : ADDR_WIDTH_0
Type           : String

Parameter Name : ENUM_MASK_CORR_DROPPED_INTR
Value          : DISABLED
Type           : String

Parameter Name : ENUM_MASK_DBE_INTR
Value          : DISABLED
Type           : String

Parameter Name : ENUM_MASK_SBE_INTR
Value          : DISABLED
Type           : String

Parameter Name : ENUM_MEM_IF_AL
Value          : AL_0
Type           : String

Parameter Name : ENUM_MEM_IF_BANKADDR_WIDTH
Value          : ADDR_WIDTH_3
Type           : String

Parameter Name : ENUM_MEM_IF_BURSTLENGTH
Value          : MEM_IF_BURSTLENGTH_8
Type           : String

Parameter Name : ENUM_MEM_IF_COLADDR_WIDTH
Value          : ADDR_WIDTH_10
Type           : String

Parameter Name : ENUM_MEM_IF_CS_PER_RANK
Value          : MEM_IF_CS_PER_RANK_1
Type           : String

Parameter Name : ENUM_MEM_IF_CS_WIDTH
Value          : MEM_IF_CS_WIDTH_1
Type           : String

Parameter Name : ENUM_MEM_IF_DQ_PER_CHIP
Value          : MEM_IF_DQ_PER_CHIP_8
Type           : String

Parameter Name : ENUM_MEM_IF_DQS_WIDTH
Value          : DQS_WIDTH_4
Type           : String

Parameter Name : ENUM_MEM_IF_DWIDTH
Value          : MEM_IF_DWIDTH_32
Type           : String

Parameter Name : ENUM_MEM_IF_MEMTYPE
Value          : DDR3_SDRAM
Type           : String

Parameter Name : ENUM_MEM_IF_ROWADDR_WIDTH
Value          : ADDR_WIDTH_15
Type           : String

Parameter Name : ENUM_MEM_IF_SPEEDBIN
Value          : DDR3_1600_8_8_8
Type           : String

Parameter Name : ENUM_MEM_IF_TCCD
Value          : TCCD_4
Type           : String

Parameter Name : ENUM_MEM_IF_TCL
Value          : TCL_11
Type           : String

Parameter Name : ENUM_MEM_IF_TCWL
Value          : TCWL_8
Type           : String

Parameter Name : ENUM_MEM_IF_TFAW
Value          : TFAW_12
Type           : String

Parameter Name : ENUM_MEM_IF_TMRD
Value          : TMRD_4
Type           : String

Parameter Name : ENUM_MEM_IF_TRAS
Value          : TRAS_14
Type           : String

Parameter Name : ENUM_MEM_IF_TRC
Value          : TRC_20
Type           : String

Parameter Name : ENUM_MEM_IF_TRCD
Value          : TRCD_6
Type           : String

Parameter Name : ENUM_MEM_IF_TRP
Value          : TRP_6
Type           : String

Parameter Name : ENUM_MEM_IF_TRRD
Value          : TRRD_3
Type           : String

Parameter Name : ENUM_MEM_IF_TRTP
Value          : TRTP_3
Type           : String

Parameter Name : ENUM_MEM_IF_TWR
Value          : TWR_6
Type           : String

Parameter Name : ENUM_MEM_IF_TWTR
Value          : TWTR_4
Type           : String

Parameter Name : ENUM_MMR_CFG_MEM_BL
Value          : MP_BL_8
Type           : String

Parameter Name : ENUM_OUTPUT_REGD
Value          : DISABLED
Type           : String

Parameter Name : ENUM_PDN_EXIT_CYCLES
Value          : SLOW_EXIT
Type           : String

Parameter Name : ENUM_PORT0_WIDTH
Value          : PORT_32_BIT
Type           : String

Parameter Name : ENUM_PORT1_WIDTH
Value          : PORT_32_BIT
Type           : String

Parameter Name : ENUM_PORT2_WIDTH
Value          : PORT_32_BIT
Type           : String

Parameter Name : ENUM_PORT3_WIDTH
Value          : PORT_32_BIT
Type           : String

Parameter Name : ENUM_PORT4_WIDTH
Value          : PORT_32_BIT
Type           : String

Parameter Name : ENUM_PORT5_WIDTH
Value          : PORT_32_BIT
Type           : String

Parameter Name : ENUM_PRIORITY_0_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_0_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_0_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_0_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_0_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_0_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_1_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_1_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_1_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_1_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_1_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_1_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_2_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_2_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_2_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_2_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_2_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_2_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_3_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_3_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_3_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_3_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_3_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_3_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_4_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_4_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_4_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_4_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_4_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_4_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_5_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_5_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_5_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_5_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_5_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_5_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_6_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_6_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_6_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_6_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_6_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_6_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_7_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_7_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_7_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_7_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_7_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_PRIORITY_7_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_STATIC_WEIGHT_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_STATIC_WEIGHT_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_STATIC_WEIGHT_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_STATIC_WEIGHT_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_STATIC_WEIGHT_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_STATIC_WEIGHT_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_RCFG_USER_PRIORITY_0
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_RCFG_USER_PRIORITY_1
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_RCFG_USER_PRIORITY_2
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_RCFG_USER_PRIORITY_3
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_RCFG_USER_PRIORITY_4
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_RCFG_USER_PRIORITY_5
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_RD_DWIDTH_0
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_RD_DWIDTH_1
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_RD_DWIDTH_2
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_RD_DWIDTH_3
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_RD_DWIDTH_4
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_RD_DWIDTH_5
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_RD_FIFO_IN_USE_0
Value          : FALSE
Type           : String

Parameter Name : ENUM_RD_FIFO_IN_USE_1
Value          : FALSE
Type           : String

Parameter Name : ENUM_RD_FIFO_IN_USE_2
Value          : FALSE
Type           : String

Parameter Name : ENUM_RD_FIFO_IN_USE_3
Value          : FALSE
Type           : String

Parameter Name : ENUM_RD_PORT_INFO_0
Value          : USE_NO
Type           : String

Parameter Name : ENUM_RD_PORT_INFO_1
Value          : USE_NO
Type           : String

Parameter Name : ENUM_RD_PORT_INFO_2
Value          : USE_NO
Type           : String

Parameter Name : ENUM_RD_PORT_INFO_3
Value          : USE_NO
Type           : String

Parameter Name : ENUM_RD_PORT_INFO_4
Value          : USE_NO
Type           : String

Parameter Name : ENUM_RD_PORT_INFO_5
Value          : USE_NO
Type           : String

Parameter Name : ENUM_READ_ODT_CHIP
Value          : ODT_DISABLED
Type           : String

Parameter Name : ENUM_REORDER_DATA
Value          : DATA_REORDERING
Type           : String

Parameter Name : ENUM_RFIFO0_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_RFIFO1_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_RFIFO2_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_RFIFO3_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_SINGLE_READY_0
Value          : CONCATENATE_RDY
Type           : String

Parameter Name : ENUM_SINGLE_READY_1
Value          : CONCATENATE_RDY
Type           : String

Parameter Name : ENUM_SINGLE_READY_2
Value          : CONCATENATE_RDY
Type           : String

Parameter Name : ENUM_SINGLE_READY_3
Value          : CONCATENATE_RDY
Type           : String

Parameter Name : ENUM_STATIC_WEIGHT_0
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_STATIC_WEIGHT_1
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_STATIC_WEIGHT_2
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_STATIC_WEIGHT_3
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_STATIC_WEIGHT_4
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_STATIC_WEIGHT_5
Value          : WEIGHT_0
Type           : String

Parameter Name : ENUM_SYNC_MODE_0
Value          : ASYNCHRONOUS
Type           : String

Parameter Name : ENUM_SYNC_MODE_1
Value          : ASYNCHRONOUS
Type           : String

Parameter Name : ENUM_SYNC_MODE_2
Value          : ASYNCHRONOUS
Type           : String

Parameter Name : ENUM_SYNC_MODE_3
Value          : ASYNCHRONOUS
Type           : String

Parameter Name : ENUM_SYNC_MODE_4
Value          : ASYNCHRONOUS
Type           : String

Parameter Name : ENUM_SYNC_MODE_5
Value          : ASYNCHRONOUS
Type           : String

Parameter Name : ENUM_TEST_MODE
Value          : NORMAL_MODE
Type           : String

Parameter Name : ENUM_THLD_JAR1_0
Value          : THRESHOLD_32
Type           : String

Parameter Name : ENUM_THLD_JAR1_1
Value          : THRESHOLD_32
Type           : String

Parameter Name : ENUM_THLD_JAR1_2
Value          : THRESHOLD_32
Type           : String

Parameter Name : ENUM_THLD_JAR1_3
Value          : THRESHOLD_32
Type           : String

Parameter Name : ENUM_THLD_JAR1_4
Value          : THRESHOLD_32
Type           : String

Parameter Name : ENUM_THLD_JAR1_5
Value          : THRESHOLD_32
Type           : String

Parameter Name : ENUM_THLD_JAR2_0
Value          : THRESHOLD_16
Type           : String

Parameter Name : ENUM_THLD_JAR2_1
Value          : THRESHOLD_16
Type           : String

Parameter Name : ENUM_THLD_JAR2_2
Value          : THRESHOLD_16
Type           : String

Parameter Name : ENUM_THLD_JAR2_3
Value          : THRESHOLD_16
Type           : String

Parameter Name : ENUM_THLD_JAR2_4
Value          : THRESHOLD_16
Type           : String

Parameter Name : ENUM_THLD_JAR2_5
Value          : THRESHOLD_16
Type           : String

Parameter Name : ENUM_USE_ALMOST_EMPTY_0
Value          : EMPTY
Type           : String

Parameter Name : ENUM_USE_ALMOST_EMPTY_1
Value          : EMPTY
Type           : String

Parameter Name : ENUM_USE_ALMOST_EMPTY_2
Value          : EMPTY
Type           : String

Parameter Name : ENUM_USE_ALMOST_EMPTY_3
Value          : EMPTY
Type           : String

Parameter Name : ENUM_USER_ECC_EN
Value          : DISABLE
Type           : String

Parameter Name : ENUM_USER_PRIORITY_0
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_USER_PRIORITY_1
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_USER_PRIORITY_2
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_USER_PRIORITY_3
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_USER_PRIORITY_4
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_USER_PRIORITY_5
Value          : PRIORITY_1
Type           : String

Parameter Name : ENUM_WFIFO0_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_WFIFO0_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_WFIFO1_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_WFIFO1_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_WFIFO2_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_WFIFO2_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_WFIFO3_CPORT_MAP
Value          : CMD_PORT_0
Type           : String

Parameter Name : ENUM_WFIFO3_RDY_ALMOST_FULL
Value          : NOT_FULL
Type           : String

Parameter Name : ENUM_WR_DWIDTH_0
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_WR_DWIDTH_1
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_WR_DWIDTH_2
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_WR_DWIDTH_3
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_WR_DWIDTH_4
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_WR_DWIDTH_5
Value          : DWIDTH_0
Type           : String

Parameter Name : ENUM_WR_FIFO_IN_USE_0
Value          : FALSE
Type           : String

Parameter Name : ENUM_WR_FIFO_IN_USE_1
Value          : FALSE
Type           : String

Parameter Name : ENUM_WR_FIFO_IN_USE_2
Value          : FALSE
Type           : String

Parameter Name : ENUM_WR_FIFO_IN_USE_3
Value          : FALSE
Type           : String

Parameter Name : ENUM_WR_PORT_INFO_0
Value          : USE_NO
Type           : String

Parameter Name : ENUM_WR_PORT_INFO_1
Value          : USE_NO
Type           : String

Parameter Name : ENUM_WR_PORT_INFO_2
Value          : USE_NO
Type           : String

Parameter Name : ENUM_WR_PORT_INFO_3
Value          : USE_NO
Type           : String

Parameter Name : ENUM_WR_PORT_INFO_4
Value          : USE_NO
Type           : String

Parameter Name : ENUM_WR_PORT_INFO_5
Value          : USE_NO
Type           : String

Parameter Name : ENUM_WRITE_ODT_CHIP
Value          : WRITE_CHIP0_ODT0_CHIP1
Type           : String

Parameter Name : ENUM_ENABLE_BURST_INTERRUPT
Value          : DISABLED
Type           : String

Parameter Name : ENUM_ENABLE_BURST_TERMINATE
Value          : DISABLED
Type           : String

Parameter Name : INTG_POWER_SAVING_EXIT_CYCLES
Value          : 5
Type           : Signed Integer

Parameter Name : INTG_MEM_CLK_ENTRY_CYCLES
Value          : 10
Type           : Signed Integer

Parameter Name : INTG_PRIORITY_REMAP
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_MEM_AUTO_PD_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_CYC_TO_RLD_JARS_0
Value          : 1
Type           : Signed Integer

Parameter Name : INTG_CYC_TO_RLD_JARS_1
Value          : 1
Type           : Signed Integer

Parameter Name : INTG_CYC_TO_RLD_JARS_2
Value          : 1
Type           : Signed Integer

Parameter Name : INTG_CYC_TO_RLD_JARS_3
Value          : 1
Type           : Signed Integer

Parameter Name : INTG_CYC_TO_RLD_JARS_4
Value          : 1
Type           : Signed Integer

Parameter Name : INTG_CYC_TO_RLD_JARS_5
Value          : 1
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_ACT_TO_ACT
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_ACT_TO_PCH
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_ACT_TO_RDWR
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_ARF_PERIOD
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_ARF_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_PCH_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_PDN_PERIOD
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_PDN_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_TO_PCH
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_TO_RD
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_TO_WR
Value          : 2
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_TO_WR_BC
Value          : 2
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP
Value          : 2
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_SRF_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_TO_PCH
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_TO_RD
Value          : 3
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_TO_RD_BC
Value          : 3
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP
Value          : 3
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_TO_WR
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_MEM_IF_TREFI
Value          : 3120
Type           : Signed Integer

Parameter Name : INTG_MEM_IF_TRFC
Value          : 104
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_0
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_1
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_2
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_3
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_4
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_5
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_6
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_RCFG_SUM_WT_PRIORITY_7
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_0
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_1
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_2
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_3
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_4
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_5
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_6
Value          : 0
Type           : Signed Integer

Parameter Name : INTG_SUM_WT_PRIORITY_7
Value          : 0
Type           : Signed Integer

Parameter Name : VECT_ATTR_COUNTER_ONE_MASK
Value          : 0000000000000000000000000000000000000000000000000000000000000000
Type           : Unsigned Binary

Parameter Name : VECT_ATTR_COUNTER_ONE_MATCH
Value          : 0000000000000000000000000000000000000000000000000000000000000000
Type           : Unsigned Binary

Parameter Name : VECT_ATTR_COUNTER_ZERO_MASK
Value          : 0000000000000000000000000000000000000000000000000000000000000000
Type           : Unsigned Binary

Parameter Name : VECT_ATTR_COUNTER_ZERO_MATCH
Value          : 0000000000000000000000000000000000000000000000000000000000000000
Type           : Unsigned Binary

Parameter Name : VECT_ATTR_DEBUG_SELECT_BYTE
Value          : 00000000000000000000000000000000
Type           : Unsigned Binary
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+--------------------------------------------------------------------------------+
Parameter Name : OCT_TERM_CONTROL_WIDTH
Value          : 16
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+--------------------------------------------------------------------------------+
Parameter Name : DLL_DELAY_CTRL_WIDTH
Value          : 7
Type           : Signed Integer

Parameter Name : DELAY_BUFFER_MODE
Value          : HIGH
Type           : String

Parameter Name : DELAY_CHAIN_LENGTH
Value          : 8
Type           : Signed Integer

Parameter Name : DLL_INPUT_FREQUENCY_PS_STR
Value          : 2500 ps
Type           : String

Parameter Name : DLL_OFFSET_CTRL_WIDTH
Value          : 6
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : lpm_width
Value          : 8
Type           : Signed Integer

Parameter Name : LPM_NUMWORDS
Value          : 64
Type           : Signed Integer

Parameter Name : LPM_WIDTHU
Value          : 6
Type           : Signed Integer

Parameter Name : LPM_SHOWAHEAD
Value          : OFF
Type           : Untyped

Parameter Name : UNDERFLOW_CHECKING
Value          : OFF
Type           : Untyped

Parameter Name : OVERFLOW_CHECKING
Value          : OFF
Type           : Untyped

Parameter Name : ALLOW_RWCYCLE_WHEN_FULL
Value          : OFF
Type           : Untyped

Parameter Name : ADD_RAM_OUTPUT_REGISTER
Value          : OFF
Type           : Untyped

Parameter Name : ALMOST_FULL_VALUE
Value          : 0
Type           : Untyped

Parameter Name : ALMOST_EMPTY_VALUE
Value          : 0
Type           : Untyped

Parameter Name : USE_EAB
Value          : ON
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : Untyped

Parameter Name : OPTIMIZE_FOR_SPEED
Value          : 5
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : scfifo_3291
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+--------------------------------------------------------------------------------+
Parameter Name : AUTO_CARRY_CHAINS
Value          : ON
Type           : AUTO_CARRY

Parameter Name : IGNORE_CARRY_BUFFERS
Value          : OFF
Type           : IGNORE_CARRY

Parameter Name : AUTO_CASCADE_CHAINS
Value          : ON
Type           : AUTO_CASCADE

Parameter Name : IGNORE_CASCADE_BUFFERS
Value          : OFF
Type           : IGNORE_CASCADE

Parameter Name : lpm_width
Value          : 8
Type           : Signed Integer

Parameter Name : LPM_NUMWORDS
Value          : 64
Type           : Signed Integer

Parameter Name : LPM_WIDTHU
Value          : 6
Type           : Signed Integer

Parameter Name : LPM_SHOWAHEAD
Value          : OFF
Type           : Untyped

Parameter Name : UNDERFLOW_CHECKING
Value          : OFF
Type           : Untyped

Parameter Name : OVERFLOW_CHECKING
Value          : OFF
Type           : Untyped

Parameter Name : ALLOW_RWCYCLE_WHEN_FULL
Value          : OFF
Type           : Untyped

Parameter Name : ADD_RAM_OUTPUT_REGISTER
Value          : OFF
Type           : Untyped

Parameter Name : ALMOST_FULL_VALUE
Value          : 0
Type           : Untyped

Parameter Name : ALMOST_EMPTY_VALUE
Value          : 0
Type           : Untyped

Parameter Name : USE_EAB
Value          : ON
Type           : Untyped

Parameter Name : MAXIMIZE_SPEED
Value          : 5
Type           : Untyped

Parameter Name : DEVICE_FAMILY
Value          : Cyclone V
Type           : Untyped

Parameter Name : OPTIMIZE_FOR_SPEED
Value          : 5
Type           : Untyped

Parameter Name : CBXI_PARAMETER
Value          : scfifo_3291
Type           : Untyped
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------------------------------------------------+
Parameter Name : reference_clock_frequency
Value          : 50.0 MHz
Type           : String

Parameter Name : fractional_vco_multiplier
Value          : true
Type           : String

Parameter Name : pll_type
Value          : General
Type           : String

Parameter Name : pll_subtype
Value          : General
Type           : String

Parameter Name : number_of_clocks
Value          : 1
Type           : Signed Integer

Parameter Name : operation_mode
Value          : normal
Type           : String

Parameter Name : deserialization_factor
Value          : 4
Type           : Signed Integer

Parameter Name : data_rate
Value          : 0
Type           : Signed Integer

Parameter Name : sim_additional_refclk_cycles_to_lock
Value          : 0
Type           : Signed Integer

Parameter Name : output_clock_frequency0
Value          : 130.000000 MHz
Type           : String

Parameter Name : phase_shift0
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle0
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency1
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift1
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle1
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency2
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift2
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle2
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency3
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift3
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle3
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency4
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift4
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle4
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency5
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift5
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle5
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency6
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift6
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle6
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency7
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift7
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle7
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency8
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift8
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle8
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency9
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift9
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle9
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency10
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift10
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle10
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency11
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift11
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle11
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency12
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift12
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle12
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency13
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift13
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle13
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency14
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift14
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle14
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency15
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift15
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle15
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency16
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift16
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle16
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency17
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift17
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle17
Value          : 50
Type           : Signed Integer

Parameter Name : clock_name_0
Value          : 
Type           : String

Parameter Name : clock_name_1
Value          : 
Type           : String

Parameter Name : clock_name_2
Value          : 
Type           : String

Parameter Name : clock_name_3
Value          : 
Type           : String

Parameter Name : clock_name_4
Value          : 
Type           : String

Parameter Name : clock_name_5
Value          : 
Type           : String

Parameter Name : clock_name_6
Value          : 
Type           : String

Parameter Name : clock_name_7
Value          : 
Type           : String

Parameter Name : clock_name_8
Value          : 
Type           : String

Parameter Name : clock_name_global_0
Value          : false
Type           : String

Parameter Name : clock_name_global_1
Value          : false
Type           : String

Parameter Name : clock_name_global_2
Value          : false
Type           : String

Parameter Name : clock_name_global_3
Value          : false
Type           : String

Parameter Name : clock_name_global_4
Value          : false
Type           : String

Parameter Name : clock_name_global_5
Value          : false
Type           : String

Parameter Name : clock_name_global_6
Value          : false
Type           : String

Parameter Name : clock_name_global_7
Value          : false
Type           : String

Parameter Name : clock_name_global_8
Value          : false
Type           : String

Parameter Name : m_cnt_hi_div
Value          : 1
Type           : Signed Integer

Parameter Name : m_cnt_lo_div
Value          : 1
Type           : Signed Integer

Parameter Name : m_cnt_bypass_en
Value          : false
Type           : String

Parameter Name : m_cnt_odd_div_duty_en
Value          : false
Type           : String

Parameter Name : n_cnt_hi_div
Value          : 1
Type           : Signed Integer

Parameter Name : n_cnt_lo_div
Value          : 1
Type           : Signed Integer

Parameter Name : n_cnt_bypass_en
Value          : false
Type           : String

Parameter Name : n_cnt_odd_div_duty_en
Value          : false
Type           : String

Parameter Name : c_cnt_hi_div0
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div0
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en0
Value          : false
Type           : String

Parameter Name : c_cnt_in_src0
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en0
Value          : false
Type           : String

Parameter Name : c_cnt_prst0
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst0
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div1
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div1
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en1
Value          : false
Type           : String

Parameter Name : c_cnt_in_src1
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en1
Value          : false
Type           : String

Parameter Name : c_cnt_prst1
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst1
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div2
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div2
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en2
Value          : false
Type           : String

Parameter Name : c_cnt_in_src2
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en2
Value          : false
Type           : String

Parameter Name : c_cnt_prst2
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst2
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div3
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div3
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en3
Value          : false
Type           : String

Parameter Name : c_cnt_in_src3
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en3
Value          : false
Type           : String

Parameter Name : c_cnt_prst3
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst3
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div4
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div4
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en4
Value          : false
Type           : String

Parameter Name : c_cnt_in_src4
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en4
Value          : false
Type           : String

Parameter Name : c_cnt_prst4
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst4
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div5
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div5
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en5
Value          : false
Type           : String

Parameter Name : c_cnt_in_src5
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en5
Value          : false
Type           : String

Parameter Name : c_cnt_prst5
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst5
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div6
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div6
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en6
Value          : false
Type           : String

Parameter Name : c_cnt_in_src6
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en6
Value          : false
Type           : String

Parameter Name : c_cnt_prst6
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst6
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div7
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div7
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en7
Value          : false
Type           : String

Parameter Name : c_cnt_in_src7
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en7
Value          : false
Type           : String

Parameter Name : c_cnt_prst7
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst7
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div8
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div8
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en8
Value          : false
Type           : String

Parameter Name : c_cnt_in_src8
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en8
Value          : false
Type           : String

Parameter Name : c_cnt_prst8
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst8
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div9
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div9
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en9
Value          : false
Type           : String

Parameter Name : c_cnt_in_src9
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en9
Value          : false
Type           : String

Parameter Name : c_cnt_prst9
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst9
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div10
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div10
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en10
Value          : false
Type           : String

Parameter Name : c_cnt_in_src10
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en10
Value          : false
Type           : String

Parameter Name : c_cnt_prst10
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst10
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div11
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div11
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en11
Value          : false
Type           : String

Parameter Name : c_cnt_in_src11
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en11
Value          : false
Type           : String

Parameter Name : c_cnt_prst11
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst11
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div12
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div12
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en12
Value          : false
Type           : String

Parameter Name : c_cnt_in_src12
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en12
Value          : false
Type           : String

Parameter Name : c_cnt_prst12
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst12
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div13
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div13
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en13
Value          : false
Type           : String

Parameter Name : c_cnt_in_src13
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en13
Value          : false
Type           : String

Parameter Name : c_cnt_prst13
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst13
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div14
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div14
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en14
Value          : false
Type           : String

Parameter Name : c_cnt_in_src14
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en14
Value          : false
Type           : String

Parameter Name : c_cnt_prst14
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst14
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div15
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div15
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en15
Value          : false
Type           : String

Parameter Name : c_cnt_in_src15
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en15
Value          : false
Type           : String

Parameter Name : c_cnt_prst15
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst15
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div16
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div16
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en16
Value          : false
Type           : String

Parameter Name : c_cnt_in_src16
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en16
Value          : false
Type           : String

Parameter Name : c_cnt_prst16
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst16
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div17
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div17
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en17
Value          : false
Type           : String

Parameter Name : c_cnt_in_src17
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en17
Value          : false
Type           : String

Parameter Name : c_cnt_prst17
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst17
Value          : 0
Type           : Signed Integer

Parameter Name : pll_vco_div
Value          : 1
Type           : Signed Integer

Parameter Name : pll_slf_rst
Value          : false
Type           : String

Parameter Name : pll_bw_sel
Value          : low
Type           : String

Parameter Name : pll_output_clk_frequency
Value          : 0 MHz
Type           : String

Parameter Name : pll_cp_current
Value          : 0
Type           : Signed Integer

Parameter Name : pll_bwctrl
Value          : 0
Type           : Signed Integer

Parameter Name : pll_fractional_division
Value          : 1
Type           : Signed Integer

Parameter Name : pll_fractional_cout
Value          : 24
Type           : Signed Integer

Parameter Name : pll_dsm_out_sel
Value          : 1st_order
Type           : String

Parameter Name : mimic_fbclk_type
Value          : gclk
Type           : String

Parameter Name : pll_fbclk_mux_1
Value          : glb
Type           : String

Parameter Name : pll_fbclk_mux_2
Value          : fb_1
Type           : String

Parameter Name : pll_m_cnt_in_src
Value          : ph_mux_clk
Type           : String

Parameter Name : pll_vcoph_div
Value          : 1
Type           : Signed Integer

Parameter Name : refclk1_frequency
Value          : 0 MHz
Type           : String

Parameter Name : pll_clkin_0_src
Value          : clk_0
Type           : String

Parameter Name : pll_clkin_1_src
Value          : clk_0
Type           : String

Parameter Name : pll_clk_loss_sw_en
Value          : false
Type           : String

Parameter Name : pll_auto_clk_sw_en
Value          : false
Type           : String

Parameter Name : pll_manu_clk_sw_en
Value          : false
Type           : String

Parameter Name : pll_clk_sw_dly
Value          : 0
Type           : Signed Integer

Parameter Name : pll_extclk_0_cnt_src
Value          : pll_extclk_cnt_src_vss
Type           : String

Parameter Name : pll_extclk_1_cnt_src
Value          : pll_extclk_cnt_src_vss
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i ;
+--------------------------------------------------------------------------------+
Parameter Name : reference_clock_frequency
Value          : 50.0 MHz
Type           : String

Parameter Name : fractional_vco_multiplier
Value          : false
Type           : String

Parameter Name : pll_type
Value          : General
Type           : String

Parameter Name : pll_subtype
Value          : General
Type           : String

Parameter Name : number_of_clocks
Value          : 1
Type           : Signed Integer

Parameter Name : operation_mode
Value          : direct
Type           : String

Parameter Name : deserialization_factor
Value          : 4
Type           : Signed Integer

Parameter Name : data_rate
Value          : 0
Type           : Signed Integer

Parameter Name : sim_additional_refclk_cycles_to_lock
Value          : 0
Type           : Signed Integer

Parameter Name : output_clock_frequency0
Value          : 65.000000 MHz
Type           : String

Parameter Name : phase_shift0
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle0
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency1
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift1
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle1
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency2
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift2
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle2
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency3
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift3
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle3
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency4
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift4
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle4
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency5
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift5
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle5
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency6
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift6
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle6
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency7
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift7
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle7
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency8
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift8
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle8
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency9
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift9
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle9
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency10
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift10
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle10
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency11
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift11
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle11
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency12
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift12
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle12
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency13
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift13
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle13
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency14
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift14
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle14
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency15
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift15
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle15
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency16
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift16
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle16
Value          : 50
Type           : Signed Integer

Parameter Name : output_clock_frequency17
Value          : 0 MHz
Type           : String

Parameter Name : phase_shift17
Value          : 0 ps
Type           : String

Parameter Name : duty_cycle17
Value          : 50
Type           : Signed Integer

Parameter Name : clock_name_0
Value          : 
Type           : String

Parameter Name : clock_name_1
Value          : 
Type           : String

Parameter Name : clock_name_2
Value          : 
Type           : String

Parameter Name : clock_name_3
Value          : 
Type           : String

Parameter Name : clock_name_4
Value          : 
Type           : String

Parameter Name : clock_name_5
Value          : 
Type           : String

Parameter Name : clock_name_6
Value          : 
Type           : String

Parameter Name : clock_name_7
Value          : 
Type           : String

Parameter Name : clock_name_8
Value          : 
Type           : String

Parameter Name : clock_name_global_0
Value          : false
Type           : String

Parameter Name : clock_name_global_1
Value          : false
Type           : String

Parameter Name : clock_name_global_2
Value          : false
Type           : String

Parameter Name : clock_name_global_3
Value          : false
Type           : String

Parameter Name : clock_name_global_4
Value          : false
Type           : String

Parameter Name : clock_name_global_5
Value          : false
Type           : String

Parameter Name : clock_name_global_6
Value          : false
Type           : String

Parameter Name : clock_name_global_7
Value          : false
Type           : String

Parameter Name : clock_name_global_8
Value          : false
Type           : String

Parameter Name : m_cnt_hi_div
Value          : 1
Type           : Signed Integer

Parameter Name : m_cnt_lo_div
Value          : 1
Type           : Signed Integer

Parameter Name : m_cnt_bypass_en
Value          : false
Type           : String

Parameter Name : m_cnt_odd_div_duty_en
Value          : false
Type           : String

Parameter Name : n_cnt_hi_div
Value          : 1
Type           : Signed Integer

Parameter Name : n_cnt_lo_div
Value          : 1
Type           : Signed Integer

Parameter Name : n_cnt_bypass_en
Value          : false
Type           : String

Parameter Name : n_cnt_odd_div_duty_en
Value          : false
Type           : String

Parameter Name : c_cnt_hi_div0
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div0
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en0
Value          : false
Type           : String

Parameter Name : c_cnt_in_src0
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en0
Value          : false
Type           : String

Parameter Name : c_cnt_prst0
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst0
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div1
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div1
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en1
Value          : false
Type           : String

Parameter Name : c_cnt_in_src1
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en1
Value          : false
Type           : String

Parameter Name : c_cnt_prst1
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst1
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div2
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div2
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en2
Value          : false
Type           : String

Parameter Name : c_cnt_in_src2
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en2
Value          : false
Type           : String

Parameter Name : c_cnt_prst2
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst2
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div3
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div3
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en3
Value          : false
Type           : String

Parameter Name : c_cnt_in_src3
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en3
Value          : false
Type           : String

Parameter Name : c_cnt_prst3
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst3
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div4
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div4
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en4
Value          : false
Type           : String

Parameter Name : c_cnt_in_src4
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en4
Value          : false
Type           : String

Parameter Name : c_cnt_prst4
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst4
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div5
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div5
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en5
Value          : false
Type           : String

Parameter Name : c_cnt_in_src5
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en5
Value          : false
Type           : String

Parameter Name : c_cnt_prst5
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst5
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div6
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div6
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en6
Value          : false
Type           : String

Parameter Name : c_cnt_in_src6
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en6
Value          : false
Type           : String

Parameter Name : c_cnt_prst6
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst6
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div7
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div7
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en7
Value          : false
Type           : String

Parameter Name : c_cnt_in_src7
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en7
Value          : false
Type           : String

Parameter Name : c_cnt_prst7
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst7
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div8
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div8
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en8
Value          : false
Type           : String

Parameter Name : c_cnt_in_src8
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en8
Value          : false
Type           : String

Parameter Name : c_cnt_prst8
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst8
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div9
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div9
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en9
Value          : false
Type           : String

Parameter Name : c_cnt_in_src9
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en9
Value          : false
Type           : String

Parameter Name : c_cnt_prst9
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst9
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div10
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div10
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en10
Value          : false
Type           : String

Parameter Name : c_cnt_in_src10
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en10
Value          : false
Type           : String

Parameter Name : c_cnt_prst10
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst10
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div11
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div11
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en11
Value          : false
Type           : String

Parameter Name : c_cnt_in_src11
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en11
Value          : false
Type           : String

Parameter Name : c_cnt_prst11
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst11
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div12
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div12
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en12
Value          : false
Type           : String

Parameter Name : c_cnt_in_src12
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en12
Value          : false
Type           : String

Parameter Name : c_cnt_prst12
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst12
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div13
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div13
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en13
Value          : false
Type           : String

Parameter Name : c_cnt_in_src13
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en13
Value          : false
Type           : String

Parameter Name : c_cnt_prst13
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst13
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div14
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div14
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en14
Value          : false
Type           : String

Parameter Name : c_cnt_in_src14
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en14
Value          : false
Type           : String

Parameter Name : c_cnt_prst14
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst14
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div15
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div15
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en15
Value          : false
Type           : String

Parameter Name : c_cnt_in_src15
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en15
Value          : false
Type           : String

Parameter Name : c_cnt_prst15
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst15
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div16
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div16
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en16
Value          : false
Type           : String

Parameter Name : c_cnt_in_src16
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en16
Value          : false
Type           : String

Parameter Name : c_cnt_prst16
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst16
Value          : 0
Type           : Signed Integer

Parameter Name : c_cnt_hi_div17
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_lo_div17
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_bypass_en17
Value          : false
Type           : String

Parameter Name : c_cnt_in_src17
Value          : ph_mux_clk
Type           : String

Parameter Name : c_cnt_odd_div_duty_en17
Value          : false
Type           : String

Parameter Name : c_cnt_prst17
Value          : 1
Type           : Signed Integer

Parameter Name : c_cnt_ph_mux_prst17
Value          : 0
Type           : Signed Integer

Parameter Name : pll_vco_div
Value          : 1
Type           : Signed Integer

Parameter Name : pll_slf_rst
Value          : false
Type           : String

Parameter Name : pll_bw_sel
Value          : low
Type           : String

Parameter Name : pll_output_clk_frequency
Value          : 0 MHz
Type           : String

Parameter Name : pll_cp_current
Value          : 0
Type           : Signed Integer

Parameter Name : pll_bwctrl
Value          : 0
Type           : Signed Integer

Parameter Name : pll_fractional_division
Value          : 1
Type           : Signed Integer

Parameter Name : pll_fractional_cout
Value          : 24
Type           : Signed Integer

Parameter Name : pll_dsm_out_sel
Value          : 1st_order
Type           : String

Parameter Name : mimic_fbclk_type
Value          : gclk
Type           : String

Parameter Name : pll_fbclk_mux_1
Value          : glb
Type           : String

Parameter Name : pll_fbclk_mux_2
Value          : fb_1
Type           : String

Parameter Name : pll_m_cnt_in_src
Value          : ph_mux_clk
Type           : String

Parameter Name : pll_vcoph_div
Value          : 1
Type           : Signed Integer

Parameter Name : refclk1_frequency
Value          : 0 MHz
Type           : String

Parameter Name : pll_clkin_0_src
Value          : clk_0
Type           : String

Parameter Name : pll_clkin_1_src
Value          : clk_0
Type           : String

Parameter Name : pll_clk_loss_sw_en
Value          : false
Type           : String

Parameter Name : pll_auto_clk_sw_en
Value          : false
Type           : String

Parameter Name : pll_manu_clk_sw_en
Value          : false
Type           : String

Parameter Name : pll_clk_sw_dly
Value          : 0
Type           : Signed Integer

Parameter Name : pll_extclk_0_cnt_src
Value          : pll_extclk_cnt_src_vss
Type           : String

Parameter Name : pll_extclk_1_cnt_src
Value          : pll_extclk_cnt_src_vss
Type           : String
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_DATA_W
Value          : 128
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 6
Type           : Signed Integer

Parameter Name : AV_BYTEENABLE_W
Value          : 16
Type           : Signed Integer

Parameter Name : USE_BURSTCOUNT
Value          : 1
Type           : Signed Integer

Parameter Name : USE_BEGINBURSTTRANSFER
Value          : 0
Type           : Signed Integer

Parameter Name : USE_BEGINTRANSFER
Value          : 0
Type           : Signed Integer

Parameter Name : USE_CHIPSELECT
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READ
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READDATAVALID
Value          : 1
Type           : Signed Integer

Parameter Name : USE_WRITE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WAITREQUEST
Value          : 1
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AV_REGISTERINCOMINGSIGNALS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SYMBOLS_PER_WORD
Value          : 16
Type           : Signed Integer

Parameter Name : AV_ADDRESS_SYMBOLS
Value          : 1
Type           : Signed Integer

Parameter Name : AV_CONSTANT_BURST_BEHAVIOR
Value          : 1
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_LINEWRAPBURSTS
Value          : 0
Type           : Signed Integer

Parameter Name : UAV_ADDRESS_W
Value          : 32
Type           : Signed Integer

Parameter Name : UAV_BURSTCOUNT_W
Value          : 10
Type           : Signed Integer

Parameter Name : UAV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_QOS_H
Value          : 213
Type           : Signed Integer

Parameter Name : PKT_QOS_L
Value          : 213
Type           : Signed Integer

Parameter Name : PKT_DATA_SIDEBAND_H
Value          : 211
Type           : Signed Integer

Parameter Name : PKT_DATA_SIDEBAND_L
Value          : 211
Type           : Signed Integer

Parameter Name : PKT_ADDR_SIDEBAND_H
Value          : 210
Type           : Signed Integer

Parameter Name : PKT_ADDR_SIDEBAND_L
Value          : 206
Type           : Signed Integer

Parameter Name : PKT_CACHE_H
Value          : 223
Type           : Signed Integer

Parameter Name : PKT_CACHE_L
Value          : 220
Type           : Signed Integer

Parameter Name : PKT_THREAD_ID_H
Value          : 216
Type           : Signed Integer

Parameter Name : PKT_THREAD_ID_L
Value          : 216
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 212
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 219
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 217
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 192
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 175
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 144
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 203
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 201
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 205
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 204
Type           : Signed Integer

Parameter Name : PKT_TRANS_EXCLUSIVE
Value          : 181
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 180
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 176
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 177
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 179
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 127
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 214
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 214
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 215
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 215
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 224
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 225
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 226
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 228
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 10
Type           : Signed Integer

Parameter Name : ID
Value          : 0
Type           : Signed Integer

Parameter Name : SUPPRESS_0_BYTEEN_RSP
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_VALUE
Value          : 511
Type           : Signed Integer

Parameter Name : CACHE_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : SECURE_ACCESS_BIT
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 9
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_W
Value          : 10
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_ADDR_W
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_DATA_W
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_W
Value          : 16
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_W
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_W
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 228
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 226
Type           : Signed Integer

Parameter Name : PKT_QOS_H
Value          : 213
Type           : Signed Integer

Parameter Name : PKT_QOS_L
Value          : 213
Type           : Signed Integer

Parameter Name : PKT_THREAD_ID_H
Value          : 216
Type           : Signed Integer

Parameter Name : PKT_THREAD_ID_L
Value          : 216
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 225
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 224
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 212
Type           : Signed Integer

Parameter Name : PKT_CACHE_H
Value          : 223
Type           : Signed Integer

Parameter Name : PKT_CACHE_L
Value          : 220
Type           : Signed Integer

Parameter Name : PKT_DATA_SIDEBAND_H
Value          : 211
Type           : Signed Integer

Parameter Name : PKT_DATA_SIDEBAND_L
Value          : 211
Type           : Signed Integer

Parameter Name : PKT_ADDR_SIDEBAND_H
Value          : 210
Type           : Signed Integer

Parameter Name : PKT_ADDR_SIDEBAND_L
Value          : 206
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 205
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 204
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 219
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 217
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 203
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 201
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 192
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 175
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 144
Type           : Signed Integer

Parameter Name : PKT_TRANS_EXCLUSIVE
Value          : 181
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 180
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 176
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 177
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 179
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 127
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 214
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 214
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 215
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 215
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ADDR_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : RDATA_WIDTH
Value          : 128
Type           : Signed Integer

Parameter Name : WDATA_WIDTH
Value          : 128
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : AXI_SLAVE_ID_W
Value          : 8
Type           : Signed Integer

Parameter Name : ADDR_USER_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : WRITE_ACCEPTANCE_CAPABILITY
Value          : 8
Type           : Signed Integer

Parameter Name : READ_ACCEPTANCE_CAPABILITY
Value          : 8
Type           : Signed Integer

Parameter Name : PASS_ID_TO_SLAVE
Value          : 0
Type           : Signed Integer

Parameter Name : AXI_VERSION
Value          : AXI3
Type           : String

Parameter Name : RESPONSE_W
Value          : 2
Type           : Signed Integer

Parameter Name : AXI_WSTRB_W
Value          : 16
Type           : Signed Integer

Parameter Name : PKT_DATA_W
Value          : 128
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 16
Type           : Signed Integer

Parameter Name : DATA_USER_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : AXI_LOCK_WIDTH
Value          : 2
Type           : Signed Integer

Parameter Name : AXI_BURST_LENGTH_WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 32
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 9
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 2
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 16
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 4
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 45
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 36
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 32
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 9
Type           : Signed Integer

Parameter Name : BYTE_CNT_W
Value          : 10
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 16
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 230
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 8
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 230
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 230
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 8
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 230
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_002|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_TRANS_POSTED
Value          : 177
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 215
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 215
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 214
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 214
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : MAX_OUTSTANDING_RESPONSES
Value          : 18
Type           : Signed Integer

Parameter Name : PIPELINED
Value          : 0
Type           : Signed Integer

Parameter Name : ENFORCE_ORDER
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_WIDTH
Value          : 2
Type           : Signed Integer

Parameter Name : PREVENT_HAZARDS
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPORTS_POSTED_WRITES
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPORTS_NONPOSTED_WRITES
Value          : 0
Type           : Signed Integer

Parameter Name : REORDER
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 212
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 175
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 144
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 192
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 176
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 179
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 205
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 204
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 203
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 201
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 511
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 511
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 1
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 190
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 212
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 175
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 144
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 192
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 176
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 179
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 205
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 204
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 203
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 201
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 1
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 511
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 511
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 190
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 32
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 16
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 4
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 35
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 36
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 9
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 10
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 9
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 212
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 175
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 144
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 192
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 176
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 179
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 205
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 204
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 203
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 201
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 511
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 511
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 1
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 190
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 212
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 175
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 144
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 191
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 182
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 192
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 176
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 178
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 179
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 143
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 128
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 205
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 204
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 203
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 201
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 1
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 229
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 2
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 511
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 511
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 190
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 200
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 32
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 16
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 4
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 35
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 36
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 9
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 10
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 9
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_rd_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 11
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 2
Type           : Signed Integer

Parameter Name : SCHEME
Value          : no-arb
Type           : String

Parameter Name : PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_BYTEENABLE_W
Value          : 1
Type           : Signed Integer

Parameter Name : UAV_BYTEENABLE_W
Value          : 4
Type           : Signed Integer

Parameter Name : AV_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : AV_READ_WAIT_CYCLES
Value          : 1
Type           : Signed Integer

Parameter Name : AV_WRITE_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SETUP_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_DATA_HOLD_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READDATAVALID
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WAITREQUEST
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SYMBOLS_PER_WORD
Value          : 4
Type           : Signed Integer

Parameter Name : AV_ADDRESS_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : BITS_PER_WORD
Value          : 2
Type           : Signed Integer

Parameter Name : UAV_ADDRESS_W
Value          : 21
Type           : Signed Integer

Parameter Name : UAV_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : UAV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : UAV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : CHIPSELECT_THROUGH_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_UAV_CLKEN
Value          : 0
Type           : Signed Integer

Parameter Name : AV_REQUIRE_UNALIGNED_ADDRESSES
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_W
Value          : 5
Type           : Signed Integer

Parameter Name : AV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_BYTEENABLE_W
Value          : 1
Type           : Signed Integer

Parameter Name : UAV_BYTEENABLE_W
Value          : 4
Type           : Signed Integer

Parameter Name : AV_READLATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : AV_READ_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_WRITE_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SETUP_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_DATA_HOLD_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READDATAVALID
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WAITREQUEST
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SYMBOLS_PER_WORD
Value          : 4
Type           : Signed Integer

Parameter Name : AV_ADDRESS_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : BITS_PER_WORD
Value          : 2
Type           : Signed Integer

Parameter Name : UAV_ADDRESS_W
Value          : 21
Type           : Signed Integer

Parameter Name : UAV_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : UAV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : UAV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : CHIPSELECT_THROUGH_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_UAV_CLKEN
Value          : 0
Type           : Signed Integer

Parameter Name : AV_REQUIRE_UNALIGNED_ADDRESSES
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_BYTEENABLE_W
Value          : 4
Type           : Signed Integer

Parameter Name : UAV_BYTEENABLE_W
Value          : 4
Type           : Signed Integer

Parameter Name : AV_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : AV_READ_WAIT_CYCLES
Value          : 1
Type           : Signed Integer

Parameter Name : AV_WRITE_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SETUP_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_DATA_HOLD_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READDATAVALID
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WAITREQUEST
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SYMBOLS_PER_WORD
Value          : 4
Type           : Signed Integer

Parameter Name : AV_ADDRESS_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : BITS_PER_WORD
Value          : 2
Type           : Signed Integer

Parameter Name : UAV_ADDRESS_W
Value          : 21
Type           : Signed Integer

Parameter Name : UAV_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : UAV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : UAV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : CHIPSELECT_THROUGH_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_UAV_CLKEN
Value          : 0
Type           : Signed Integer

Parameter Name : AV_REQUIRE_UNALIGNED_ADDRESSES
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_W
Value          : 2
Type           : Signed Integer

Parameter Name : AV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_BYTEENABLE_W
Value          : 1
Type           : Signed Integer

Parameter Name : UAV_BYTEENABLE_W
Value          : 4
Type           : Signed Integer

Parameter Name : AV_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : AV_READ_WAIT_CYCLES
Value          : 1
Type           : Signed Integer

Parameter Name : AV_WRITE_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SETUP_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_DATA_HOLD_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READDATAVALID
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WAITREQUEST
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SYMBOLS_PER_WORD
Value          : 4
Type           : Signed Integer

Parameter Name : AV_ADDRESS_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : BITS_PER_WORD
Value          : 2
Type           : Signed Integer

Parameter Name : UAV_ADDRESS_W
Value          : 21
Type           : Signed Integer

Parameter Name : UAV_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : UAV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : UAV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : CHIPSELECT_THROUGH_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_UAV_CLKEN
Value          : 0
Type           : Signed Integer

Parameter Name : AV_REQUIRE_UNALIGNED_ADDRESSES
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------------------------------------------------------+
Parameter Name : AV_ADDRESS_W
Value          : 2
Type           : Signed Integer

Parameter Name : AV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_W
Value          : 1
Type           : Signed Integer

Parameter Name : AV_BYTEENABLE_W
Value          : 1
Type           : Signed Integer

Parameter Name : UAV_BYTEENABLE_W
Value          : 4
Type           : Signed Integer

Parameter Name : AV_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : AV_READ_WAIT_CYCLES
Value          : 1
Type           : Signed Integer

Parameter Name : AV_WRITE_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SETUP_WAIT_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : AV_DATA_HOLD_CYCLES
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READDATAVALID
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WAITREQUEST
Value          : 0
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AV_SYMBOLS_PER_WORD
Value          : 4
Type           : Signed Integer

Parameter Name : AV_ADDRESS_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : AV_BURSTCOUNT_SYMBOLS
Value          : 0
Type           : Signed Integer

Parameter Name : BITS_PER_WORD
Value          : 2
Type           : Signed Integer

Parameter Name : UAV_ADDRESS_W
Value          : 21
Type           : Signed Integer

Parameter Name : UAV_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : UAV_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : UAV_CONSTANT_BURST_BEHAVIOR
Value          : 0
Type           : Signed Integer

Parameter Name : CHIPSELECT_THROUGH_READLATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_UAV_CLKEN
Value          : 0
Type           : Signed Integer

Parameter Name : AV_REQUIRE_UNALIGNED_ADDRESSES
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : ID_WIDTH
Value          : 12
Type           : Signed Integer

Parameter Name : ADDR_WIDTH
Value          : 21
Type           : Signed Integer

Parameter Name : RDATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : WDATA_WIDTH
Value          : 32
Type           : Signed Integer

Parameter Name : ADDR_USER_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : DATA_USER_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : AXI_LOCK_WIDTH
Value          : 2
Type           : Signed Integer

Parameter Name : AXI_BURST_LENGTH_WIDTH
Value          : 4
Type           : Signed Integer

Parameter Name : WRITE_ISSUING_CAPABILITY
Value          : 8
Type           : Signed Integer

Parameter Name : READ_ISSUING_CAPABILITY
Value          : 8
Type           : Signed Integer

Parameter Name : AXI_VERSION
Value          : AXI3
Type           : String

Parameter Name : PKT_THREAD_ID_H
Value          : 103
Type           : Signed Integer

Parameter Name : PKT_THREAD_ID_L
Value          : 92
Type           : Signed Integer

Parameter Name : PKT_QOS_H
Value          : 85
Type           : Signed Integer

Parameter Name : PKT_QOS_L
Value          : 85
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_CACHE_H
Value          : 110
Type           : Signed Integer

Parameter Name : PKT_CACHE_L
Value          : 107
Type           : Signed Integer

Parameter Name : PKT_ADDR_SIDEBAND_H
Value          : 82
Type           : Signed Integer

Parameter Name : PKT_ADDR_SIDEBAND_L
Value          : 82
Type           : Signed Integer

Parameter Name : PKT_DATA_SIDEBAND_H
Value          : 83
Type           : Signed Integer

Parameter Name : PKT_DATA_SIDEBAND_L
Value          : 83
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 106
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 104
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 111
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 112
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_TRANS_EXCLUSIVE
Value          : 62
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 61
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 31
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 115
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 113
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : ID
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : PKT_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_W
Value          : 4
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 2
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 1
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 2
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 23
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 31
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_SYMBOL_W
Value          : 8
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 61
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 106
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 104
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 112
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 111
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 113
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 115
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : AVS_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AVS_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : PREVENT_FIFO_OVERFLOW
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPRESS_0_BYTEEN_CMD
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AVS_BE_W
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : FIFO_DATA_W
Value          : 117
Type           : Signed Integer

Parameter Name : ECC_ENABLE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 117
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 117
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 34
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 34
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 31
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_SYMBOL_W
Value          : 8
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 61
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 106
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 104
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 112
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 111
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 113
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 115
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : AVS_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AVS_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : PREVENT_FIFO_OVERFLOW
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPRESS_0_BYTEEN_CMD
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AVS_BE_W
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : FIFO_DATA_W
Value          : 117
Type           : Signed Integer

Parameter Name : ECC_ENABLE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 117
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 117
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 34
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 34
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 31
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_SYMBOL_W
Value          : 8
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 61
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 106
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 104
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 112
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 111
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 113
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 115
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : AVS_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AVS_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : PREVENT_FIFO_OVERFLOW
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPRESS_0_BYTEEN_CMD
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AVS_BE_W
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : FIFO_DATA_W
Value          : 117
Type           : Signed Integer

Parameter Name : ECC_ENABLE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 117
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 117
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 34
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 34
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 31
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_SYMBOL_W
Value          : 8
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 61
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 106
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 104
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 112
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 111
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 113
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 115
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : AVS_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AVS_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : PREVENT_FIFO_OVERFLOW
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPRESS_0_BYTEEN_CMD
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AVS_BE_W
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : FIFO_DATA_W
Value          : 117
Type           : Signed Integer

Parameter Name : ECC_ENABLE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 117
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 117
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 34
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 34
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_DATA_H
Value          : 31
Type           : Signed Integer

Parameter Name : PKT_DATA_L
Value          : 0
Type           : Signed Integer

Parameter Name : PKT_SYMBOL_W
Value          : 8
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_TRANS_LOCK
Value          : 61
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_H
Value          : 106
Type           : Signed Integer

Parameter Name : PKT_PROTECTION_L
Value          : 104
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_H
Value          : 112
Type           : Signed Integer

Parameter Name : PKT_RESPONSE_STATUS_L
Value          : 111
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_L
Value          : 113
Type           : Signed Integer

Parameter Name : PKT_ORI_BURST_SIZE_H
Value          : 115
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : AVS_DATA_W
Value          : 32
Type           : Signed Integer

Parameter Name : AVS_BURSTCOUNT_W
Value          : 3
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : PREVENT_FIFO_OVERFLOW
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPRESS_0_BYTEEN_CMD
Value          : 1
Type           : Signed Integer

Parameter Name : USE_READRESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : USE_WRITERESPONSE
Value          : 0
Type           : Signed Integer

Parameter Name : AVS_BE_W
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : FIFO_DATA_W
Value          : 117
Type           : Signed Integer

Parameter Name : ECC_ENABLE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_SYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : BURST_SIZE_W
Value          : 3
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 117
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 1
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 117
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 34
Type           : Signed Integer

Parameter Name : FIFO_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 0
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 0
Type           : Signed Integer

Parameter Name : USE_FILL_LEVEL
Value          : 0
Type           : Signed Integer

Parameter Name : USE_STORE_FORWARD
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_FULL_IF
Value          : 0
Type           : Signed Integer

Parameter Name : USE_ALMOST_EMPTY_IF
Value          : 0
Type           : Signed Integer

Parameter Name : EMPTY_LATENCY
Value          : 0
Type           : Signed Integer

Parameter Name : USE_MEMORY_BLOCKS
Value          : 0
Type           : Signed Integer

Parameter Name : DATA_WIDTH
Value          : 34
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router_001|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_003|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_004|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_005|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_006|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------------------------------------------------------------------+
Parameter Name : DEFAULT_CHANNEL
Value          : -1
Type           : Signed Integer

Parameter Name : DEFAULT_WR_CHANNEL
Value          : 0
Type           : Signed Integer

Parameter Name : DEFAULT_RD_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : DEFAULT_DESTID
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : MAX_OUTSTANDING_RESPONSES
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINED
Value          : 0
Type           : Signed Integer

Parameter Name : ENFORCE_ORDER
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : PREVENT_HAZARDS
Value          : 0
Type           : Signed Integer

Parameter Name : SUPPORTS_POSTED_WRITES
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPORTS_NONPOSTED_WRITES
Value          : 0
Type           : Signed Integer

Parameter Name : REORDER
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_TRANS_POSTED
Value          : 58
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_H
Value          : 91
Type           : Signed Integer

Parameter Name : PKT_DEST_ID_L
Value          : 89
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_H
Value          : 88
Type           : Signed Integer

Parameter Name : PKT_SRC_ID_L
Value          : 86
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : MAX_OUTSTANDING_RESPONSES
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINED
Value          : 0
Type           : Signed Integer

Parameter Name : ENFORCE_ORDER
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : PREVENT_HAZARDS
Value          : 0
Type           : Signed Integer

Parameter Name : SUPPORTS_POSTED_WRITES
Value          : 1
Type           : Signed Integer

Parameter Name : SUPPORTS_NONPOSTED_WRITES
Value          : 0
Type           : Signed Integer

Parameter Name : REORDER
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 2
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 24
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 23
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 2
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 24
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 23
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 2
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 24
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 23
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_0_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 2
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 24
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 23
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:switches_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : ADAPTER_VERSION
Value          : 13.1
Type           : String

Parameter Name : COMPRESSED_READ_SUPPORT
Value          : 1
Type           : Signed Integer

Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : INCOMPLETE_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BEGIN_BURST
Value          : 84
Type           : Signed Integer

Parameter Name : PKT_ADDR_H
Value          : 56
Type           : Signed Integer

Parameter Name : PKT_ADDR_L
Value          : 36
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_H
Value          : 69
Type           : Signed Integer

Parameter Name : PKT_BYTE_CNT_L
Value          : 63
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_L
Value          : 70
Type           : Signed Integer

Parameter Name : PKT_TRANS_COMPRESSED_READ
Value          : 57
Type           : Signed Integer

Parameter Name : PKT_TRANS_WRITE
Value          : 59
Type           : Signed Integer

Parameter Name : PKT_TRANS_READ
Value          : 60
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_H
Value          : 35
Type           : Signed Integer

Parameter Name : PKT_BYTEEN_L
Value          : 32
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_H
Value          : 81
Type           : Signed Integer

Parameter Name : PKT_BURST_TYPE_L
Value          : 80
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_H
Value          : 79
Type           : Signed Integer

Parameter Name : PKT_BURST_SIZE_L
Value          : 77
Type           : Signed Integer

Parameter Name : IN_NARROW_SIZE
Value          : 1
Type           : Signed Integer

Parameter Name : OUT_NARROW_SIZE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_FIXED
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_COMPLETE_WRAP
Value          : 0
Type           : Signed Integer

Parameter Name : ST_DATA_W
Value          : 116
Type           : Signed Integer

Parameter Name : ST_CHANNEL_W
Value          : 5
Type           : Signed Integer

Parameter Name : BYTEENABLE_SYNTHESIS
Value          : 1
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_MASK
Value          : 0
Type           : Signed Integer

Parameter Name : PIPE_INPUTS
Value          : 0
Type           : Signed Integer

Parameter Name : NO_WRAP_SUPPORT
Value          : 0
Type           : Signed Integer

Parameter Name : BURSTWRAP_CONST_VALUE
Value          : 0
Type           : Signed Integer

Parameter Name : OUT_BYTE_CNT_H
Value          : 65
Type           : Signed Integer

Parameter Name : OUT_BURSTWRAP_H
Value          : 76
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+--------------------------------------------------------------------------------+
Parameter Name : ADDR_W
Value          : 21
Type           : Signed Integer

Parameter Name : BURSTWRAP_W
Value          : 1
Type           : Signed Integer

Parameter Name : TYPE_W
Value          : 0
Type           : Signed Integer

Parameter Name : SIZE_W
Value          : 3
Type           : Signed Integer

Parameter Name : INCREMENT_ADDRESS
Value          : 0
Type           : Signed Integer

Parameter Name : NUMSYMBOLS
Value          : 4
Type           : Signed Integer

Parameter Name : SELECT_BITS
Value          : 2
Type           : Signed Integer

Parameter Name : IN_DATA_W
Value          : 24
Type           : Signed Integer

Parameter Name : OUT_DATA_W
Value          : 23
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 7
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+--------------------------------------------------------------------------------+
Parameter Name : PKT_BYTE_CNT_W
Value          : 7
Type           : Signed Integer

Parameter Name : PKT_BURSTWRAP_W
Value          : 7
Type           : Signed Integer

Parameter Name : PIPELINE_POSITION
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 8
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 2
Type           : Signed Integer

Parameter Name : SCHEME
Value          : round-robin
Type           : String

Parameter Name : PIPELINE
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 2
Type           : Signed Integer

Parameter Name : SCHEME
Value          : round-robin
Type           : String

Parameter Name : PIPELINE
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 2
Type           : Signed Integer

Parameter Name : SCHEME
Value          : round-robin
Type           : String

Parameter Name : PIPELINE
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 2
Type           : Signed Integer

Parameter Name : SCHEME
Value          : round-robin
Type           : String

Parameter Name : PIPELINE
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 2
Type           : Signed Integer

Parameter Name : SCHEME
Value          : round-robin
Type           : String

Parameter Name : PIPELINE
Value          : 1
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 4
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 5
Type           : Signed Integer

Parameter Name : SCHEME
Value          : no-arb
Type           : String

Parameter Name : PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 10
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_REQUESTERS
Value          : 5
Type           : Signed Integer

Parameter Name : SCHEME
Value          : no-arb
Type           : String

Parameter Name : PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+--------------------------------------------------------------------------------+
Parameter Name : WIDTH
Value          : 10
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+--------------------------------------------------------------------------------+
Parameter Name : DATA_WIDTH
Value          : 116
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 116
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : USE_ERROR
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : READY_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer

Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 123
Type           : Signed Integer

Parameter Name : FORWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : BACKWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+--------------------------------------------------------------------------------+
Parameter Name : DATA_WIDTH
Value          : 116
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 116
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : USE_ERROR
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : READY_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer

Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 123
Type           : Signed Integer

Parameter Name : FORWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : BACKWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+--------------------------------------------------------------------------------+
Parameter Name : DATA_WIDTH
Value          : 116
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 116
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : USE_ERROR
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : READY_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer

Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 123
Type           : Signed Integer

Parameter Name : FORWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : BACKWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+--------------------------------------------------------------------------------+
Parameter Name : DATA_WIDTH
Value          : 116
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 116
Type           : Signed Integer

Parameter Name : USE_PACKETS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_CHANNEL
Value          : 1
Type           : Signed Integer

Parameter Name : CHANNEL_WIDTH
Value          : 5
Type           : Signed Integer

Parameter Name : USE_ERROR
Value          : 0
Type           : Signed Integer

Parameter Name : ERROR_WIDTH
Value          : 1
Type           : Signed Integer

Parameter Name : VALID_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : READY_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer

Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : EMPTY_WIDTH
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+--------------------------------------------------------------------------------+
Parameter Name : SYMBOLS_PER_BEAT
Value          : 1
Type           : Signed Integer

Parameter Name : BITS_PER_SYMBOL
Value          : 123
Type           : Signed Integer

Parameter Name : FORWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : BACKWARD_SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : USE_OUTPUT_PIPELINE
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+--------------------------------------------------------------------------------+
Parameter Name : depth
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter ;
+--------------------------------------------------------------------------------+
Parameter Name : inBitsPerSymbol
Value          : 34
Type           : Signed Integer

Parameter Name : inUsePackets
Value          : 0
Type           : Signed Integer

Parameter Name : inDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : inChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inErrorWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : inUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : inUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : inReadyLatency
Value          : 0
Type           : Signed Integer

Parameter Name : outDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : outChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : outErrorWidth
Value          : 1
Type           : Signed Integer

Parameter Name : outUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : outUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : outUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : outReadyLatency
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_001 ;
+--------------------------------------------------------------------------------+
Parameter Name : inBitsPerSymbol
Value          : 34
Type           : Signed Integer

Parameter Name : inUsePackets
Value          : 0
Type           : Signed Integer

Parameter Name : inDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : inChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inErrorWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : inUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : inUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : inReadyLatency
Value          : 0
Type           : Signed Integer

Parameter Name : outDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : outChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : outErrorWidth
Value          : 1
Type           : Signed Integer

Parameter Name : outUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : outUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : outUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : outReadyLatency
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_002 ;
+--------------------------------------------------------------------------------+
Parameter Name : inBitsPerSymbol
Value          : 34
Type           : Signed Integer

Parameter Name : inUsePackets
Value          : 0
Type           : Signed Integer

Parameter Name : inDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : inChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inErrorWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : inUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : inUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : inReadyLatency
Value          : 0
Type           : Signed Integer

Parameter Name : outDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : outChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : outErrorWidth
Value          : 1
Type           : Signed Integer

Parameter Name : outUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : outUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : outUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : outReadyLatency
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_003 ;
+--------------------------------------------------------------------------------+
Parameter Name : inBitsPerSymbol
Value          : 34
Type           : Signed Integer

Parameter Name : inUsePackets
Value          : 0
Type           : Signed Integer

Parameter Name : inDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : inChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inErrorWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : inUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : inUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : inReadyLatency
Value          : 0
Type           : Signed Integer

Parameter Name : outDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : outChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : outErrorWidth
Value          : 1
Type           : Signed Integer

Parameter Name : outUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : outUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : outUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : outReadyLatency
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter_004 ;
+--------------------------------------------------------------------------------+
Parameter Name : inBitsPerSymbol
Value          : 34
Type           : Signed Integer

Parameter Name : inUsePackets
Value          : 0
Type           : Signed Integer

Parameter Name : inDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : inChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inErrorWidth
Value          : 0
Type           : Signed Integer

Parameter Name : inUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : inUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : inUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : inReadyLatency
Value          : 0
Type           : Signed Integer

Parameter Name : outDataWidth
Value          : 34
Type           : Signed Integer

Parameter Name : outChannelWidth
Value          : 0
Type           : Signed Integer

Parameter Name : outErrorWidth
Value          : 1
Type           : Signed Integer

Parameter Name : outUseEmptyPort
Value          : 0
Type           : Signed Integer

Parameter Name : outUseValid
Value          : 1
Type           : Signed Integer

Parameter Name : outUseReady
Value          : 1
Type           : Signed Integer

Parameter Name : outReadyLatency
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_RESET_INPUTS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN0
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN1
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN2
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN3
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN4
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN5
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN6
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN7
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN8
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN9
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN10
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN11
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN12
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN13
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN14
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN15
Value          : 0
Type           : Signed Integer

Parameter Name : OUTPUT_RESET_SYNC_EDGES
Value          : deassert
Type           : String

Parameter Name : SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : RESET_REQUEST_PRESENT
Value          : 0
Type           : Signed Integer

Parameter Name : RESET_REQ_WAIT_TIME
Value          : 1
Type           : Signed Integer

Parameter Name : MIN_RST_ASSERTION_TIME
Value          : 3
Type           : Signed Integer

Parameter Name : RESET_REQ_EARLY_DSRT_TIME
Value          : 1
Type           : Signed Integer

Parameter Name : ADAPT_RESET_REQUEST
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+--------------------------------------------------------------------------------+
Parameter Name : ASYNC_RESET
Value          : 1
Type           : Unsigned Binary

Parameter Name : DEPTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+--------------------------------------------------------------------------------+
Parameter Name : ASYNC_RESET
Value          : 0
Type           : Signed Integer

Parameter Name : DEPTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_001 ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_RESET_INPUTS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN0
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN1
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN2
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN3
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN4
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN5
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN6
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN7
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN8
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN9
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN10
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN11
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN12
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN13
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN14
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN15
Value          : 0
Type           : Signed Integer

Parameter Name : OUTPUT_RESET_SYNC_EDGES
Value          : deassert
Type           : String

Parameter Name : SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : RESET_REQUEST_PRESENT
Value          : 0
Type           : Signed Integer

Parameter Name : RESET_REQ_WAIT_TIME
Value          : 1
Type           : Signed Integer

Parameter Name : MIN_RST_ASSERTION_TIME
Value          : 3
Type           : Signed Integer

Parameter Name : RESET_REQ_EARLY_DSRT_TIME
Value          : 1
Type           : Signed Integer

Parameter Name : ADAPT_RESET_REQUEST
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+--------------------------------------------------------------------------------+
Parameter Name : ASYNC_RESET
Value          : 1
Type           : Unsigned Binary

Parameter Name : DEPTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+--------------------------------------------------------------------------------+
Parameter Name : ASYNC_RESET
Value          : 0
Type           : Signed Integer

Parameter Name : DEPTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_002 ;
+--------------------------------------------------------------------------------+
Parameter Name : NUM_RESET_INPUTS
Value          : 1
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN0
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN1
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN2
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN3
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN4
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN5
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN6
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN7
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN8
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN9
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN10
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN11
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN12
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN13
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN14
Value          : 0
Type           : Signed Integer

Parameter Name : USE_RESET_REQUEST_IN15
Value          : 0
Type           : Signed Integer

Parameter Name : OUTPUT_RESET_SYNC_EDGES
Value          : deassert
Type           : String

Parameter Name : SYNC_DEPTH
Value          : 2
Type           : Signed Integer

Parameter Name : RESET_REQUEST_PRESENT
Value          : 0
Type           : Signed Integer

Parameter Name : RESET_REQ_WAIT_TIME
Value          : 1
Type           : Signed Integer

Parameter Name : MIN_RST_ASSERTION_TIME
Value          : 3
Type           : Signed Integer

Parameter Name : RESET_REQ_EARLY_DSRT_TIME
Value          : 1
Type           : Signed Integer

Parameter Name : ADAPT_RESET_REQUEST
Value          : 0
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+--------------------------------------------------------------------------------+
Parameter Name : ASYNC_RESET
Value          : 1
Type           : Unsigned Binary

Parameter Name : DEPTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QSYS_lab4:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+--------------------------------------------------------------------------------+
Parameter Name : ASYNC_RESET
Value          : 0
Type           : Signed Integer

Parameter Name : DEPTH
Value          : 2
Type           : Signed Integer
+--------------------------------------------------------------------------------+

Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                        ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                      ;
; Entity Instance            ; QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                             ;
;     -- LPM_WIDTH           ; 33                                                                                                     ;
;     -- LPM_NUMWORDS        ; 1924                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                     ;
+----------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
; Entity Instance                           ; QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 51                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 51                                                                                                                                                                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller_002" ;
+--------------------------------------------------------------------------------+
Port     : reset_req
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : reset_req_in0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in6
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in6
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in7
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in7
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in8
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in8
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in9
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in9
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in10
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in10
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in11
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in11
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in12
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in12
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in13
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in13
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in14
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in14
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in15
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in15
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller_001" ;
+--------------------------------------------------------------------------------+
Port     : reset_req
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : reset_req_in0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in6
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in6
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in7
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in7
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in8
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in8
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in9
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in9
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in10
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in10
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in11
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in11
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in12
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in12
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in13
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in13
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in14
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in14
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in15
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in15
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+--------------------------------------------------------------------------------+
Port     : reset_in
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|altera_reset_controller:rst_controller" ;
+--------------------------------------------------------------------------------+
Port     : reset_req
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : reset_req_in0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in6
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in6
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in7
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in7
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in8
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in8
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in9
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in9
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in10
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in10
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in11
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in11
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in12
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in12
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in13
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in13
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in14
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in14
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_in15
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset_req_in15
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_irq_mapper_001:irq_mapper_001" ;
+--------------------------------------------------------------------------------+
Port     : clk
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : reset
Type     : Input
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_irq_mapper:irq_mapper"       ;
+--------------------------------------------------------------------------------+
Port     : clk
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : reset
Type     : Input
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+--------------------------------------------------------------------------------+
Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+--------------------------------------------------------------------------------+
Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+--------------------------------------------------------------------------------+
Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+--------------------------------------------------------------------------------+
Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+--------------------------------------------------------------------------------+
Port     : b[9..1]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[0]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : sum
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+--------------------------------------------------------------------------------+
Port     : b[3..2]
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[6..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[6..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[6..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[6..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+--------------------------------------------------------------------------------+
Port     : cin
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[6..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+--------------------------------------------------------------------------------+
Port     : d[6..3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : d[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : d[2]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------------------------------------------------------------------------+
Port     : clk
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_valid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_sop
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_eop
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_ready
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : out_data[22..21]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+--------------------------------------------------------------------------------+
Port     : default_destination_id
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : default_src_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------------------------------------------------------------------+
Port     : default_wr_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : default_rd_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:leds_s1_agent" ;
+--------------------------------------------------------------------------------+
Port     : m0_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : m0_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rdata_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:switches_s1_agent" ;
+--------------------------------------------------------------------------------+
Port     : m0_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : m0_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+--------------------------------------------------------------------------------+
Port     : m0_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : m0_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent" ;
+--------------------------------------------------------------------------------+
Port     : m0_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : m0_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+--------------------------------------------------------------------------------+
Port     : m0_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : m0_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+--------------------------------------------------------------------------------+
Port     : out_data[22..21]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+--------------------------------------------------------------------------------+
Port     : awuser
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : aruser
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : awqos
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : arqos
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : awregion
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : arregion
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : wuser
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : ruser
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : buser
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:leds_s1_translator" ;
+--------------------------------------------------------------------------------+
Port     : av_read
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_begintransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_beginbursttransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_burstcount
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_byteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_readdatavalid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_waitrequest
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writebyteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_lock
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_clken
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_clken
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_debugaccess
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_outputenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : uav_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator" ;
+--------------------------------------------------------------------------------+
Port     : av_write
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_read
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writedata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_begintransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_beginbursttransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_burstcount
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_byteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_readdatavalid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_waitrequest
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writebyteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_lock
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_chipselect
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_clken
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_clken
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_debugaccess
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_outputenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : uav_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+--------------------------------------------------------------------------------+
Port     : av_write
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_read
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writedata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_begintransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_beginbursttransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_burstcount
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_byteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_readdatavalid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_waitrequest
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writebyteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_lock
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_chipselect
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_clken
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_clken
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_debugaccess
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_outputenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : uav_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator" ;
+--------------------------------------------------------------------------------+
Port     : av_begintransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_beginbursttransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_burstcount
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_byteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_readdatavalid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_waitrequest
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writebyteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_lock
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_chipselect
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_clken
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_clken
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_debugaccess
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_outputenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : uav_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------------------------------------------------------------+
Port     : av_begintransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_beginbursttransfer
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_burstcount
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_byteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_readdatavalid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writebyteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_lock
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_clken
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_clken
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_debugaccess
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_outputenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : uav_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+--------------------------------------------------------------------------------+
Port     : b[3..1]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[0]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : sum
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[10..9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[9..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[9..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[10..9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[9..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[10..9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[9..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+--------------------------------------------------------------------------------+
Port     : cin
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+--------------------------------------------------------------------------------+
Port     : a[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : b[10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : diff[9..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+--------------------------------------------------------------------------------+
Port     : d[9..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : d[3..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : d[4]
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------------------------------------------------------------------------+
Port     : clk
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : reset
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_valid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_sop
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_eop
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_ready
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : out_data[35..32]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------------------------------------------------------------------+
Port     : default_destination_id
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : default_wr_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : default_rd_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------------------------------------------------------------------+
Port     : default_src_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : out_data[225..224]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : out_data[127..0]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : out_data[211]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : out_valid
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------------------------------------------------------------------+
Port     : out_data[225..224]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : out_data[211]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : csr_address
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : almost_full_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : almost_empty_data
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_startofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : in_endofpacket
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_startofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : out_endofpacket
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_empty
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_empty
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_error
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_error
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : in_channel
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_channel
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+--------------------------------------------------------------------------------+
Port     : in_data[44..35]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : out_data[35..32]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : in_valid
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : in_sop
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : in_eop
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : out_ready
Type     : Input
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" ;
+--------------------------------------------------------------------------------+
Port     : awqos
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : awregion
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : wuser
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : buser
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : arqos
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : arregion
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : ruser
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent" ;
+--------------------------------------------------------------------------------+
Port     : av_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator" ;
+--------------------------------------------------------------------------------+
Port     : av_byteenable
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : av_beginbursttransfer
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_begintransfer
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_chipselect
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_write
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writedata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_lock
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_debugaccess
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : uav_clken
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_clken
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : uav_response
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_response
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : uav_writeresponsevalid
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : av_writeresponsevalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i" ;
+--------------------------------------------------------------------------------+
Port     : fboutclk
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : fbclk
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : refclk1
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : phase_en
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : updn
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : num_phase_shifts
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : scanclk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : cntsel
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : reconfig_to_pll
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : extswitch
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : adjpllin
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : cclk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : phase_done
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : reconfig_from_pll
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : activeclk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : clkbad
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : phout
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : lvds_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : loaden
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : extclk_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : cascade_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : zdbfbclk
Type     : Bidir
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1"                 ;
+--------------------------------------------------------------------------------+
Port     : locked
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i" ;
+--------------------------------------------------------------------------------+
Port     : fboutclk
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : fbclk
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : refclk1
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : phase_en
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : updn
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : num_phase_shifts
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : scanclk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : cntsel
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : reconfig_to_pll
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : extswitch
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : adjpllin
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : cclk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : phase_done
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : reconfig_from_pll
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : activeclk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : clkbad
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : phout
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : lvds_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : loaden
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : extclk_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : cascade_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : zdbfbclk
Type     : Bidir
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0"                 ;
+--------------------------------------------------------------------------------+
Port     : locked
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0"     ;
+--------------------------------------------------------------------------------+
Port     : dataavailable
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : readyfordata
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+--------------------------------------------------------------------------------+
Port     : local_init_done
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_cal_success
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_cal_fail
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : afi_init_req
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : afi_cal_req
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : afi_seq_busy
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : afi_ctl_refresh_done
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : afi_ctl_long_idle
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : mp_cmd_clk_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_cmd_reset_n_0
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_cmd_clk_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_cmd_reset_n_1
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_cmd_clk_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_cmd_reset_n_2
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_cmd_clk_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_cmd_reset_n_3
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_cmd_clk_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_cmd_reset_n_4
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_cmd_clk_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_cmd_reset_n_5
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_rfifo_clk_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_rfifo_reset_n_0
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_wfifo_clk_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_wfifo_reset_n_0
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_rfifo_clk_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_rfifo_reset_n_1
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_wfifo_clk_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_wfifo_reset_n_1
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_rfifo_clk_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_rfifo_reset_n_2
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_wfifo_clk_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_wfifo_reset_n_2
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_rfifo_clk_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_rfifo_reset_n_3
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : mp_wfifo_clk_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : mp_wfifo_reset_n_3
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : csr_clk
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_reset_n
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : avl_ready_0
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_burstbegin_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_addr_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_rdata_valid_0
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_rdata_0
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_wdata_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_be_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_read_req_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_write_req_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_size_0
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_ready_1
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_burstbegin_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_addr_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_rdata_valid_1
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_rdata_1
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_wdata_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_be_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_read_req_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_write_req_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_size_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_ready_2
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_burstbegin_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_addr_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_rdata_valid_2
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_rdata_2
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_wdata_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_be_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_read_req_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_write_req_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_size_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_ready_3
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_burstbegin_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_addr_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_rdata_valid_3
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_rdata_3
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_wdata_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_be_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_read_req_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_write_req_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_size_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_ready_4
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_burstbegin_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_addr_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_rdata_valid_4
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_rdata_4
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_wdata_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_be_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_read_req_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_write_req_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_size_4
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_ready_5
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_burstbegin_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_addr_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_rdata_valid_5
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_rdata_5
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_wdata_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_be_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_read_req_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_write_req_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : avl_size_5
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_write_req
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_read_req
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_waitrequest
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_addr
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_be
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_wdata
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : csr_rdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : csr_rdata_valid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_multicast
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_refresh_req
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_refresh_chip
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_refresh_ack
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_self_rfsh_req
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_self_rfsh_chip
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_self_rfsh_ack
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_deep_powerdn_req
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_deep_powerdn_chip
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : local_deep_powerdn_ack
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_powerdn_ack
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : local_priority
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : bonding_in_1
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : bonding_in_2
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : bonding_in_3
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : bonding_out_1
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : bonding_out_2
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : bonding_out_3
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : ctl_init_req
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : local_sts_ctl_empty
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+--------------------------------------------------------------------------------+
Port     : dll_offsetdelay_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : capture_strobe_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : capture_strobe_n_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : capture_strobe_ena
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : output_strobe_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : output_strobe_n_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : dr_clock_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : read_data_in
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : write_data_out
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------------------------------------------------------------------+
Port     : capture_strobe_out
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+--------------------------------------------------------------------------------+
Port     : halfratebypass
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+--------------------------------------------------------------------------------+
Port     : halfratebypass
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+--------------------------------------------------------------------------------+
Port     : halfratebypass
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+--------------------------------------------------------------------------------+
Port     : halfratebypass
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+--------------------------------------------------------------------------------+
Port     : afi_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : avl_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : adc_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+--------------------------------------------------------------------------------+
Port     : phy_ddio_address
Type     : Input
Severity : Warning
Details  : Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : phy_ddio_cs_n
Type     : Input
Severity : Warning
Details  : Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : phy_ddio_cke
Type     : Input
Severity : Warning
Details  : Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : phy_ddio_odt
Type     : Input
Severity : Warning
Details  : Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+--------------------------------------------------------------------------------+
Port     : phy_ddio_dmdout
Type     : Input
Severity : Warning
Details  : Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.

Port     : seq_read_latency_counter
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : seq_read_increment_vfifo_fr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : seq_read_increment_vfifo_hr
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------------------------------------------------------------------------------+
Port     : hr_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+--------------------------------------------------------------------------------+
Port     : afi_reset_export_n
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_clk
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_reset_n
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : scc_clk
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : scc_reset_n
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_address
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : avl_write
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : avl_writedata
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : avl_read
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : avl_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : avl_waitrequest
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : scc_data
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : scc_dqs_ena
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : scc_dqs_io_ena
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : scc_dq_ena
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : scc_dm_ena
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : capture_strobe_tracking
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : scc_upd
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : csr_soft_reset_req
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intaddrdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intbadout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intcasndout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intckdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intckedout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intckndout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intcsndout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdmdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqdin
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : io_intdqdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqoe
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqsbdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqsboe
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqsdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqslogicdqsena
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqslogicfiforeset
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqslogicincrdataen
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqslogicincwrptr
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqslogicoct
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqslogicrdatavalid
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : io_intdqslogicreadlatency
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intdqsoe
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intodtdout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intrasndout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intresetndout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intwendout
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : io_intafirlat
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : io_intafiwlat
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : phy_clk
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : phy_reset_n
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+--------------------------------------------------------------------------------+
Port     : pll_ref_clk
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : global_reset_n
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : soft_reset_n
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0"                 ;
+--------------------------------------------------------------------------------+
Port     : f2h_boot_from_fpga_ready
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : f2h_boot_from_fpga_on_failure
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWID
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWADDR
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWLEN
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWSIZE
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWBURST
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWLOCK
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWCACHE
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWPROT
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWVALID
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_AWREADY
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_WID
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_WDATA
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_WSTRB
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_WLAST
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_WVALID
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_WREADY
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_BID
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_BRESP
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_BVALID
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_BREADY
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARID
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARADDR
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARLEN
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARSIZE
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARBURST
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARLOCK
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARCACHE
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARPROT
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARVALID
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_ARREADY
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_RID
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_RDATA
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_RRESP
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_RLAST
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_RVALID
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : h2f_RREADY
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter" ;
+--------------------------------------------------------------------------------+
Port     : enable
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : synced
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave" ;
+--------------------------------------------------------------------------------+
Port     : clear_enable
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : triggers
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[575..452]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[447..432]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[415..400]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[383..352]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[255..228]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[223..208]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[191..176]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[159..128]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[31..1]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers_in
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : registers_write
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave" ;
+--------------------------------------------------------------------------------+
Port     : triggers
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[127..114]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[95..84]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers[63..36]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : registers_in
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : registers_write
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor" ;
+--------------------------------------------------------------------------------+
Port     : pull
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : discard
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_one_bit_delay:\single_clock_gen:wrreq_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" ;
+--------------------------------------------------------------------------------+
Port     : full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : rdusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock" ;
+--------------------------------------------------------------------------------+
Port     : outena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" ;
+--------------------------------------------------------------------------------+
Port     : outena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo" ;
+--------------------------------------------------------------------------------+
Port     : wrusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : rdusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock" ;
+--------------------------------------------------------------------------------+
Port     : outena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" ;
+--------------------------------------------------------------------------------+
Port     : outena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo" ;
+--------------------------------------------------------------------------------+
Port     : rdena
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : wrena
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : wrusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : rdusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo" ;
+--------------------------------------------------------------------------------+
Port     : wrusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : rdusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer" ;
+--------------------------------------------------------------------------------+
Port     : ena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock" ;
+--------------------------------------------------------------------------------+
Port     : outena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock" ;
+--------------------------------------------------------------------------------+
Port     : outena
Type     : Input
Severity : Info
Details  : Stuck at VCC
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo" ;
+--------------------------------------------------------------------------------+
Port     : wrena
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_full
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : rdusedw
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : almost_empty
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo" ;
+--------------------------------------------------------------------------------+
Port     : ready
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : cenable
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : wdata
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : wenable
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : wenable_en
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : renable
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : activeirqs
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_byteenable
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : av_interrupt
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : stall_command
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : stall_write
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : stall_read
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master" ;
+--------------------------------------------------------------------------------+
Port     : cmd_write_instead_of_read
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : cmd_burst_instead_of_single_op
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : av_writedata
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : av_write
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc" ;
+--------------------------------------------------------------------------------+
Port     : control_av_address
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : control_av_read
Type     : Input
Severity : Info
Details  : Explicitly unconnected

Port     : control_av_readdata
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0"       ;
+--------------------------------------------------------------------------------+
Port     : slave_irq
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo" ;
+--------------------------------------------------------------------------------+
Port     : wrfull
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync" ;
+--------------------------------------------------------------------------------+
Port     : data_out[1]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter" ;
+--------------------------------------------------------------------------------+
Port     : max_count
Type     : Input
Severity : Warning
Details  : Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : reset_value
Type     : Input
Severity : Warning
Details  : Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : enable_ticks
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : enable_count
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : start_count
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : cp_ticks
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter" ;
+--------------------------------------------------------------------------------+
Port     : max_count
Type     : Input
Severity : Warning
Details  : Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : reset_value
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : reset_value[11..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : cp_ticks
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync" ;
+--------------------------------------------------------------------------------+
Port     : ack_in
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode" ;
+--------------------------------------------------------------------------------+
Port     : trs
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : trs[1..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : trs[3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : trs[2]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_interlaced
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_interlaced[-1]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_serial_output
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_sample_count_f0
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_sample_count_f0[15..11]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_sample_count_f0[9..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_sample_count_f0[10]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_line_count_f0
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_line_count_f0[9..8]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_line_count_f0[15..10]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_line_count_f0[7..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_sample_count_f1
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_sample_count_f1[15..11]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_sample_count_f1[9..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_sample_count_f1[10]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_line_count_f1
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_line_count_f1[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_front_porch
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_h_front_porch[4..3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_h_front_porch[15..5]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_front_porch[2..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_sync_length
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_h_sync_length[15..8]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_sync_length[6..4]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_sync_length[2..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_sync_length[7]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_h_sync_length[3]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_h_blank
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_h_blank[15..9]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_blank[5..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_blank[8]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_h_blank[7]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_h_blank[6]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_v_front_porch
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v_front_porch[1..0]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_v_front_porch[15..2]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v_sync_length
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v_sync_length[2..1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_v_sync_length[15..3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v_sync_length[0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v_blank
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v_blank[2..1]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_v_blank[15..6]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v_blank[4..3]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v_blank[5]
Type     : Input
Severity : Info
Details  : Stuck at VCC

Port     : is_v_blank[0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v1_front_porch
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v1_front_porch[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v1_sync_length
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v1_sync_length[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v1_blank
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v1_blank[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_ap_line
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_ap_line[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v1_rising_edge
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v1_rising_edge[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_f_rising_edge
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_f_rising_edge[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_f_falling_edge
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_f_falling_edge[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_anc_line
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_anc_line[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : is_v1_anc_line
Type     : Input
Severity : Warning
Details  : Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts.

Port     : is_v1_anc_line[15..0]
Type     : Input
Severity : Info
Details  : Stuck at GND

Port     : total_line_count_f0_nxt
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : total_line_count_f1_nxt
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks" ;
+--------------------------------------------------------------------------------+
Port     : dirty_modes
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : v_total_minus_one[15..12]
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : ap_line
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : ap_line_end
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : sav
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : sof_sample
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : sof_line
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : sof_subsample
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : vcoclk_divider_value
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlocked_sync" ;
+--------------------------------------------------------------------------------+
Port     : data_in
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync" ;
+--------------------------------------------------------------------------------+
Port     : ack_in
Type     : Input
Severity : Info
Details  : Stuck at GND
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"    ;
+--------------------------------------------------------------------------------+
Port     : vid_ln
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : vid_trs
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : vid_std
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : vid_mode_change
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : vid_sof
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : vid_sof_locked
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : vid_vcoclk_div
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : av_address
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : av_read
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : av_readdata
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : av_write
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : av_writedata
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : av_waitrequest
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.

Port     : sof
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : sof_locked
Type     : Input
Severity : Warning
Details  : Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.

Port     : status_update_int
Type     : Output
Severity : Warning
Details  : Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "QSYS_lab4:u0"                                       ;
+--------------------------------------------------------------------------------+
Port     : alt_vip_itc_0_clocked_video_vid_data
Type     : Output
Severity : Warning
Details  : Output or bidir port (32 bits) is wider than the port expression (24 bits) it drives; bit(s) "alt_vip_itc_0_clocked_video_vid_data[31..24]" have no fanouts

Port     : alt_vip_itc_0_clocked_video_underflow
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : alt_vip_itc_0_clocked_video_vid_datavalid
Type     : Output
Severity : Info
Details  : Connected to dangling logic. Logic that only feeds a dangling port will be removed.

Port     : alt_vip_itc_0_clocked_video_vid_f
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : alt_vip_itc_0_clocked_video_vid_h
Type     : Output
Severity : Info
Details  : Explicitly unconnected

Port     : alt_vip_itc_0_clocked_video_vid_v
Type     : Output
Severity : Info
Details  : Explicitly unconnected
+--------------------------------------------------------------------------------+



+-------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition         ;
+-----------------------------------------------------+-------+
; Type                                                ; Count ;
+-----------------------------------------------------+-------+
; arriav_ff                                           ; 3561  ;
;     CLR                                             ; 929   ;
;     CLR SCLR                                        ; 26    ;
;     CLR SLD                                         ; 62    ;
;     ENA                                             ; 70    ;
;     ENA CLR                                         ; 1878  ;
;     ENA CLR SCLR                                    ; 190   ;
;     ENA CLR SCLR SLD                                ; 96    ;
;     ENA CLR SLD                                     ; 282   ;
;     ENA SCLR                                        ; 28    ;
; arriav_hps_interface_boot_from_fpga                 ; 1     ;
; arriav_hps_interface_clocks_resets                  ; 1     ;
; arriav_hps_interface_dbg_apb                        ; 1     ;
; arriav_hps_interface_fpga2hps                       ; 1     ;
; arriav_hps_interface_fpga2sdram                     ; 1     ;
; arriav_hps_interface_hps2fpga                       ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight          ; 1     ;
; arriav_hps_interface_interrupts                     ; 1     ;
; arriav_hps_interface_tpiu_trace                     ; 1     ;
; arriav_io_obuf                                      ; 16    ;
; arriav_lcell_comb                                   ; 2993  ;
;     arith                                           ; 346   ;
;         0 data inputs                               ; 4     ;
;         1 data inputs                               ; 192   ;
;         2 data inputs                               ; 51    ;
;         3 data inputs                               ; 41    ;
;         4 data inputs                               ; 50    ;
;         5 data inputs                               ; 8     ;
;     extend                                          ; 19    ;
;         7 data inputs                               ; 19    ;
;     normal                                          ; 2565  ;
;         0 data inputs                               ; 2     ;
;         1 data inputs                               ; 61    ;
;         2 data inputs                               ; 496   ;
;         3 data inputs                               ; 583   ;
;         4 data inputs                               ; 504   ;
;         5 data inputs                               ; 340   ;
;         6 data inputs                               ; 579   ;
;     shared                                          ; 63    ;
;         0 data inputs                               ; 1     ;
;         1 data inputs                               ; 11    ;
;         2 data inputs                               ; 43    ;
;         3 data inputs                               ; 7     ;
;         4 data inputs                               ; 1     ;
; blackbox                                            ; 1     ;
;                 SYS_lab4_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                       ; 254   ;
; generic_pll                                         ; 2     ;
; stratixv_ram_block                                  ; 216   ;
;                                                     ;       ;
; Max LUT depth                                       ; 11.20 ;
; Average LUT depth                                   ; 2.47  ;
+-----------------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition QSYS_lab4_hps_0_hps_io_border:border ;
+------------------------------------+-------------------------------------------------+
; Type                               ; Count                                           ;
+------------------------------------+-------------------------------------------------+
; arriav_clk_phase_select            ; 46                                              ;
; arriav_ddio_in                     ; 32                                              ;
; arriav_ddio_oe                     ; 4                                               ;
; arriav_ddio_out                    ; 252                                             ;
; arriav_delay_chain                 ; 124                                             ;
; arriav_dll                         ; 1                                               ;
; arriav_dqs_config                  ; 4                                               ;
; arriav_dqs_delay_chain             ; 4                                               ;
; arriav_dqs_enable_ctrl             ; 4                                               ;
; arriav_ff                          ; 36                                              ;
;     plain                          ; 36                                              ;
; arriav_hps_peripheral_sdmmc        ; 1                                               ;
; arriav_hps_peripheral_uart         ; 1                                               ;
; arriav_hps_peripheral_usb          ; 1                                               ;
; arriav_hps_sdram_pll               ; 1                                               ;
; arriav_io_config                   ; 40                                              ;
; arriav_io_ibuf                     ; 36                                              ;
; arriav_io_obuf                     ; 59                                              ;
; arriav_ir_fifo_userdes             ; 32                                              ;
; arriav_lcell_comb                  ; 1                                               ;
;     normal                         ; 1                                               ;
;         0 data inputs              ; 1                                               ;
; arriav_leveling_delay_chain        ; 40                                              ;
; arriav_lfifo                       ; 4                                               ;
; arriav_mem_phy                     ; 1                                               ;
; arriav_read_fifo_read_clock_select ; 32                                              ;
; arriav_vfifo                       ; 4                                               ;
; boundary_port                      ; 92                                              ;
; cyclonev_hmc                       ; 1                                               ;
; cyclonev_termination               ; 1                                               ;
; cyclonev_termination_logic         ; 1                                               ;
; stratixv_pseudo_diff_out           ; 5                                               ;
;                                    ;                                                 ;
; Max LUT depth                      ; 0.00                                            ;
; Average LUT depth                  ; 0.00                                            ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; Elapsed Time Per Partition                          ;
+--------------------------------------+--------------+
; Partition Name                       ; Elapsed Time ;
+--------------------------------------+--------------+
; Top                                  ; 00:00:22     ;
; QSYS_lab4_hps_0_hps_io_border:border ; 00:00:02     ;
+--------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sun Feb 28 16:02:27 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/qsys_lab4.v
    Info (12023): Found entity 1: QSYS_lab4
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_irq_mapper_001.sv
    Info (12023): Found entity 1: QSYS_lab4_irq_mapper_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_irq_mapper.sv
    Info (12023): Found entity 1: QSYS_lab4_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1.v
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 5 design units, including 5 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_router_002_default_decode
    Info (12023): Found entity 2: QSYS_lab4_mm_interconnect_1_router_002
Info (12021): Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_1_router_default_decode
    Info (12023): Found entity 2: QSYS_lab4_mm_interconnect_1_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0.v
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: QSYS_lab4_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: QSYS_lab4_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: QSYS_lab4_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/credit_producer.v
    Info (12023): Found entity 1: credit_producer
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_sysid_qsys_0.v
    Info (12023): Found entity 1: QSYS_lab4_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_switches.v
    Info (12023): Found entity 1: QSYS_lab4_switches
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_pll_1.v
    Info (12023): Found entity 1: QSYS_lab4_pll_1
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_pll_0.v
    Info (12023): Found entity 1: QSYS_lab4_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_leds.v
    Info (12023): Found entity 1: QSYS_lab4_leds
Info (12021): Found 5 design units, including 5 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_jtag_uart_0.v
    Info (12023): Found entity 1: QSYS_lab4_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: QSYS_lab4_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: QSYS_lab4_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: QSYS_lab4_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: QSYS_lab4_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0.v
    Info (12023): Found entity 1: QSYS_lab4_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_hps_io.v
    Info (12023): Found entity 1: QSYS_lab4_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: QSYS_lab4_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/qsys_lab4_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: QSYS_lab4_hps_0_fpga_interfaces
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v
    Info (12023): Found entity 1: alt_vipvfr131_vfr_control_packet_encoder
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_prc.v
    Info (12023): Found entity 1: alt_vipvfr131_prc
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v
    Info (12023): Found entity 1: alt_vipvfr131_prc_core
Warning (10238): Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master"
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v
    Info (12023): Found entity 1: alt_vipvfr131_prc_read_master
Info (12021): Found 2 design units, including 0 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_package (qsys_lab4)
    Info (12022): Found design unit 2: alt_vipvfr131_common_package-body
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_master
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v
    Info (12023): Found entity 1: alt_vipvfr131_common_unpack_data
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v
    Info (12023): Found entity 1: alt_vipvfr131_common_avalon_mm_slave
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v
    Info (12023): Found entity 1: alt_vipvfr131_common_stream_output
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_pulling_width_adapter
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_general_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_general_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_gray_clock_crosser
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_std_logic_vector_delay
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_one_bit_delay
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_logic_fifo
Info (12021): Found 2 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd
    Info (12022): Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl
    Info (12023): Found entity 1: alt_vipvfr131_common_ram_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter
Info (12021): Found 1 design units, including 1 entities, in source file qsys_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter
Info (12021): Found 1 design units, including 1 entities, in source file lab4.v
    Info (12023): Found entity 1: lab4
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Warning (10236): Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock"
Warning (10236): Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset"
Warning (10222): Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module "alt_vipitc131_common_frame_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "lab4" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at lab4.v(4) has no driver
Warning (10034): Output port "DRAM_BA" at lab4.v(5) has no driver
Warning (10034): Output port "HEX0" at lab4.v(16) has no driver
Warning (10034): Output port "HEX1" at lab4.v(17) has no driver
Warning (10034): Output port "HEX2" at lab4.v(18) has no driver
Warning (10034): Output port "HEX3" at lab4.v(19) has no driver
Warning (10034): Output port "HEX4" at lab4.v(20) has no driver
Warning (10034): Output port "HEX5" at lab4.v(21) has no driver
Warning (10034): Output port "DRAM_CAS_N" at lab4.v(6) has no driver
Warning (10034): Output port "DRAM_CKE" at lab4.v(7) has no driver
Warning (10034): Output port "DRAM_CLK" at lab4.v(8) has no driver
Warning (10034): Output port "DRAM_CS_N" at lab4.v(9) has no driver
Warning (10034): Output port "DRAM_LDQM" at lab4.v(11) has no driver
Warning (10034): Output port "DRAM_RAS_N" at lab4.v(12) has no driver
Warning (10034): Output port "DRAM_UDQM" at lab4.v(13) has no driver
Warning (10034): Output port "DRAM_WE_N" at lab4.v(14) has no driver
Info (12128): Elaborating entity "QSYS_lab4" for hierarchy "QSYS_lab4:u0"
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"
Warning (10036): Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object "start_of_vsync" assigned a value but never read
Warning (10270): Verilog HDL Case Statement warning at alt_vipitc131_IS2Vid.sv(1024): incomplete case statement has no default case item
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:enable_resync_sync"
Info (12128): Elaborating entity "alt_vipitc131_common_trigger_sync" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync"
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_control" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_control:control"
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_mode_banks" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks"
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_calculate_mode" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_mode_banks:mode_banks|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode"
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:h_counter"
Info (12128): Elaborating entity "alt_vipitc131_common_generic_count" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_generic_count:v_counter"
Info (12128): Elaborating entity "alt_vipitc131_common_sync" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_sync:genlock_enable_sync"
Info (12128): Elaborating entity "alt_vipitc131_common_fifo" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "1924"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_upq1.tdf
    Info (12023): Found entity 1: dcfifo_upq1
Info (12128): Elaborating entity "dcfifo_upq1" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_gray2bin_qab:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_pv6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|a_graycounter_ldc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf
    Info (12023): Found entity 1: altsyncram_us91
Info (12128): Elaborating entity "altsyncram_us91" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_3dc:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|dffpipe_qe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_re9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2e8
Info (12128): Elaborating entity "alt_synch_pipe_2e8" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|alt_synch_pipe_2e8:ws_dgrp|dffpipe_se9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7
Info (12128): Elaborating entity "mux_5r7" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "alt_vipitc131_IS2Vid_statemachine" for hierarchy "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_IS2Vid_statemachine:statemachine"
Info (12128): Elaborating entity "alt_vipvfr131_vfr" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0"
Info (12128): Elaborating entity "alt_vipvfr131_prc" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc"
Info (12128): Elaborating entity "alt_vipvfr131_prc_read_master" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master"
Info (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_bursting_master_fifo" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"
Warning (10445): VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10296): VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range
Warning (10296): VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range
Warning (10296): VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range
Warning (10631): VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "byte_enable[0]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[1]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[2]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[3]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[4]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[5]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[6]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[7]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[8]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[9]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[10]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[11]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[12]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[13]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[14]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (10041): Inferred latch for "byte_enable[15]" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)
Info (12128): Elaborating entity "alt_vipvfr131_common_general_fifo" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator"
Info (12128): Elaborating entity "alt_vipvfr131_common_gray_clock_crosser" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"
Info (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer"
Info (12128): Elaborating entity "alt_vipvfr131_common_one_bit_delay" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_one_bit_delay:rdreq_delayer"
Info (12128): Elaborating entity "alt_vipvfr131_common_ram_fifo" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kvr1.tdf
    Info (12023): Found entity 1: altsyncram_kvr1
Info (12128): Elaborating entity "altsyncram_kvr1" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_kvr1:auto_generated"
Warning (287013): Variable or input pin "data_b" is defined but never used.
Info (12128): Elaborating entity "alt_vipvfr131_common_general_fifo" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator"
Info (12128): Elaborating entity "alt_vipvfr131_common_gray_clock_crosser" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"
Warning (10445): VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range
Info (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer"
Info (12128): Elaborating entity "alt_vipvfr131_common_std_logic_vector_delay" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_std_logic_vector_delay:\dual_clock_gen:reads_this_write_cycle_delayer"
Info (12128): Elaborating entity "alt_vipvfr131_common_ram_fifo" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"
Warning (10036): Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read
Info (12128): Elaborating entity "altsyncram" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "51"
    Info (12134): Parameter "WIDTHAD_A" = "1"
    Info (12134): Parameter "NUMWORDS_A" = "2"
    Info (12134): Parameter "WIDTH_B" = "51"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "2"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "OUTDATA_REG_A" = "CLOCK0"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gor1.tdf
    Info (12023): Found entity 1: altsyncram_gor1
Info (12128): Elaborating entity "altsyncram_gor1" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated"
Warning (287013): Variable or input pin "data_b" is defined but never used.
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator"
Info (12128): Elaborating entity "alt_vipvfr131_common_logic_fifo" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo"
Info (12128): Elaborating entity "alt_vipvfr131_common_fifo_usedw_calculator" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator"
Info (12128): Elaborating entity "alt_vipvfr131_common_one_bit_delay" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer"
Info (12128): Elaborating entity "alt_vipvfr131_common_pulling_width_adapter" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"
Info (12128): Elaborating entity "alt_vipvfr131_prc_core" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"
Info (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_slave" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"
Warning (10240): Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)
Info (10041): Inferred latch for "interrupt_register[4]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[3]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[2]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (12128): Elaborating entity "alt_vipvfr131_vfr_controller" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_controller:controller"
Info (12128): Elaborating entity "alt_vipvfr131_common_avalon_mm_slave" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"
Warning (10240): Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)
Info (10041): Inferred latch for "interrupt_register[18]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[17]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[16]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[15]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[14]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[13]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[12]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[11]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[10]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[9]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[8]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[7]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[6]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[5]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[4]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[3]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (10041): Inferred latch for "interrupt_register[2]" at alt_vipvfr131_common_avalon_mm_slave.v(45)
Info (12128): Elaborating entity "alt_vipvfr131_vfr_control_packet_encoder" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"
Warning (10240): Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)
Warning (10030): Net "control_header_state[7..5]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "control_header_state[3..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "control_header_data[7..5]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "control_header_data[3..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "control_data[4]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[5]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[6]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[7]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[12]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[13]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[14]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[15]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[20]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[21]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[22]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[23]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[28]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[29]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[30]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[31]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[36]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[37]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[38]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[39]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[44]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[45]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[46]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[47]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[52]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[53]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[54]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[55]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[60]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[61]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[62]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[63]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[68]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[69]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[70]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[71]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[72]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[73]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[74]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[75]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[76]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[77]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[78]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[79]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[80]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[81]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[82]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[83]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[84]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[85]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[86]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[87]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[88]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[89]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[90]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[91]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[92]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[93]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[94]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (10041): Inferred latch for "control_data[95]" at alt_vipvfr131_vfr_control_packet_encoder.v(62)
Info (12128): Elaborating entity "alt_vipvfr131_common_stream_output" for hierarchy "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_stream_output:outputter"
Info (12128): Elaborating entity "QSYS_lab4_hps_0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0"
Info (12128): Elaborating entity "QSYS_lab4_hps_0_fpga_interfaces" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "QSYS_lab4_hps_0_hps_io" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "QSYS_lab4_hps_0_hps_io_border" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "QSYS_lab4:u0|QSYS_lab4_hps_0:hps_0|QSYS_lab4_hps_0_hps_io:hps_io|QSYS_lab4_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "QSYS_lab4_jtag_uart_0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "QSYS_lab4_jtag_uart_0_scfifo_w" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf
    Info (12023): Found entity 1: a_dpfifo_a891
Info (12128): Elaborating entity "a_dpfifo_a891" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf
    Info (12023): Found entity 1: dpram_7s81
Info (12128): Elaborating entity "dpram_7s81" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf
    Info (12023): Found entity 1: altsyncram_b8s1
Info (12128): Elaborating entity "altsyncram_b8s1" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_w:the_QSYS_lab4_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count"
Info (12128): Elaborating entity "QSYS_lab4_jtag_uart_0_scfifo_r" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|QSYS_lab4_jtag_uart_0_scfifo_r:the_QSYS_lab4_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:QSYS_lab4_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "QSYS_lab4_leds" for hierarchy "QSYS_lab4:u0|QSYS_lab4_leds:leds"
Info (12128): Elaborating entity "QSYS_lab4_pll_0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0"
Info (12128): Elaborating entity "altera_pll" for hierarchy "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|QSYS_lab4_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "130.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "QSYS_lab4_pll_1" for hierarchy "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1"
Info (12128): Elaborating entity "altera_pll" for hierarchy "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|QSYS_lab4_pll_1:pll_1|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "QSYS_lab4_switches" for hierarchy "QSYS_lab4:u0|QSYS_lab4_switches:switches"
Info (12128): Elaborating entity "QSYS_lab4_sysid_qsys_0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent"
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_router" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router"
Warning (10036): Verilog HDL or VHDL warning at QSYS_lab4_mm_interconnect_0_router.sv(154): object "address" assigned a value but never read
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_router_default_decode" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router:router|QSYS_lab4_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_router_001" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_router_001_default_decode" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_router_001:router_001|QSYS_lab4_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:alt_vip_vfr_0_avalon_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (9)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_0_f2h_axi_slave_wr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_cmd_demux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_cmd_mux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_rsp_demux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_0_rsp_mux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_0:mm_interconnect_0|QSYS_lab4_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:switches_s1_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_router" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_router_default_decode" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router:router|QSYS_lab4_mm_interconnect_1_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_router_002" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_router_002_default_decode" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_router_002:router_002|QSYS_lab4_mm_interconnect_1_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_cmd_demux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_cmd_mux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_rsp_demux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_rsp_demux_001" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_rsp_mux" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer"
Info (12130): Elaborated megafunction instantiation "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer"
Info (12133): Instantiated megafunction "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_avalon_st_adapter" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "QSYS_lab4:u0|QSYS_lab4_mm_interconnect_1:mm_interconnect_1|QSYS_lab4_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "QSYS_lab4_irq_mapper" for hierarchy "QSYS_lab4:u0|QSYS_lab4_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "QSYS_lab4_irq_mapper_001" for hierarchy "QSYS_lab4:u0|QSYS_lab4_irq_mapper_001:irq_mapper_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "QSYS_lab4:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "QSYS_lab4:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.02.28.16:03:23 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gor1:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[25]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[26]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[27]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[28]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[29]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[30]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[31]"
        Warning (14320): Synthesized away node "QSYS_lab4:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0|alt_vipitc131_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_upq1:auto_generated|altsyncram_us91:fifo_ram|q_b[32]"
Warning (12241): 45 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth"
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth"
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth"
    Warning (13010): Node "HPS_SD_CMD~synth"
    Warning (13010): Node "HPS_SD_DATA[0]~synth"
    Warning (13010): Node "HPS_SD_DATA[1]~synth"
    Warning (13010): Node "HPS_SD_DATA[2]~synth"
    Warning (13010): Node "HPS_SD_DATA[3]~synth"
    Warning (13010): Node "HPS_USB_DATA[0]~synth"
    Warning (13010): Node "HPS_USB_DATA[1]~synth"
    Warning (13010): Node "HPS_USB_DATA[2]~synth"
    Warning (13010): Node "HPS_USB_DATA[3]~synth"
    Warning (13010): Node "HPS_USB_DATA[4]~synth"
    Warning (13010): Node "HPS_USB_DATA[5]~synth"
    Warning (13010): Node "HPS_USB_DATA[6]~synth"
    Warning (13010): Node "HPS_USB_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 351 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "QSYS_lab4_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/output_files/lab4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 24 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 6754 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 139 output pins
    Info (21060): Implemented 69 bidirectional pins
    Info (21061): Implemented 5659 logic cells
    Info (21064): Implemented 216 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 251 warnings
    Info: Peak virtual memory: 1076 megabytes
    Info: Processing ended: Sun Feb 28 16:08:48 2016
    Info: Elapsed time: 00:06:21
    Info: Total CPU time (on all processors): 00:07:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/output_files/lab4.map.smsg.


