$date
	Thu Nov  3 10:55:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 5 ! Q [4:0] $end
$var reg 1 " clk $end
$var reg 5 # w [4:0] $end
$scope module q4 $end
$var wire 1 " clk $end
$var wire 5 $ w [4:0] $end
$var wire 5 % Q [4:0] $end
$scope module stage0 $end
$var wire 1 " clk $end
$var wire 1 & d $end
$var reg 1 ' q $end
$upscope $end
$scope module stage1 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var reg 1 ) q $end
$upscope $end
$scope module stage2 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var reg 1 + q $end
$upscope $end
$scope module stage3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var reg 1 - q $end
$upscope $end
$scope module stage4 $end
$var wire 1 " clk $end
$var wire 1 . d $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
1.
0-
0,
0+
0*
0)
0(
1'
1&
b10001 %
b10001 $
b10001 #
0"
b10001 !
$end
#20
1"
#40
0"
#60
1"
#80
