{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466671337774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466671337775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:42:17 2016 " "Processing started: Thu Jun 23 16:42:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466671337775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466671337775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CtrlBox -c CtrlBox " "Command: quartus_map --read_settings_files=on --write_settings_files=off CtrlBox -c CtrlBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466671337775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1466671338132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_jitter.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_jitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_jitter " "Found entity 1: switch_jitter" {  } { { "switch_jitter.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/switch_jitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_data.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_data " "Found entity 1: i2c_data" {  } { { "i2c_data.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emc.v 1 1 " "Found 1 design units, including 1 entities, in source file emc.v" { { "Info" "ISGN_ENTITY_NAME" "1 emc " "Found entity 1: emc" {  } { { "emc.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/emc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlbox.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 CtrlBox " "Found entity 1: CtrlBox" {  } { { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338193 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "before trigger_singal_generator.v(117) " "Verilog HDL Declaration warning at trigger_singal_generator.v(117): \"before\" is SystemVerilog-2005 keyword" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 117 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1466671338195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_singal_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file trigger_singal_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_singal_generator " "Found entity 1: trigger_singal_generator" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RTC " "Found entity 1: RTC" {  } { { "RTC.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/RTC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_generation " "Found entity 1: pulse_generation" {  } { { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_generation " "Found entity 1: pwm_generation" {  } { { "PWM_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/PWM_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671338205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671338205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CtrlBox " "Elaborating entity \"CtrlBox\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466671338288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emc emc:U1 " "Elaborating entity \"emc\" for hierarchy \"emc:U1\"" {  } { { "CtrlBox.v" "U1" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTC RTC:time_1MHz " "Elaborating entity \"RTC\" for hierarchy \"RTC:time_1MHz\"" {  } { { "CtrlBox.v" "time_1MHz" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:U2 " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:U2\"" {  } { { "CtrlBox.v" "U2" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338299 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SDA_shadow i2c_slave.v(25) " "Inferred latch for \"SDA_shadow\" at i2c_slave.v(25)" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1466671338301 "|CtrlBox|i2c_slave:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_data i2c_data:U3 " "Elaborating entity \"i2c_data\" for hierarchy \"i2c_data:U3\"" {  } { { "CtrlBox.v" "U3" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_jitter switch_jitter:U4 " "Elaborating entity \"switch_jitter\" for hierarchy \"switch_jitter:U4\"" {  } { { "CtrlBox.v" "U4" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_singal_generator trigger_singal_generator:U5 " "Elaborating entity \"trigger_singal_generator\" for hierarchy \"trigger_singal_generator:U5\"" {  } { { "CtrlBox.v" "U5" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 trigger_singal_generator.v(90) " "Verilog HDL assignment warning at trigger_singal_generator.v(90): truncated value with size 32 to match size of target (27)" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466671338411 "|CtrlBox|trigger_singal_generator:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_generation pulse_generation:U6 " "Elaborating entity \"pulse_generation\" for hierarchy \"pulse_generation:U6\"" {  } { { "CtrlBox.v" "U6" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_generation pwm_generation:U7 " "Elaborating entity \"pwm_generation\" for hierarchy \"pwm_generation:U7\"" {  } { { "CtrlBox.v" "U7" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671338416 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trigger_singal_generator:U5\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trigger_singal_generator:U5\|Div1\"" {  } { { "trigger_singal_generator.v" "Div1" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671339109 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trigger_singal_generator:U5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trigger_singal_generator:U5\|Div0\"" {  } { { "trigger_singal_generator.v" "Div0" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671339109 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1466671339109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trigger_singal_generator:U5\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"trigger_singal_generator:U5\|lpm_divide:Div1\"" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671339160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trigger_singal_generator:U5\|lpm_divide:Div1 " "Instantiated megafunction \"trigger_singal_generator:U5\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 27 " "Parameter \"LPM_WIDTHN\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671339160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671339160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671339160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671339160 ""}  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466671339160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i8m " "Found entity 1: lpm_divide_i8m" {  } { { "db/lpm_divide_i8m.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/lpm_divide_i8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cue.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cue " "Found entity 1: alt_u_div_cue" {  } { { "db/alt_u_div_cue.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/alt_u_div_cue.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kec " "Found entity 1: add_sub_kec" {  } { { "db/add_sub_kec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lec " "Found entity 1: add_sub_lec" {  } { { "db/add_sub_lec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_lec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mec " "Found entity 1: add_sub_mec" {  } { { "db/add_sub_mec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_mec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nec " "Found entity 1: add_sub_nec" {  } { { "db/add_sub_nec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_nec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oec " "Found entity 1: add_sub_oec" {  } { { "db/add_sub_oec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_oec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pec " "Found entity 1: add_sub_pec" {  } { { "db/add_sub_pec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_pec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671339980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671339980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_5dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_6dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_7dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_8dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dc " "Found entity 1: add_sub_9dc" {  } { { "db/add_sub_9dc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_9dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adc " "Found entity 1: add_sub_adc" {  } { { "db/add_sub_adc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_adc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bdc " "Found entity 1: add_sub_bdc" {  } { { "db/add_sub_bdc.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_bdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jec " "Found entity 1: add_sub_jec" {  } { { "db/add_sub_jec.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/add_sub_jec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trigger_singal_generator:U5\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"trigger_singal_generator:U5\|lpm_divide:Div0\"" {  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671340651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trigger_singal_generator:U5\|lpm_divide:Div0 " "Instantiated megafunction \"trigger_singal_generator:U5\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671340651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671340651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671340651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466671340651 ""}  } { { "trigger_singal_generator.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/trigger_singal_generator.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1466671340651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aue.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aue.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aue " "Found entity 1: alt_u_div_aue" {  } { { "db/alt_u_div_aue.tdf" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/db/alt_u_div_aue.tdf" 54 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466671340784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466671340784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i2c_slave:U2\|SDA_shadow " "Latch i2c_slave:U2\|SDA_shadow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SDA~synth " "Ports D and ENA on the latch are fed by the same signal SDA~synth" {  } { { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1466671341380 ""}  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1466671341380 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 58 -1 0 } } { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 46 -1 0 } } { "pulse_generation.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/pulse_generation.v" 78 -1 0 } } { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 49 -1 0 } } { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 59 -1 0 } } { "i2c_data.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_data.v" 134 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1466671352631 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466671353223 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466671353600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466671353600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1609 " "Implemented 1609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466671353736 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466671353736 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1466671353736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1601 " "Implemented 1601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466671353736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466671353736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466671353775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:42:33 2016 " "Processing ended: Thu Jun 23 16:42:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466671353775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466671353775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466671353775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466671353775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466671355013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466671355015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:42:34 2016 " "Processing started: Thu Jun 23 16:42:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466671355015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466671355015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CtrlBox -c CtrlBox " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CtrlBox -c CtrlBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466671355015 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466671355105 ""}
{ "Info" "0" "" "Project  = CtrlBox" {  } {  } 0 0 "Project  = CtrlBox" 0 0 "Fitter" 0 0 1466671355106 ""}
{ "Info" "0" "" "Revision = CtrlBox" {  } {  } 0 0 "Revision = CtrlBox" 0 0 "Fitter" 0 0 1466671355106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1466671355219 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CtrlBox EP1C3T100C8 " "Selected device EP1C3T100C8 for design \"CtrlBox\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466671355245 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1466671355360 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Device EP1C3T100A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466671355503 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466671355503 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Pin ~nCSO~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiha/Desktop/New FPGA ctrl/" { { 0 { 0 ""} 0 3005 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466671355504 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Pin ~ASDO~ is reserved at location 17" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiha/Desktop/New FPGA ctrl/" { { 0 { 0 ""} 0 3006 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466671355504 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466671355504 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1466671355592 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CtrlBox.sdc " "Synopsys Design Constraints File file not found: 'CtrlBox.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1466671355594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1466671355595 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1466671355616 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466671355643 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1466671355644 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1466671355736 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "Fitter" 0 -1 1466671355737 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 10 " "Automatically promoted signal \"clk\" to use Global clock in PIN 10" {  } { { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 34 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1466671355792 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "SCL Global clock " "Automatically promoted some destinations of signal \"SCL\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|start_or_stop~0 " "Destination \"i2c_slave:U2\|start_or_stop~0\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 24 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355793 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|SDA_shadow~0 " "Destination \"i2c_slave:U2\|SDA_shadow~0\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 23 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355793 ""}  } { { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 38 0 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1466671355793 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "SCL " "Pin \"SCL\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "CtrlBox.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/CtrlBox.v" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/shiha/Desktop/New FPGA ctrl/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1466671355793 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RTC:time_1MHz\|stime_r Global clock " "Automatically promoted some destinations of signal \"RTC:time_1MHz\|stime_r\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RTC:time_1MHz\|stime_r " "Destination \"RTC:time_1MHz\|stime_r\" may be non-global or may not use global clock" {  } { { "RTC.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/RTC.v" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355793 ""}  } { { "RTC.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/RTC.v" 21 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1466671355793 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "emc:U1\|r Global clock " "Automatically promoted signal \"emc:U1\|r\" to use Global clock" {  } { { "emc.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/emc.v" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1466671355793 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "i2c_slave:U2\|incycle Global clock " "Automatically promoted some destinations of signal \"i2c_slave:U2\|incycle\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|incycle " "Destination \"i2c_slave:U2\|incycle\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 28 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|mem_2\[5\]~0 " "Destination \"i2c_slave:U2\|mem_2\[5\]~0\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 76 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|mem_2\[5\]~1 " "Destination \"i2c_slave:U2\|mem_2\[5\]~1\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 76 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|mem_1\[7\]~0 " "Destination \"i2c_slave:U2\|mem_1\[7\]~0\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 76 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|mem_1\[7\]~1 " "Destination \"i2c_slave:U2\|mem_1\[7\]~1\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 76 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|mem_3\[7\]~0 " "Destination \"i2c_slave:U2\|mem_3\[7\]~0\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 76 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave:U2\|mem_3\[7\]~1 " "Destination \"i2c_slave:U2\|mem_3\[7\]~1\" may be non-global or may not use global clock" {  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 76 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1466671355794 ""}  } { { "i2c_slave.v" "" { Text "C:/Users/shiha/Desktop/New FPGA ctrl/i2c_slave.v" 28 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1466671355794 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1466671355794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1466671355803 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466671355853 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1466671355857 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1466671355884 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1466671355885 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "Fitter" 0 -1 1466671355950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1466671355950 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466671355995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1466671356249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466671357815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1466671357826 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1466671363688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466671363688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1466671363869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X14_Y0 X27_Y14 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } { { "loc" "" { Generic "C:/Users/shiha/Desktop/New FPGA ctrl/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} 14 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1466671365196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1466671365196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466671367585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1466671367587 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1466671367587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1466671367630 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1466671367632 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1466671367636 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1466671368786 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1466671369009 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466671369010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shiha/Desktop/New FPGA ctrl/output_files/CtrlBox.fit.smsg " "Generated suppressed messages file C:/Users/shiha/Desktop/New FPGA ctrl/output_files/CtrlBox.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1466671369218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466671369581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:42:49 2016 " "Processing ended: Thu Jun 23 16:42:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466671369581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466671369581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466671369581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466671369581 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1466671370617 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466671370617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:42:50 2016 " "Processing started: Thu Jun 23 16:42:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466671370617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1466671370617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CtrlBox -c CtrlBox " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CtrlBox -c CtrlBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1466671370617 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1466671371092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466671371369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:42:51 2016 " "Processing ended: Thu Jun 23 16:42:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466671371369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466671371369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466671371369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1466671371369 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1466671372031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1466671372645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466671372646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:42:52 2016 " "Processing started: Thu Jun 23 16:42:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466671372646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466671372646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CtrlBox -c CtrlBox " "Command: quartus_sta CtrlBox -c CtrlBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466671372646 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1466671372746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1466671372960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1466671373148 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CtrlBox.sdc " "Synopsys Design Constraints File file not found: 'CtrlBox.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1466671373187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1466671373187 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RTC:time_1MHz\|stime_r RTC:time_1MHz\|stime_r " "create_clock -period 1.000 -name RTC:time_1MHz\|stime_r RTC:time_1MHz\|stime_r" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373195 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCL SCL " "create_clock -period 1.000 -name SCL SCL" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373195 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373195 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1466671373211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1466671373254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -107.650 " "Worst-case setup slack is -107.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -107.650     -2901.101 RTC:time_1MHz\|stime_r  " " -107.650     -2901.101 RTC:time_1MHz\|stime_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.117     -1689.489 clk  " "  -11.117     -1689.489 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.295      -133.981 SCL  " "   -5.295      -133.981 SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466671373259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.636 " "Worst-case hold slack is -1.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.636        -1.636 clk  " "   -1.636        -1.636 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788       -13.813 RTC:time_1MHz\|stime_r  " "   -0.788       -13.813 RTC:time_1MHz\|stime_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057         0.000 SCL  " "    1.057         0.000 SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466671373271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.561 " "Worst-case recovery slack is -4.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.561      -848.325 clk  " "   -4.561      -848.325 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.626       -39.886 SCL  " "   -3.626       -39.886 SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824       -22.248 RTC:time_1MHz\|stime_r  " "   -0.824       -22.248 RTC:time_1MHz\|stime_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466671373277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.061 " "Worst-case removal slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 SCL  " "   -0.061        -0.061 SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.772         0.000 RTC:time_1MHz\|stime_r  " "    1.772         0.000 RTC:time_1MHz\|stime_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.846         0.000 clk  " "    4.846         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466671373283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.583 " "Worst-case minimum pulse width slack is -1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583      -589.411 clk  " "   -1.583      -589.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -99.115 SCL  " "   -1.583       -99.115 SCL " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318       -71.172 RTC:time_1MHz\|stime_r  " "   -1.318       -71.172 RTC:time_1MHz\|stime_r " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1466671373287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1466671373287 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1466671374023 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466671374052 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1466671374052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466671374154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:42:54 2016 " "Processing ended: Thu Jun 23 16:42:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466671374154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466671374154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466671374154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466671374154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466671375184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466671375184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:42:55 2016 " "Processing started: Thu Jun 23 16:42:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466671375184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466671375184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CtrlBox -c CtrlBox " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CtrlBox -c CtrlBox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466671375184 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "CtrlBox.vho CtrlBox_vhd.sdo C:/Users/shiha/Desktop/New FPGA ctrl/simulation/modelsim/ simulation " "Generated files \"CtrlBox.vho\" and \"CtrlBox_vhd.sdo\" in directory \"C:/Users/shiha/Desktop/New FPGA ctrl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1466671376254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "404 " "Peak virtual memory: 404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466671376322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:42:56 2016 " "Processing ended: Thu Jun 23 16:42:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466671376322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466671376322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466671376322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466671376322 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466671376996 ""}
