$date
	Wed Sep  6 10:06:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$scope module st_dut $end
$var wire 1 ! clk $end
$var wire 1 " clkTx $end
$var wire 32 # din [31:0] $end
$var wire 1 $ reset $end
$var wire 1 % sample $end
$var wire 1 & startTx $end
$var reg 5 ' dout [4:0] $end
$var reg 6 ( i [5:0] $end
$var reg 32 ) mem [31:0] $end
$var reg 1 * txBusy $end
$var reg 1 + txDone $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
b0 )
b110 (
b0 '
0&
0%
1$
b11110001000011110001000011110001 #
0"
0!
$end
#5
0$
1%
1"
#10
b11110001000011110001000011110001 )
0"
1!
#15
1"
#20
0"
0!
#25
1"
0%
1&
#30
1*
0"
1!
#35
b100001111000100001111000100000 )
b11110 '
b101 (
1"
#40
0"
0!
#45
b111100010000111100010000000000 )
b100 '
b100 (
1"
#50
0"
1!
#55
b10001000011110001000000000000000 )
b111 '
b11 (
1"
#60
0"
0!
#65
b1111000100000000000000000000 )
b10001 '
b10 (
1"
#70
0"
1!
#75
b11100010000000000000000000000000 )
b1 '
b1 (
1"
#80
0"
0!
#85
1+
b1000000000000000000000000000000 )
b11100 '
b0 (
1"
#90
0*
0"
1!
#95
0*
1"
#100
0"
0!
#105
1"
#110
0*
0"
1!
#115
0*
1"
#120
0"
0!
#125
1"
#130
0*
0"
1!
#135
0*
1"
#140
0"
0!
#145
1"
#150
0*
0"
1!
#155
0*
1"
#160
0"
0!
#165
1"
#170
0*
0"
1!
#175
0*
1"
#180
0"
0!
#185
1"
#190
0*
0"
1!
#195
0*
1"
#200
0"
0!
#205
1"
#210
0*
0"
1!
#215
0*
1"
#220
0"
0!
#225
1"
