
ana p_a p_b p_c p_d p_h p_i
V p_a 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0
V p_b 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0
V p_c 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0
V p_d 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
clock Vdd 1
R
