// Seed: 505730659
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = 1;
  `define pp_4 0
  defparam id_5.id_6 = 1; type_9(
      id_1[`pp_4 : 1], id_2
  );
endmodule
