Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep  5 17:45:30 2025
| Host         : lampranthus running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file xilinx_dma_pcie_ep_control_sets_placed.rpt
| Design       : xilinx_dma_pcie_ep
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   439 |
|    Minimum number of control sets                        |   357 |
|    Addition due to synthesis replication                 |    53 |
|    Addition due to physical synthesis replication        |    29 |
| Unused register locations in slices containing registers |  1369 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   439 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |   112 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |    18 |
| >= 16              |   194 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4278 |         1466 |
| No           | No                    | Yes                    |              62 |           26 |
| No           | Yes                   | No                     |            8222 |         2868 |
| Yes          | No                    | No                     |            1171 |          341 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |            7233 |         2254 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                      Enable Signal                                                                      |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_0                                                                                      |                1 |              1 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_0                                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_lbe_nxt                                                                               |                1 |              1 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_1                                                                                        | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_0                                                                                      |                1 |              1 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_done_nn0                                                                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                1 |              1 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[3]_i_1_n_0                |                1 |              1 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_0                                                    |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                              | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[1]_i_1_n_0                  |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_2_n_0               | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1__0_n_0          |                2 |              2 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                          |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i_i_1_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                   |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                   |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                   |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      |                                                                                                                                                         |                                                                                                                                                       |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/Q[0]                                                                                                           |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg_0                                                                   |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                   |                2 |              3 |         1.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                1 |              3 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                        |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_12_out                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_cnt_nn1[3]_i_1__0_n_0                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1[3]_i_1__0_n_0                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                         |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff[3]_i_1_n_0                                            |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/ch_arb_win_nn1_reg[0]_0[0]                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req018_out                                                                                     | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg[0]                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_0[0]                                                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___359_n_0                                                                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___359_n_0                                                                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg_0[0]                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wseq_ff0100_out                                                                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___12_n_0                                                                                |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___359_n_0                                                                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__5_n_0                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___367_n_0                                                                               |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/FifoCntrWr[3]_i_1__0_n_0                                                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___116_n_0                                                                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                         |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                         |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                         |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                        |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                        |                                                                                                                                                       |                4 |              4 |         1.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                        |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                        |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__0_n_0                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                       | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                           |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                 |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_eod_nn1[31]_i_1_n_0                                |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                 |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                 |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                |                                                                                                                                                       |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                        |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                         |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                          |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/bufaddrout_pipe2_ff[3]_i_1_n_0                                  |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/reqid_pipe2_ff[7]                                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/axi_aresetn_inferred_i_1_n_0                                                                                                              |                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_1                                                                        |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/Q[0]                                                                                                 |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_0                                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head_reg[21]_0[0]                                                   |                2 |              4 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                              |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mpl_out_reg[2]_0[2]                                                                              |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1_n_0                               |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[3]_i_2_n_0                  | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[3]_i_1_n_0                |                1 |              4 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqsetcnt_nxt                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axil_bresp_rcv_cnt_ff[4]_i_1_n_0   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axib_bresp_rcv_cnt_ff[4]_i_1_n_0   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wdaxiptr_nxt                                                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdaxiptr_ff[4]_i_1_n_0             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[4]_i_1_n_0             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqpndcnt_nxt                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto                                                                                                | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/awaxiptr_ff[4]_i_1__0_n_0                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_cnt_ff[0][4]_i_1_n_0                                        | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_15_out                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/brspRid_ff[0][4]_i_1_n_0                                        |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/FifoCntrRd[4]_i_1_n_0                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dlast                                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/arb_rrq_rdy                                                       | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[0][4]_i_1_n_0                                        | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/pendCnt[4]_i_1_n_0                                                | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg_n_0_[1]                                                        |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff               | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_1[0]       |                                                                                                                                                       |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              5 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt           | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/E[0]                      |                                                                                                                                                       |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index                                                                     | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/E[0]                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                        |                1 |              5 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              6 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn0                                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__9_n_0                                                                  | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                1 |              6 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn0                                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__12_n_0                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in              | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                3 |              6 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff[8]_i_2_n_0                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff[8]_i_1_n_0                                  |                1 |              6 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/init_tag_nn1[5]_i_1_n_0                                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/FifoCntrRd                                                                                           |                1 |              6 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in              | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreq_cnt_ff[5]_i_1_n_0                                           | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |                3 |              6 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |                3 |              6 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__13_n_0                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__14_n_0                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/E[0]                                                                                        | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/FifoCntrRd                                                                                           |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]              | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                3 |              6 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__6_n_0                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                         | xdma_0_i/inst/udma_wrapper/dma_top/reset_cntrlr/SR[0]                                                                                                 |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__7_n_0                          | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                       | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrRd[2]_i_1__10_n_0                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_sel_ff_reg[0]                                                                           | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/FifoCntrRd                                                                                           |                2 |              6 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[1]                                                                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                3 |              7 |         2.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][6]_i_1_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                3 |              7 |         2.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][6]_i_1_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                3 |              7 |         2.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                         | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                2 |              7 |         3.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[6]_i_1_n_0                                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |              7 |         2.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                  | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                3 |              7 |         2.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                1 |              7 |         7.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[0]                                                                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                2 |              7 |         3.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[2]_0                                                            |                                                                                                                                                       |                3 |              7 |         2.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[2][0]                                                           | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                4 |              8 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcb64claim_en_reg_0                                                                       |                1 |              8 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_wr[0]                                                                                   |                                                                                                                                                       |                1 |              8 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                   |                3 |              8 |         2.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wdlen_ff[7]_i_1__0_n_0                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                4 |              8 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                   |                5 |              8 |         1.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn0151_out                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_2_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_wr[1]                                                                                   |                                                                                                                                                       |                1 |              8 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_2_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                       |                4 |              8 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                              | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                3 |              8 |         2.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/wtlp_sm_500_reg[1]_0                                     |                                                                                                                                                       |                5 |              8 |         1.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                       |                                                                                                                                                       |                1 |              8 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                     |                                                                                                                                                       |                4 |              8 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_valid_r_reg_1[0]                                  | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                4 |              8 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt        | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                4 |              8 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                                    |                2 |              8 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_ff_reg_0                       |                                                                                                                                                       |                1 |              8 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                               |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/E[0]                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                        |                2 |              9 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                                     |                2 |              9 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                  |                6 |              9 |         1.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rdata_vld_ff_reg_0[0]                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              9 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                   |                4 |              9 |         2.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/wrq_adr_out_3030                                                                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                              |                2 |              9 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdataen_ff_reg_0[0]       | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |              9 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/E[0]                                                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500_reg[2]_0[0]                                                                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                           |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/p_0_in__0                                                                                   |                                                                                                                                                       |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][8]_i_1_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                       |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_rd                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                               |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][8]_i_1_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                       |                3 |              9 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                2 |             10 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                            | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_axiLM_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                             | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                  |                                                                                                                                                       |                5 |             10 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_0                                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___110_n_0                                                                               |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___756_n_0                                                                                 |                                                                                                                                                       |                5 |             10 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/E[0]                                                                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                               |                4 |             10 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dstbt_rem_500[0]_i_1_n_0                                     |                                                                                                                                                       |                6 |             10 |         1.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/E[0]                                                                                  | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                   |                7 |             10 |         1.43 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_cntr                                                       |                                                                                                                                                       |                3 |             10 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                4 |             10 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                   |                5 |             10 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                2 |             11 |         5.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                |                                                                                                                                                       |                2 |             11 |         5.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                   |                6 |             11 |         1.83 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                   |                5 |             11 |         2.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                              |                                                                                                                                                       |                2 |             12 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                        | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                              |                4 |             13 |         3.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                4 |             13 |         3.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                              |                4 |             13 |         3.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]             | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                6 |             13 |         2.17 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/wrq_adr_out_3030                                                                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                 |                4 |             13 |         3.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_app_i/blk_mem_xdma_inst/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                               | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                9 |             13 |         1.44 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                4 |             14 |         3.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |             14 |         4.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                4 |             14 |         3.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |             14 |         4.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                   |                7 |             14 |         2.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                5 |             14 |         2.80 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |             14 |         4.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                            | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                4 |             14 |         3.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |             14 |         4.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                         |                                                                                                                                                       |                6 |             15 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                              |                                                                                                                                                       |                5 |             15 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                         |                                                                                                                                                       |                7 |             15 |         2.14 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                         |                                                                                                                                                       |                5 |             15 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                         |                                                                                                                                                       |                5 |             15 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                         |                                                                                                                                                       |                4 |             15 |         3.75 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                            |                                                                                                                                                       |                4 |             15 |         3.75 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                         |                                                                                                                                                       |                5 |             15 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                         |                                                                                                                                                       |                6 |             15 |         2.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wraddrsm_cs                                                       | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                4 |             16 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |                5 |             16 |         3.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                   |                7 |             17 |         2.43 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                   |                8 |             17 |         2.12 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                |                6 |             18 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                        | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                              |                6 |             18 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                3 |             18 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                3 |             18 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                4 |             18 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                5 |             18 |         3.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                            | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                5 |             18 |         3.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                5 |             18 |         3.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                4 |             18 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                           |                6 |             18 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                3 |             18 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                9 |             19 |         2.11 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                  |               10 |             19 |         1.90 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_vld_100                                            |                                                                                                                                                       |                3 |             20 |         6.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_adr_reg[5]_1[0]                                                              | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                6 |             20 |         3.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__0_n_0                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |                5 |             20 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/FifoCntrRd                                                                                           |                5 |             20 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0_i_2_n_0                   |                                                                                                                                                       |                3 |             20 |         6.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_2                                                |                5 |             21 |         4.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_1                                                |                4 |             21 |         5.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__8_n_0                                             |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__7_n_0                                             |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__11_n_0                                            |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_c2h_rst_3ff_reg[0]_rep__4              |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__13_n_0                                            |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_h2c_rst_3ff_reg[0]_rep__4              |                8 |             22 |         2.75 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__10_n_0                                            |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0                                            |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__9_n_0                                             |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                      | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__12_n_0                                            |                6 |             22 |         3.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/E[0]                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |                9 |             23 |         2.56 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |                7 |             23 |         3.29 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_inst__15_n_0                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                              |               11 |             23 |         2.09 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0[0]                                                                  |                                                                                                                                                       |                3 |             24 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0[1]                                                                  |                                                                                                                                                       |                3 |             24 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_ff_2                                                                                                      |               10 |             24 |         2.40 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[14]          | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                8 |             24 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/req_fifo_wr_nn0                         |                                                                                                                                                       |                4 |             26 |         6.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         |                                                                                                                                                       |                9 |             26 |         2.89 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]              | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                9 |             26 |         2.89 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                8 |             26 |         3.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[32]_i_1__3_n_0                               | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |               13 |             27 |         2.08 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/Head[34]_i_1__2_n_0                                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |               10 |             27 |         2.70 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddr_ff[63]_i_1__0_n_0                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |                7 |             29 |         4.14 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/Head[119]_i_1__6_n_0                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |               12 |             29 |         2.42 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                8 |             32 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                8 |             32 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1__0_n_0                         |               20 |             32 |         1.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                           |                                                                                                                                                       |                8 |             32 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_h2c_rst_3ff_reg[0]_rep__4[0]                    |               20 |             32 |         1.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_dout[31]_i_1__2_n_0                                                                         |               14 |             32 |         2.29 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wpl_ld                                                            |                                                                                                                                                       |               11 |             32 |         2.91 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                     |               10 |             32 |         3.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                  |                5 |             32 |         6.40 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wr_reg[0]                                                                         |                                                                                                                                                       |                7 |             32 |         4.57 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msix_req                                                                                         |                6 |             32 |         5.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1_n_0                                                           |               11 |             32 |         2.91 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                         |                                                                                                                                                       |               12 |             32 |         2.67 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_row_nn1_reg_0[0]                                                                                   | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                8 |             32 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][63]_i_1_n_0                                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |               11 |             32 |         2.91 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1[0][31]_i_1_n_0                                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |               10 |             32 |         3.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][63]_i_1_n_0                                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |                7 |             32 |         4.57 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1[0][31]_i_1_n_0                                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |                9 |             32 |         3.56 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/reg_dout[31]_i_1_n_0                                                                                 |                9 |             32 |         3.56 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_usr_req[31]_i_1_n_0                                                                    |                6 |             33 |         5.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |               18 |             34 |         1.89 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |               19 |             35 |         1.84 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__1_n_0                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_c2h_rst_3ff_reg[0]_rep__4              |                6 |             36 |         6.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |                9 |             37 |         4.11 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/wb_win_vld                                        |                                                                                                                                                       |                6 |             38 |         6.33 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_0_5_i_1_n_0                      |                                                                                                                                                       |                5 |             40 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/arb_rrq_rdy                                                       |                                                                                                                                                       |                5 |             40 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head0                                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               11 |             41 |         3.73 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head[110]_i_1__9_n_0                                    | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |               19 |             41 |         2.16 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |               15 |             42 |         2.80 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                             |                                                                                                                                                       |                6 |             42 |         7.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                             |                                                                                                                                                       |                6 |             42 |         7.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_ff[9]_i_1_n_0      | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |                9 |             43 |         4.78 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |               19 |             43 |         2.26 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__0_n_0                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                 |               11 |             44 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                         |                                                                                                                                                       |                9 |             45 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                           |                                                                                                                                                       |                6 |             48 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                            |                                                                                                                                                       |                6 |             48 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/E[0]                                                     |                                                                                                                                                       |                6 |             48 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/user_reset                                                                                                              |               21 |             52 |         2.48 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__9_n_0                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_h2c_rst_3ff_reg[0]_rep__4              |               13 |             52 |         4.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |               12 |             55 |         4.58 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1038_out                                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |               11 |             55 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/empty_ff_reg_0                                |                                                                                                                                                       |                7 |             56 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0            | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               17 |             59 |         3.47 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |               19 |             59 |         3.11 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                                                                   |               14 |             60 |         4.29 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0            | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               14 |             61 |         4.36 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt        | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               15 |             63 |         4.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1_n_0                           | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                              |               13 |             64 |         4.92 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__0_n_0                        | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |               11 |             64 |         5.82 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                              |               15 |             64 |         4.27 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                            | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                 |               21 |             64 |         3.05 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                        |               25 |             64 |         2.56 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                                                                   |               16 |             68 |         4.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/arb_wrq_vld                                             |                                                                                                                                                       |                9 |             68 |         7.56 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                           |                                                                                                                                                         |                                                                                                                                                       |               16 |             72 |         4.50 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                            |                                                                                                                                                       |                9 |             72 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |               24 |             78 |         3.25 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff               |                                                                                                                                                       |               10 |             78 |         7.80 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/H2C_WRQ_RDY_IN0                               |                                                                                                                                                       |               10 |             80 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___757_n_0                                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               72 |             81 |         1.12 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1__0_n_0                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |               17 |             84 |         4.94 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                       | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                    |               24 |             86 |         3.58 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                       | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                    |               24 |             86 |         3.58 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                                                                   |               17 |             88 |         5.18 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___570_rep__0_n_0                                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               14 |             89 |         6.36 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               25 |             90 |         3.60 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___570_rep_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               18 |             90 |         5.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__5_n_0                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               47 |             92 |         1.96 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               25 |             93 |         3.72 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__2_n_0                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               34 |             93 |         2.74 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__3_n_0                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_h2c_rst_3ff_reg[0]_rep__4              |               18 |             94 |         5.22 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__2_n_0                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_c2h_rst_3ff_reg[0]_rep__4              |               15 |             94 |         6.27 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[255]_i_1_n_0                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               29 |             95 |         3.28 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[160]_i_1_n_0                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               28 |             96 |         3.43 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___569_rep__0_n_0                                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               37 |             97 |         2.62 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___569_rep_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               34 |             99 |         2.91 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               23 |             99 |         4.30 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               30 |             99 |         3.30 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_vld_ff_reg_0                                                                            |                                                                                                                                                       |               29 |            101 |         3.48 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[1]_rep__0_0[0]                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               22 |            103 |         4.68 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               41 |            105 |         2.56 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg4_2_rcmem_inst__0_n_0                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               40 |            105 |         2.62 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg4_2_rcmem_inst__1_n_0                                                                 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               48 |            105 |         2.19 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___568_rep__2_n_0                                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               81 |            105 |         1.30 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_pop00_out                                                                  |                                                                                                                                                       |               22 |            105 |         4.77 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___568_rep_n_0                                                                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               50 |            106 |         2.12 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___568_rep__1_n_0                                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               90 |            106 |         1.18 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___568_rep__0_n_0                                                                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               78 |            106 |         1.36 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[324]_i_1_n_0                                                               |                                                                                                                                                       |               22 |            107 |         4.86 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_ld_new_1                                                                  | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               26 |            111 |         4.27 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |               46 |            112 |         2.43 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_11                                                                  |               40 |            113 |         2.83 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                 |               42 |            119 |         2.83 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |               49 |            120 |         2.45 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                  |                                                                                                                                                       |               15 |            120 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                            |                                                                                                                                                       |               16 |            128 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                            |                                                                                                                                                       |               16 |            128 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                                                                   |               44 |            130 |         2.95 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_12                                                                  |               43 |            133 |         3.09 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                             |                                                                                                                                                       |               17 |            136 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                        |                                                                                                                                                       |               17 |            136 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                                                                   |               38 |            141 |         3.71 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                              |               47 |            141 |         3.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                   |                                                                                                                                                       |               18 |            144 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0          |                                                                                                                                                       |               20 |            144 |         7.20 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                 |               59 |            148 |         2.51 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_10                                                                  |               47 |            150 |         3.19 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                                                                   |               56 |            151 |         2.70 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                                                                   |               52 |            153 |         2.94 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                              |               52 |            154 |         2.96 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__0_n_0                          | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |               31 |            158 |         5.10 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                             | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |               33 |            158 |         4.79 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_done_nn0                                                                      | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |               36 |            159 |         4.42 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                                                                   |               51 |            171 |         3.35 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[324]_i_1_n_0                                                               | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___392_n_0                                                                               |               41 |            174 |         4.24 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |               60 |            175 |         2.92 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                                  |               56 |            176 |         3.14 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                              |               57 |            182 |         3.19 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                              |               65 |            196 |         3.02 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                              |               65 |            198 |         3.05 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                                                                   |               58 |            200 |         3.45 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                |               63 |            200 |         3.17 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                                                                     |               69 |            209 |         3.03 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld__0[0]                                                                      |                                                                                                                                                       |               27 |            216 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/WrEn                                                                                  |                                                                                                                                                       |               27 |            216 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                              |               74 |            218 |         2.95 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                              |               57 |            218 |         3.82 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                              |               65 |            219 |         3.37 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_PCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SS[0]                                                                              |               68 |            228 |         3.35 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102_reg_0                               |               82 |            256 |         3.12 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_ff[255]_i_1_n_0  | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               80 |            265 |         3.31 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]_0                                                                        |                                                                                                                                                       |               75 |            266 |         3.55 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[255]_i_1_n_0                                                                   | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/i___367_n_0                                                                               |               82 |            281 |         3.43 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                              | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               55 |            288 |         5.24 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_cnt_reg[1]_0                                                     | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |               50 |            298 |         5.96 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dvalid                                                            |                                                                                                                                                       |               43 |            344 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_504b                                                 |                                                                                                                                                       |               43 |            344 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                            |                                                                                                                                                       |               43 |            344 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/i___1_n_0                                                                                   |                                                                                                                                                       |               50 |            400 |         8.00 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/user_rst_n_3ff_reg[1]                                  |              293 |            520 |         1.77 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_DCLK      |                                                                                                                                                         | xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |              243 |            760 |         3.13 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         | xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/user_rst_n_3ff_reg[0]                                                   |              477 |           1250 |         2.62 |
|  xdma_0_i/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2 |                                                                                                                                                         |                                                                                                                                                       |             1451 |           4312 |         2.97 |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


