
GRUZIK2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093b8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  080094c8  080094c8  000194c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800998c  0800998c  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  0800998c  0800998c  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800998c  0800998c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800998c  0800998c  0001998c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009990  08009990  00019990  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08009994  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000290  20000210  08009ba4  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a0  08009ba4  000204a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101b6  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d3  00000000  00000000  000303ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  00032dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  00033cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019dac  00000000  00000000  00034ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012263  00000000  00000000  0004e87c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009135e  00000000  00000000  00060adf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1e3d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005168  00000000  00000000  000f1e90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000210 	.word	0x20000210
 800012c:	00000000 	.word	0x00000000
 8000130:	080094b0 	.word	0x080094b0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000214 	.word	0x20000214
 800014c:	080094b0 	.word	0x080094b0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_f2iz>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001038:	d30f      	bcc.n	800105a <__aeabi_f2iz+0x2a>
 800103a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800103e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001042:	d90d      	bls.n	8001060 <__aeabi_f2iz+0x30>
 8001044:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001048:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800104c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001050:	fa23 f002 	lsr.w	r0, r3, r2
 8001054:	bf18      	it	ne
 8001056:	4240      	negne	r0, r0
 8001058:	4770      	bx	lr
 800105a:	f04f 0000 	mov.w	r0, #0
 800105e:	4770      	bx	lr
 8001060:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001064:	d101      	bne.n	800106a <__aeabi_f2iz+0x3a>
 8001066:	0242      	lsls	r2, r0, #9
 8001068:	d105      	bne.n	8001076 <__aeabi_f2iz+0x46>
 800106a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800106e:	bf08      	it	eq
 8001070:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001074:	4770      	bx	lr
 8001076:	f04f 0000 	mov.w	r0, #0
 800107a:	4770      	bx	lr

0800107c <SN_UART_Send>:
}

/*Example usage of this function looks like that*/
// Uart_send(&huart2, "data:%d %s %d\r\n",cokolwiek, cos, itd);
void SN_UART_Send(UART_HandleTypeDef *huart, const char *print, ...)
{
 800107c:	b40e      	push	{r1, r2, r3}
 800107e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001082:	b088      	sub	sp, #32
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	466b      	mov	r3, sp
 800108a:	461e      	mov	r6, r3
    int timeout = 100;
 800108c:	2364      	movs	r3, #100	; 0x64
 800108e:	61fb      	str	r3, [r7, #28]

    // Determine the length of the formatted string
    va_list args;
    va_start(args, print);
 8001090:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001094:	60fb      	str	r3, [r7, #12]
    int len = vsnprintf(NULL, 0, print, args);
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800109a:	2100      	movs	r1, #0
 800109c:	2000      	movs	r0, #0
 800109e:	f005 ffa1 	bl	8006fe4 <vsniprintf>
 80010a2:	61b8      	str	r0, [r7, #24]
    va_end(args);

    // Allocate the buffer with the correct length
    char Buffer[len];
 80010a4:	69b9      	ldr	r1, [r7, #24]
 80010a6:	1e4b      	subs	r3, r1, #1
 80010a8:	617b      	str	r3, [r7, #20]
 80010aa:	460a      	mov	r2, r1
 80010ac:	2300      	movs	r3, #0
 80010ae:	4690      	mov	r8, r2
 80010b0:	4699      	mov	r9, r3
 80010b2:	f04f 0200 	mov.w	r2, #0
 80010b6:	f04f 0300 	mov.w	r3, #0
 80010ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010c6:	460a      	mov	r2, r1
 80010c8:	2300      	movs	r3, #0
 80010ca:	4614      	mov	r4, r2
 80010cc:	461d      	mov	r5, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	00eb      	lsls	r3, r5, #3
 80010d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010dc:	00e2      	lsls	r2, r4, #3
 80010de:	460b      	mov	r3, r1
 80010e0:	3307      	adds	r3, #7
 80010e2:	08db      	lsrs	r3, r3, #3
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	ebad 0d03 	sub.w	sp, sp, r3
 80010ea:	466b      	mov	r3, sp
 80010ec:	3300      	adds	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]

    // Format the string into the buffer
    va_start(args, print);
 80010f0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010f4:	60fb      	str	r3, [r7, #12]
    vsnprintf(Buffer, len, print, args);
 80010f6:	69b9      	ldr	r1, [r7, #24]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010fc:	6938      	ldr	r0, [r7, #16]
 80010fe:	f005 ff71 	bl	8006fe4 <vsniprintf>
    va_end(args);

    // Transmit the formatted string through UART
    HAL_UART_Transmit(huart, (uint8_t *)Buffer, len, timeout);
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	b29a      	uxth	r2, r3
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	6939      	ldr	r1, [r7, #16]
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f004 fbda 	bl	80058c4 <HAL_UART_Transmit>
 8001110:	46b5      	mov	sp, r6
}
 8001112:	bf00      	nop
 8001114:	3720      	adds	r7, #32
 8001116:	46bd      	mov	sp, r7
 8001118:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800111c:	b003      	add	sp, #12
 800111e:	4770      	bx	lr

08001120 <SN_Find_first>:
/*decode received message*/
int SN_Find_first(const char*message, const char*token)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b0a8      	sub	sp, #160	; 0xa0
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	char buff[128];
	int token_len = sprintf(buff,token);
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	6839      	ldr	r1, [r7, #0]
 8001130:	4618      	mov	r0, r3
 8001132:	f005 fe85 	bl	8006e40 <siprintf>
 8001136:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	int msg_size = sprintf(buff,message);
 800113a:	f107 0308 	add.w	r3, r7, #8
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	f005 fe7d 	bl	8006e40 <siprintf>
 8001146:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
	int token_place;
	int true_tokens = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


	for(int i = 0; i <= (msg_size - 1); i++)
 8001150:	2300      	movs	r3, #0
 8001152:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001156:	e042      	b.n	80011de <SN_Find_first+0xbe>
	{
		if(message[i] == token[0])
 8001158:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	781a      	ldrb	r2, [r3, #0]
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	429a      	cmp	r2, r3
 8001168:	d134      	bne.n	80011d4 <SN_Find_first+0xb4>
		{
			true_tokens = 1;
 800116a:	2301      	movs	r3, #1
 800116c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			for(int j = 1; j <= (token_len - 1); j++)
 8001170:	2301      	movs	r3, #1
 8001172:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001176:	e019      	b.n	80011ac <SN_Find_first+0x8c>
			{
				if(message[i + j] == token[j])
 8001178:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800117c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001180:	4413      	add	r3, r2
 8001182:	461a      	mov	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4413      	add	r3, r2
 8001188:	781a      	ldrb	r2, [r3, #0]
 800118a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800118e:	6839      	ldr	r1, [r7, #0]
 8001190:	440b      	add	r3, r1
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	429a      	cmp	r2, r3
 8001196:	d104      	bne.n	80011a2 <SN_Find_first+0x82>
				{
					true_tokens++;
 8001198:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800119c:	3301      	adds	r3, #1
 800119e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			for(int j = 1; j <= (token_len - 1); j++)
 80011a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80011a6:	3301      	adds	r3, #1
 80011a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80011ac:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80011b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80011b4:	429a      	cmp	r2, r3
 80011b6:	dcdf      	bgt.n	8001178 <SN_Find_first+0x58>
				}
			}

			if(true_tokens == token_len)
 80011b8:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80011bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d104      	bne.n	80011ce <SN_Find_first+0xae>
			{
				token_place = i;
 80011c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80011c8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				break;
 80011cc:	e00d      	b.n	80011ea <SN_Find_first+0xca>
			}
			else
			{
				true_tokens = 0;
 80011ce:	2300      	movs	r3, #0
 80011d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	for(int i = 0; i <= (msg_size - 1); i++)
 80011d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80011d8:	3301      	adds	r3, #1
 80011da:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80011de:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80011e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80011e6:	429a      	cmp	r2, r3
 80011e8:	dcb6      	bgt.n	8001158 <SN_Find_first+0x38>
			}
		}
 }
 return token_place;
 80011ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	37a0      	adds	r7, #160	; 0xa0
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <SN_Value_In_Message>:
		}
 }
 return token_place;
}
void SN_Value_In_Message(const char*message, int from, int to, char*Value)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b087      	sub	sp, #28
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	60f8      	str	r0, [r7, #12]
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	603b      	str	r3, [r7, #0]
	int j = 0;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
	for(int i = from; i <= (to - 1); i++)
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	e00d      	b.n	800122a <SN_Value_In_Message+0x34>
	{
		Value[j] = message[i];
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	441a      	add	r2, r3
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	6839      	ldr	r1, [r7, #0]
 8001218:	440b      	add	r3, r1
 800121a:	7812      	ldrb	r2, [r2, #0]
 800121c:	701a      	strb	r2, [r3, #0]
		j++;
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
	for(int i = from; i <= (to - 1); i++)
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	3301      	adds	r3, #1
 8001228:	613b      	str	r3, [r7, #16]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	429a      	cmp	r2, r3
 8001230:	dced      	bgt.n	800120e <SN_Value_In_Message+0x18>
	}
}
 8001232:	bf00      	nop
 8001234:	bf00      	nop
 8001236:	371c      	adds	r7, #28
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
	...

08001240 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001246:	1d3b      	adds	r3, r7, #4
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001250:	4b18      	ldr	r3, [pc, #96]	; (80012b4 <MX_ADC1_Init+0x74>)
 8001252:	4a19      	ldr	r2, [pc, #100]	; (80012b8 <MX_ADC1_Init+0x78>)
 8001254:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001256:	4b17      	ldr	r3, [pc, #92]	; (80012b4 <MX_ADC1_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800125c:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <MX_ADC1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001262:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <MX_ADC1_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <MX_ADC1_Init+0x74>)
 800126a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800126e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001270:	4b10      	ldr	r3, [pc, #64]	; (80012b4 <MX_ADC1_Init+0x74>)
 8001272:	2200      	movs	r2, #0
 8001274:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001276:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <MX_ADC1_Init+0x74>)
 8001278:	2201      	movs	r2, #1
 800127a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800127c:	480d      	ldr	r0, [pc, #52]	; (80012b4 <MX_ADC1_Init+0x74>)
 800127e:	f001 fec9 	bl	8003014 <HAL_ADC_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001288:	f001 f9f4 	bl	8002674 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800128c:	2309      	movs	r3, #9
 800128e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001290:	2301      	movs	r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001294:	2300      	movs	r3, #0
 8001296:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	4619      	mov	r1, r3
 800129c:	4805      	ldr	r0, [pc, #20]	; (80012b4 <MX_ADC1_Init+0x74>)
 800129e:	f002 f951 	bl	8003544 <HAL_ADC_ConfigChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80012a8:	f001 f9e4 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	3710      	adds	r7, #16
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	2000022c 	.word	0x2000022c
 80012b8:	40012400 	.word	0x40012400

080012bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a14      	ldr	r2, [pc, #80]	; (8001328 <HAL_ADC_MspInit+0x6c>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d121      	bne.n	8001320 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012dc:	4b13      	ldr	r3, [pc, #76]	; (800132c <HAL_ADC_MspInit+0x70>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4a12      	ldr	r2, [pc, #72]	; (800132c <HAL_ADC_MspInit+0x70>)
 80012e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012e6:	6193      	str	r3, [r2, #24]
 80012e8:	4b10      	ldr	r3, [pc, #64]	; (800132c <HAL_ADC_MspInit+0x70>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f4:	4b0d      	ldr	r3, [pc, #52]	; (800132c <HAL_ADC_MspInit+0x70>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	4a0c      	ldr	r2, [pc, #48]	; (800132c <HAL_ADC_MspInit+0x70>)
 80012fa:	f043 0308 	orr.w	r3, r3, #8
 80012fe:	6193      	str	r3, [r2, #24]
 8001300:	4b0a      	ldr	r3, [pc, #40]	; (800132c <HAL_ADC_MspInit+0x70>)
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	f003 0308 	and.w	r3, r3, #8
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800130c:	2302      	movs	r3, #2
 800130e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001310:	2303      	movs	r3, #3
 8001312:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001314:	f107 0310 	add.w	r3, r7, #16
 8001318:	4619      	mov	r1, r3
 800131a:	4805      	ldr	r0, [pc, #20]	; (8001330 <HAL_ADC_MspInit+0x74>)
 800131c:	f002 fc66 	bl	8003bec <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001320:	bf00      	nop
 8001322:	3720      	adds	r7, #32
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40012400 	.word	0x40012400
 800132c:	40021000 	.word	0x40021000
 8001330:	40010c00 	.word	0x40010c00

08001334 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	f107 0310 	add.w	r3, r7, #16
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001348:	4b3f      	ldr	r3, [pc, #252]	; (8001448 <MX_GPIO_Init+0x114>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a3e      	ldr	r2, [pc, #248]	; (8001448 <MX_GPIO_Init+0x114>)
 800134e:	f043 0310 	orr.w	r3, r3, #16
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b3c      	ldr	r3, [pc, #240]	; (8001448 <MX_GPIO_Init+0x114>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0310 	and.w	r3, r3, #16
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001360:	4b39      	ldr	r3, [pc, #228]	; (8001448 <MX_GPIO_Init+0x114>)
 8001362:	699b      	ldr	r3, [r3, #24]
 8001364:	4a38      	ldr	r2, [pc, #224]	; (8001448 <MX_GPIO_Init+0x114>)
 8001366:	f043 0320 	orr.w	r3, r3, #32
 800136a:	6193      	str	r3, [r2, #24]
 800136c:	4b36      	ldr	r3, [pc, #216]	; (8001448 <MX_GPIO_Init+0x114>)
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	f003 0320 	and.w	r3, r3, #32
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001378:	4b33      	ldr	r3, [pc, #204]	; (8001448 <MX_GPIO_Init+0x114>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	4a32      	ldr	r2, [pc, #200]	; (8001448 <MX_GPIO_Init+0x114>)
 800137e:	f043 0304 	orr.w	r3, r3, #4
 8001382:	6193      	str	r3, [r2, #24]
 8001384:	4b30      	ldr	r3, [pc, #192]	; (8001448 <MX_GPIO_Init+0x114>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f003 0304 	and.w	r3, r3, #4
 800138c:	607b      	str	r3, [r7, #4]
 800138e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001390:	4b2d      	ldr	r3, [pc, #180]	; (8001448 <MX_GPIO_Init+0x114>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	4a2c      	ldr	r2, [pc, #176]	; (8001448 <MX_GPIO_Init+0x114>)
 8001396:	f043 0308 	orr.w	r3, r3, #8
 800139a:	6193      	str	r3, [r2, #24]
 800139c:	4b2a      	ldr	r3, [pc, #168]	; (8001448 <MX_GPIO_Init+0x114>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f003 0308 	and.w	r3, r3, #8
 80013a4:	603b      	str	r3, [r7, #0]
 80013a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_GPIO_Port, LD_Pin, GPIO_PIN_SET);
 80013a8:	2201      	movs	r2, #1
 80013aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ae:	4827      	ldr	r0, [pc, #156]	; (800144c <MX_GPIO_Init+0x118>)
 80013b0:	f002 fdb7 	bl	8003f22 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSOR1_Pin|SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin
 80013b4:	2200      	movs	r2, #0
 80013b6:	21ff      	movs	r1, #255	; 0xff
 80013b8:	4825      	ldr	r0, [pc, #148]	; (8001450 <MX_GPIO_Init+0x11c>)
 80013ba:	f002 fdb2 	bl	8003f22 <HAL_GPIO_WritePin>
                          |SENSOR5_Pin|SENSOR6_Pin|SENSOR7_Pin|SENSOR8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDON_Pin|BIN1L_Pin|BIN1R_Pin|AIN2L_Pin
 80013be:	2200      	movs	r2, #0
 80013c0:	f24c 0171 	movw	r1, #49265	; 0xc071
 80013c4:	4823      	ldr	r0, [pc, #140]	; (8001454 <MX_GPIO_Init+0x120>)
 80013c6:	f002 fdac 	bl	8003f22 <HAL_GPIO_WritePin>
                          |AIN1R_Pin|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_Pin;
 80013ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2302      	movs	r3, #2
 80013da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 0310 	add.w	r3, r7, #16
 80013e0:	4619      	mov	r1, r3
 80013e2:	481a      	ldr	r0, [pc, #104]	; (800144c <MX_GPIO_Init+0x118>)
 80013e4:	f002 fc02 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin
 80013e8:	23ff      	movs	r3, #255	; 0xff
 80013ea:	613b      	str	r3, [r7, #16]
                          |SENSOR5_Pin|SENSOR6_Pin|SENSOR7_Pin|SENSOR8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ec:	2301      	movs	r3, #1
 80013ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	4814      	ldr	r0, [pc, #80]	; (8001450 <MX_GPIO_Init+0x11c>)
 8001400:	f002 fbf4 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LEDON_Pin|BIN1L_Pin|BIN1R_Pin|AIN2L_Pin
 8001404:	f24c 0331 	movw	r3, #49201	; 0xc031
 8001408:	613b      	str	r3, [r7, #16]
                          |AIN1R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140a:	2301      	movs	r3, #1
 800140c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	4619      	mov	r1, r3
 800141c:	480d      	ldr	r0, [pc, #52]	; (8001454 <MX_GPIO_Init+0x120>)
 800141e:	f002 fbe5 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001422:	2340      	movs	r3, #64	; 0x40
 8001424:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001426:	2301      	movs	r3, #1
 8001428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800142e:	2301      	movs	r3, #1
 8001430:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001432:	f107 0310 	add.w	r3, r7, #16
 8001436:	4619      	mov	r1, r3
 8001438:	4806      	ldr	r0, [pc, #24]	; (8001454 <MX_GPIO_Init+0x120>)
 800143a:	f002 fbd7 	bl	8003bec <HAL_GPIO_Init>

}
 800143e:	bf00      	nop
 8001440:	3720      	adds	r7, #32
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000
 800144c:	40011000 	.word	0x40011000
 8001450:	40010800 	.word	0x40010800
 8001454:	40010c00 	.word	0x40010c00

08001458 <Battery_ADC_measurement>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Battery_ADC_measurement(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
	/*Start ADC*/
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 800145c:	2201      	movs	r2, #1
 800145e:	2102      	movs	r1, #2
 8001460:	4827      	ldr	r0, [pc, #156]	; (8001500 <Battery_ADC_measurement+0xa8>)
 8001462:	f002 fd5e 	bl	8003f22 <HAL_GPIO_WritePin>
	/*Get ADC value*/
	HAL_ADC_Start(&hadc1);
 8001466:	4827      	ldr	r0, [pc, #156]	; (8001504 <Battery_ADC_measurement+0xac>)
 8001468:	f001 feac 	bl	80031c4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,HAL_MAX_DELAY);
 800146c:	f04f 31ff 	mov.w	r1, #4294967295
 8001470:	4824      	ldr	r0, [pc, #144]	; (8001504 <Battery_ADC_measurement+0xac>)
 8001472:	f001 ff55 	bl	8003320 <HAL_ADC_PollForConversion>
	raw_battery = HAL_ADC_GetValue(&hadc1);
 8001476:	4823      	ldr	r0, [pc, #140]	; (8001504 <Battery_ADC_measurement+0xac>)
 8001478:	f002 f858 	bl	800352c <HAL_ADC_GetValue>
 800147c:	4603      	mov	r3, r0
 800147e:	b29a      	uxth	r2, r3
 8001480:	4b21      	ldr	r3, [pc, #132]	; (8001508 <Battery_ADC_measurement+0xb0>)
 8001482:	801a      	strh	r2, [r3, #0]
	/*Stop ADC*/
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001484:	2200      	movs	r2, #0
 8001486:	2102      	movs	r1, #2
 8001488:	481d      	ldr	r0, [pc, #116]	; (8001500 <Battery_ADC_measurement+0xa8>)
 800148a:	f002 fd4a 	bl	8003f22 <HAL_GPIO_WritePin>
	//SN_UART_Send(&huart3,"Battery_raw = %hu \r\n ",raw_battery);

	/*Percentages from raw 12bit measurement*/
	if(raw_battery != 0)
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <Battery_ADC_measurement+0xb0>)
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d01a      	beq.n	80014cc <Battery_ADC_measurement+0x74>
	{
		if(raw_battery > max_battery)
 8001496:	4b1c      	ldr	r3, [pc, #112]	; (8001508 <Battery_ADC_measurement+0xb0>)
 8001498:	881a      	ldrh	r2, [r3, #0]
 800149a:	4b1c      	ldr	r3, [pc, #112]	; (800150c <Battery_ADC_measurement+0xb4>)
 800149c:	881b      	ldrh	r3, [r3, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d903      	bls.n	80014aa <Battery_ADC_measurement+0x52>
		{
			raw_battery = max_battery;
 80014a2:	4b1a      	ldr	r3, [pc, #104]	; (800150c <Battery_ADC_measurement+0xb4>)
 80014a4:	881a      	ldrh	r2, [r3, #0]
 80014a6:	4b18      	ldr	r3, [pc, #96]	; (8001508 <Battery_ADC_measurement+0xb0>)
 80014a8:	801a      	strh	r2, [r3, #0]
		}
		battery_procentage_raw = (raw_battery * 100) / max_battery;
 80014aa:	4b17      	ldr	r3, [pc, #92]	; (8001508 <Battery_ADC_measurement+0xb0>)
 80014ac:	881b      	ldrh	r3, [r3, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	2364      	movs	r3, #100	; 0x64
 80014b2:	fb02 f303 	mul.w	r3, r2, r3
 80014b6:	4a15      	ldr	r2, [pc, #84]	; (800150c <Battery_ADC_measurement+0xb4>)
 80014b8:	8812      	ldrh	r2, [r2, #0]
 80014ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fb9c 	bl	8000bfc <__aeabi_i2f>
 80014c4:	4603      	mov	r3, r0
 80014c6:	4a12      	ldr	r2, [pc, #72]	; (8001510 <Battery_ADC_measurement+0xb8>)
 80014c8:	6013      	str	r3, [r2, #0]
 80014ca:	e003      	b.n	80014d4 <Battery_ADC_measurement+0x7c>
	}
	else
	{
		battery_procentage_raw = 0;
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <Battery_ADC_measurement+0xb8>)
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
	}
	/*Motor speed*/
	speedlevel = ((100 - battery_procentage_raw) + 100) / 100;
 80014d4:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <Battery_ADC_measurement+0xb8>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4619      	mov	r1, r3
 80014da:	480e      	ldr	r0, [pc, #56]	; (8001514 <Battery_ADC_measurement+0xbc>)
 80014dc:	f7ff fad8 	bl	8000a90 <__aeabi_fsub>
 80014e0:	4603      	mov	r3, r0
 80014e2:	490c      	ldr	r1, [pc, #48]	; (8001514 <Battery_ADC_measurement+0xbc>)
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff fad5 	bl	8000a94 <__addsf3>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4909      	ldr	r1, [pc, #36]	; (8001514 <Battery_ADC_measurement+0xbc>)
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff fc8c 	bl	8000e0c <__aeabi_fdiv>
 80014f4:	4603      	mov	r3, r0
 80014f6:	461a      	mov	r2, r3
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <Battery_ADC_measurement+0xc0>)
 80014fa:	601a      	str	r2, [r3, #0]
}
 80014fc:	bf00      	nop
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40010c00 	.word	0x40010c00
 8001504:	2000022c 	.word	0x2000022c
 8001508:	200002d0 	.word	0x200002d0
 800150c:	20000030 	.word	0x20000030
 8001510:	200002d4 	.word	0x200002d4
 8001514:	42c80000 	.word	0x42c80000
 8001518:	20000008 	.word	0x20000008

0800151c <delay_us>:
void delay_us (uint16_t us)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <delay_us+0x2c>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2200      	movs	r2, #0
 800152c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 800152e:	bf00      	nop
 8001530:	4b05      	ldr	r3, [pc, #20]	; (8001548 <delay_us+0x2c>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	429a      	cmp	r2, r3
 800153a:	d3f9      	bcc.n	8001530 <delay_us+0x14>
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	200002dc 	.word	0x200002dc

0800154c <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0308 	add.w	r3, r7, #8
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800156a:	2301      	movs	r3, #1
 800156c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156e:	2302      	movs	r3, #2
 8001570:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	4619      	mov	r1, r3
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f002 fb37 	bl	8003bec <HAL_GPIO_Init>
}
 800157e:	bf00      	nop
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}

08001586 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001586:	b580      	push	{r7, lr}
 8001588:	b086      	sub	sp, #24
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	460b      	mov	r3, r1
 8001590:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001592:	f107 0308 	add.w	r3, r7, #8
 8001596:	2200      	movs	r2, #0
 8001598:	601a      	str	r2, [r3, #0]
 800159a:	605a      	str	r2, [r3, #4]
 800159c:	609a      	str	r2, [r3, #8]
 800159e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80015a0:	887b      	ldrh	r3, [r7, #2]
 80015a2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015a4:	2300      	movs	r3, #0
 80015a6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	4619      	mov	r1, r3
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f002 fb1a 	bl	8003bec <HAL_GPIO_Init>
}
 80015b8:	bf00      	nop
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <motor_control>:


void motor_control (double pos_right, double pos_left)
{
 80015c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80015c4:	b084      	sub	sp, #16
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80015cc:	e9c7 2300 	strd	r2, r3, [r7]
	if (pos_left < 0 )
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015dc:	f7ff f9ee 	bl	80009bc <__aeabi_dcmplt>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d02f      	beq.n	8001646 <motor_control+0x86>
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_2, (int)((ARR*pos_left*-1)*speedlevel));
 80015e6:	4b64      	ldr	r3, [pc, #400]	; (8001778 <motor_control+0x1b8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7fe ff0a 	bl	8000404 <__aeabi_i2d>
 80015f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015f4:	f7fe ff70 	bl	80004d8 <__aeabi_dmul>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4690      	mov	r8, r2
 80015fe:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001602:	4b5e      	ldr	r3, [pc, #376]	; (800177c <motor_control+0x1bc>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ff0e 	bl	8000428 <__aeabi_f2d>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4640      	mov	r0, r8
 8001612:	4649      	mov	r1, r9
 8001614:	f7fe ff60 	bl	80004d8 <__aeabi_dmul>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f7ff fa0a 	bl	8000a38 <__aeabi_d2iz>
 8001624:	4602      	mov	r2, r0
 8001626:	4b56      	ldr	r3, [pc, #344]	; (8001780 <motor_control+0x1c0>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 800162c:	2201      	movs	r2, #1
 800162e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001632:	4854      	ldr	r0, [pc, #336]	; (8001784 <motor_control+0x1c4>)
 8001634:	f002 fc75 	bl	8003f22 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800163e:	4851      	ldr	r0, [pc, #324]	; (8001784 <motor_control+0x1c4>)
 8001640:	f002 fc6f 	bl	8003f22 <HAL_GPIO_WritePin>
 8001644:	e02d      	b.n	80016a2 <motor_control+0xe2>
	}
	else
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_2, (int)((ARR*pos_left)*speedlevel));
 8001646:	4b4c      	ldr	r3, [pc, #304]	; (8001778 <motor_control+0x1b8>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4618      	mov	r0, r3
 800164c:	f7fe feda 	bl	8000404 <__aeabi_i2d>
 8001650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001654:	f7fe ff40 	bl	80004d8 <__aeabi_dmul>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4690      	mov	r8, r2
 800165e:	4699      	mov	r9, r3
 8001660:	4b46      	ldr	r3, [pc, #280]	; (800177c <motor_control+0x1bc>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4618      	mov	r0, r3
 8001666:	f7fe fedf 	bl	8000428 <__aeabi_f2d>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4640      	mov	r0, r8
 8001670:	4649      	mov	r1, r9
 8001672:	f7fe ff31 	bl	80004d8 <__aeabi_dmul>
 8001676:	4602      	mov	r2, r0
 8001678:	460b      	mov	r3, r1
 800167a:	4610      	mov	r0, r2
 800167c:	4619      	mov	r1, r3
 800167e:	f7ff f9db 	bl	8000a38 <__aeabi_d2iz>
 8001682:	4602      	mov	r2, r0
 8001684:	4b3e      	ldr	r3, [pc, #248]	; (8001780 <motor_control+0x1c0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001690:	483c      	ldr	r0, [pc, #240]	; (8001784 <motor_control+0x1c4>)
 8001692:	f002 fc46 	bl	8003f22 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800169c:	4839      	ldr	r0, [pc, #228]	; (8001784 <motor_control+0x1c4>)
 800169e:	f002 fc40 	bl	8003f22 <HAL_GPIO_WritePin>
	}
	if (pos_right < 0 )
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	f04f 0300 	mov.w	r3, #0
 80016aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016ae:	f7ff f985 	bl	80009bc <__aeabi_dcmplt>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d02d      	beq.n	8001714 <motor_control+0x154>
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, (int)((ARR*pos_right*-1)*speedlevel));
 80016b8:	4b2f      	ldr	r3, [pc, #188]	; (8001778 <motor_control+0x1b8>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe fea1 	bl	8000404 <__aeabi_i2d>
 80016c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80016c6:	f7fe ff07 	bl	80004d8 <__aeabi_dmul>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4614      	mov	r4, r2
 80016d0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80016d4:	4b29      	ldr	r3, [pc, #164]	; (800177c <motor_control+0x1bc>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe fea5 	bl	8000428 <__aeabi_f2d>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	4620      	mov	r0, r4
 80016e4:	4629      	mov	r1, r5
 80016e6:	f7fe fef7 	bl	80004d8 <__aeabi_dmul>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	f7ff f9a1 	bl	8000a38 <__aeabi_d2iz>
 80016f6:	4602      	mov	r2, r0
 80016f8:	4b21      	ldr	r3, [pc, #132]	; (8001780 <motor_control+0x1c0>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80016fe:	2201      	movs	r2, #1
 8001700:	2120      	movs	r1, #32
 8001702:	4820      	ldr	r0, [pc, #128]	; (8001784 <motor_control+0x1c4>)
 8001704:	f002 fc0d 	bl	8003f22 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001708:	2200      	movs	r2, #0
 800170a:	2110      	movs	r1, #16
 800170c:	481d      	ldr	r0, [pc, #116]	; (8001784 <motor_control+0x1c4>)
 800170e:	f002 fc08 	bl	8003f22 <HAL_GPIO_WritePin>
	{
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, (int)((ARR*pos_right)*speedlevel));
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
	}
}
 8001712:	e02b      	b.n	800176c <motor_control+0x1ac>
		__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, (int)((ARR*pos_right)*speedlevel));
 8001714:	4b18      	ldr	r3, [pc, #96]	; (8001778 <motor_control+0x1b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe fe73 	bl	8000404 <__aeabi_i2d>
 800171e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001722:	f7fe fed9 	bl	80004d8 <__aeabi_dmul>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4614      	mov	r4, r2
 800172c:	461d      	mov	r5, r3
 800172e:	4b13      	ldr	r3, [pc, #76]	; (800177c <motor_control+0x1bc>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f7fe fe78 	bl	8000428 <__aeabi_f2d>
 8001738:	4602      	mov	r2, r0
 800173a:	460b      	mov	r3, r1
 800173c:	4620      	mov	r0, r4
 800173e:	4629      	mov	r1, r5
 8001740:	f7fe feca 	bl	80004d8 <__aeabi_dmul>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	f7ff f974 	bl	8000a38 <__aeabi_d2iz>
 8001750:	4602      	mov	r2, r0
 8001752:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <motor_control+0x1c0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001758:	2200      	movs	r2, #0
 800175a:	2120      	movs	r1, #32
 800175c:	4809      	ldr	r0, [pc, #36]	; (8001784 <motor_control+0x1c4>)
 800175e:	f002 fbe0 	bl	8003f22 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8001762:	2201      	movs	r2, #1
 8001764:	2110      	movs	r1, #16
 8001766:	4807      	ldr	r0, [pc, #28]	; (8001784 <motor_control+0x1c4>)
 8001768:	f002 fbdb 	bl	8003f22 <HAL_GPIO_WritePin>
}
 800176c:	bf00      	nop
 800176e:	3710      	adds	r7, #16
 8001770:	46bd      	mov	sp, r7
 8001772:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001776:	bf00      	nop
 8001778:	2000001c 	.word	0x2000001c
 800177c:	20000008 	.word	0x20000008
 8001780:	200003b4 	.word	0x200003b4
 8001784:	40010c00 	.word	0x40010c00

08001788 <sharp_turn>:


void sharp_turn () {
 8001788:	b5b0      	push	{r4, r5, r7, lr}
 800178a:	af00      	add	r7, sp, #0

	if (last_idle < 25)
 800178c:	4b2c      	ldr	r3, [pc, #176]	; (8001840 <sharp_turn+0xb8>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b18      	cmp	r3, #24
 8001792:	dc29      	bgt.n	80017e8 <sharp_turn+0x60>
	{
		if (last_end == 1)
 8001794:	4b2b      	ldr	r3, [pc, #172]	; (8001844 <sharp_turn+0xbc>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2b01      	cmp	r3, #1
 800179a:	d112      	bne.n	80017c2 <sharp_turn+0x3a>
			motor_control(Sharp_bend_speed_right, Sharp_bend_speed_left);
 800179c:	4b2a      	ldr	r3, [pc, #168]	; (8001848 <sharp_turn+0xc0>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fe2f 	bl	8000404 <__aeabi_i2d>
 80017a6:	4604      	mov	r4, r0
 80017a8:	460d      	mov	r5, r1
 80017aa:	4b28      	ldr	r3, [pc, #160]	; (800184c <sharp_turn+0xc4>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fe28 	bl	8000404 <__aeabi_i2d>
 80017b4:	4602      	mov	r2, r0
 80017b6:	460b      	mov	r3, r1
 80017b8:	4620      	mov	r0, r4
 80017ba:	4629      	mov	r1, r5
 80017bc:	f7ff ff00 	bl	80015c0 <motor_control>
		if (last_end == 1)
			motor_control(Bend_speed_right, Bend_speed_left);
		else
			motor_control(Bend_speed_left, Bend_speed_right);
	}
}
 80017c0:	e03b      	b.n	800183a <sharp_turn+0xb2>
			motor_control(Sharp_bend_speed_left, Sharp_bend_speed_right);
 80017c2:	4b22      	ldr	r3, [pc, #136]	; (800184c <sharp_turn+0xc4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7fe fe1c 	bl	8000404 <__aeabi_i2d>
 80017cc:	4604      	mov	r4, r0
 80017ce:	460d      	mov	r5, r1
 80017d0:	4b1d      	ldr	r3, [pc, #116]	; (8001848 <sharp_turn+0xc0>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe fe15 	bl	8000404 <__aeabi_i2d>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4620      	mov	r0, r4
 80017e0:	4629      	mov	r1, r5
 80017e2:	f7ff feed 	bl	80015c0 <motor_control>
}
 80017e6:	e028      	b.n	800183a <sharp_turn+0xb2>
		if (last_end == 1)
 80017e8:	4b16      	ldr	r3, [pc, #88]	; (8001844 <sharp_turn+0xbc>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d112      	bne.n	8001816 <sharp_turn+0x8e>
			motor_control(Bend_speed_right, Bend_speed_left);
 80017f0:	4b17      	ldr	r3, [pc, #92]	; (8001850 <sharp_turn+0xc8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fe05 	bl	8000404 <__aeabi_i2d>
 80017fa:	4604      	mov	r4, r0
 80017fc:	460d      	mov	r5, r1
 80017fe:	4b15      	ldr	r3, [pc, #84]	; (8001854 <sharp_turn+0xcc>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fdfe 	bl	8000404 <__aeabi_i2d>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	4620      	mov	r0, r4
 800180e:	4629      	mov	r1, r5
 8001810:	f7ff fed6 	bl	80015c0 <motor_control>
}
 8001814:	e011      	b.n	800183a <sharp_turn+0xb2>
			motor_control(Bend_speed_left, Bend_speed_right);
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <sharp_turn+0xcc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe fdf2 	bl	8000404 <__aeabi_i2d>
 8001820:	4604      	mov	r4, r0
 8001822:	460d      	mov	r5, r1
 8001824:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <sharp_turn+0xc8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fdeb 	bl	8000404 <__aeabi_i2d>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4620      	mov	r0, r4
 8001834:	4629      	mov	r1, r5
 8001836:	f7ff fec3 	bl	80015c0 <motor_control>
}
 800183a:	bf00      	nop
 800183c:	bdb0      	pop	{r4, r5, r7, pc}
 800183e:	bf00      	nop
 8001840:	200002ac 	.word	0x200002ac
 8001844:	200002a8 	.word	0x200002a8
 8001848:	20000020 	.word	0x20000020
 800184c:	20000024 	.word	0x20000024
 8001850:	20000028 	.word	0x20000028
 8001854:	2000002c 	.word	0x2000002c

08001858 <QTR8_read>:
int QTR8_read ()
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 1);
 800185e:	2201      	movs	r2, #1
 8001860:	2101      	movs	r1, #1
 8001862:	48a2      	ldr	r0, [pc, #648]	; (8001aec <QTR8_read+0x294>)
 8001864:	f002 fb5d 	bl	8003f22 <HAL_GPIO_WritePin>

	Set_Pin_Output(SENSOR1_GPIO_Port, SENSOR1_Pin);
 8001868:	2101      	movs	r1, #1
 800186a:	48a1      	ldr	r0, [pc, #644]	; (8001af0 <QTR8_read+0x298>)
 800186c:	f7ff fe6e 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR2_GPIO_Port, SENSOR2_Pin);
 8001870:	2102      	movs	r1, #2
 8001872:	489f      	ldr	r0, [pc, #636]	; (8001af0 <QTR8_read+0x298>)
 8001874:	f7ff fe6a 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR3_GPIO_Port, SENSOR3_Pin);
 8001878:	2104      	movs	r1, #4
 800187a:	489d      	ldr	r0, [pc, #628]	; (8001af0 <QTR8_read+0x298>)
 800187c:	f7ff fe66 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR4_GPIO_Port, SENSOR4_Pin);
 8001880:	2108      	movs	r1, #8
 8001882:	489b      	ldr	r0, [pc, #620]	; (8001af0 <QTR8_read+0x298>)
 8001884:	f7ff fe62 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR5_GPIO_Port, SENSOR5_Pin);
 8001888:	2110      	movs	r1, #16
 800188a:	4899      	ldr	r0, [pc, #612]	; (8001af0 <QTR8_read+0x298>)
 800188c:	f7ff fe5e 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR6_GPIO_Port, SENSOR6_Pin);
 8001890:	2120      	movs	r1, #32
 8001892:	4897      	ldr	r0, [pc, #604]	; (8001af0 <QTR8_read+0x298>)
 8001894:	f7ff fe5a 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR7_GPIO_Port, SENSOR7_Pin);
 8001898:	2140      	movs	r1, #64	; 0x40
 800189a:	4895      	ldr	r0, [pc, #596]	; (8001af0 <QTR8_read+0x298>)
 800189c:	f7ff fe56 	bl	800154c <Set_Pin_Output>
	Set_Pin_Output(SENSOR8_GPIO_Port, SENSOR8_Pin);
 80018a0:	2180      	movs	r1, #128	; 0x80
 80018a2:	4893      	ldr	r0, [pc, #588]	; (8001af0 <QTR8_read+0x298>)
 80018a4:	f7ff fe52 	bl	800154c <Set_Pin_Output>

	HAL_GPIO_WritePin (SENSOR1_GPIO_Port, SENSOR1_Pin, 1);
 80018a8:	2201      	movs	r2, #1
 80018aa:	2101      	movs	r1, #1
 80018ac:	4890      	ldr	r0, [pc, #576]	; (8001af0 <QTR8_read+0x298>)
 80018ae:	f002 fb38 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR2_GPIO_Port, SENSOR2_Pin, 1);
 80018b2:	2201      	movs	r2, #1
 80018b4:	2102      	movs	r1, #2
 80018b6:	488e      	ldr	r0, [pc, #568]	; (8001af0 <QTR8_read+0x298>)
 80018b8:	f002 fb33 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR3_GPIO_Port, SENSOR3_Pin, 1);
 80018bc:	2201      	movs	r2, #1
 80018be:	2104      	movs	r1, #4
 80018c0:	488b      	ldr	r0, [pc, #556]	; (8001af0 <QTR8_read+0x298>)
 80018c2:	f002 fb2e 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR4_GPIO_Port, SENSOR4_Pin, 1);
 80018c6:	2201      	movs	r2, #1
 80018c8:	2108      	movs	r1, #8
 80018ca:	4889      	ldr	r0, [pc, #548]	; (8001af0 <QTR8_read+0x298>)
 80018cc:	f002 fb29 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR5_GPIO_Port, SENSOR5_Pin, 1);
 80018d0:	2201      	movs	r2, #1
 80018d2:	2110      	movs	r1, #16
 80018d4:	4886      	ldr	r0, [pc, #536]	; (8001af0 <QTR8_read+0x298>)
 80018d6:	f002 fb24 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR6_GPIO_Port, SENSOR6_Pin, 1);
 80018da:	2201      	movs	r2, #1
 80018dc:	2120      	movs	r1, #32
 80018de:	4884      	ldr	r0, [pc, #528]	; (8001af0 <QTR8_read+0x298>)
 80018e0:	f002 fb1f 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR7_GPIO_Port, SENSOR7_Pin, 1);
 80018e4:	2201      	movs	r2, #1
 80018e6:	2140      	movs	r1, #64	; 0x40
 80018e8:	4881      	ldr	r0, [pc, #516]	; (8001af0 <QTR8_read+0x298>)
 80018ea:	f002 fb1a 	bl	8003f22 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR8_GPIO_Port, SENSOR8_Pin, 1);
 80018ee:	2201      	movs	r2, #1
 80018f0:	2180      	movs	r1, #128	; 0x80
 80018f2:	487f      	ldr	r0, [pc, #508]	; (8001af0 <QTR8_read+0x298>)
 80018f4:	f002 fb15 	bl	8003f22 <HAL_GPIO_WritePin>

	delay_us(10);
 80018f8:	200a      	movs	r0, #10
 80018fa:	f7ff fe0f 	bl	800151c <delay_us>

	Set_Pin_Input(SENSOR1_GPIO_Port, SENSOR1_Pin);
 80018fe:	2101      	movs	r1, #1
 8001900:	487b      	ldr	r0, [pc, #492]	; (8001af0 <QTR8_read+0x298>)
 8001902:	f7ff fe40 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR2_GPIO_Port, SENSOR2_Pin);
 8001906:	2102      	movs	r1, #2
 8001908:	4879      	ldr	r0, [pc, #484]	; (8001af0 <QTR8_read+0x298>)
 800190a:	f7ff fe3c 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR3_GPIO_Port, SENSOR3_Pin);
 800190e:	2104      	movs	r1, #4
 8001910:	4877      	ldr	r0, [pc, #476]	; (8001af0 <QTR8_read+0x298>)
 8001912:	f7ff fe38 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR4_GPIO_Port, SENSOR4_Pin);
 8001916:	2108      	movs	r1, #8
 8001918:	4875      	ldr	r0, [pc, #468]	; (8001af0 <QTR8_read+0x298>)
 800191a:	f7ff fe34 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR5_GPIO_Port, SENSOR5_Pin);
 800191e:	2110      	movs	r1, #16
 8001920:	4873      	ldr	r0, [pc, #460]	; (8001af0 <QTR8_read+0x298>)
 8001922:	f7ff fe30 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR6_GPIO_Port, SENSOR6_Pin);
 8001926:	2120      	movs	r1, #32
 8001928:	4871      	ldr	r0, [pc, #452]	; (8001af0 <QTR8_read+0x298>)
 800192a:	f7ff fe2c 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR7_GPIO_Port, SENSOR7_Pin);
 800192e:	2140      	movs	r1, #64	; 0x40
 8001930:	486f      	ldr	r0, [pc, #444]	; (8001af0 <QTR8_read+0x298>)
 8001932:	f7ff fe28 	bl	8001586 <Set_Pin_Input>
	Set_Pin_Input(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8001936:	2180      	movs	r1, #128	; 0x80
 8001938:	486d      	ldr	r0, [pc, #436]	; (8001af0 <QTR8_read+0x298>)
 800193a:	f7ff fe24 	bl	8001586 <Set_Pin_Input>

	// Threshold
	 delay_us(4500);
 800193e:	f241 1094 	movw	r0, #4500	; 0x1194
 8001942:	f7ff fdeb 	bl	800151c <delay_us>

	sensor_read = 0x00000000;
 8001946:	4b6b      	ldr	r3, [pc, #428]	; (8001af4 <QTR8_read+0x29c>)
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
	int pos = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	607b      	str	r3, [r7, #4]
  int active = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	603b      	str	r3, [r7, #0]

	if (HAL_GPIO_ReadPin(SENSOR1_GPIO_Port, SENSOR1_Pin)) {
 8001954:	2101      	movs	r1, #1
 8001956:	4866      	ldr	r0, [pc, #408]	; (8001af0 <QTR8_read+0x298>)
 8001958:	f002 facc 	bl	8003ef4 <HAL_GPIO_ReadPin>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d00f      	beq.n	8001982 <QTR8_read+0x12a>
		sensor_read |= 0x00000001;
 8001962:	4b64      	ldr	r3, [pc, #400]	; (8001af4 <QTR8_read+0x29c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f043 0301 	orr.w	r3, r3, #1
 800196a:	4a62      	ldr	r2, [pc, #392]	; (8001af4 <QTR8_read+0x29c>)
 800196c:	6013      	str	r3, [r2, #0]
		pos += 1000;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8001974:	607b      	str	r3, [r7, #4]
    active++;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	603b      	str	r3, [r7, #0]
		last_end = 1;
 800197c:	4b5e      	ldr	r3, [pc, #376]	; (8001af8 <QTR8_read+0x2a0>)
 800197e:	2201      	movs	r2, #1
 8001980:	601a      	str	r2, [r3, #0]
	}
	if (HAL_GPIO_ReadPin(SENSOR2_GPIO_Port, SENSOR2_Pin)) {
 8001982:	2102      	movs	r1, #2
 8001984:	485a      	ldr	r0, [pc, #360]	; (8001af0 <QTR8_read+0x298>)
 8001986:	f002 fab5 	bl	8003ef4 <HAL_GPIO_ReadPin>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d00c      	beq.n	80019aa <QTR8_read+0x152>
		sensor_read |= 0x00000010;
 8001990:	4b58      	ldr	r3, [pc, #352]	; (8001af4 <QTR8_read+0x29c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f043 0310 	orr.w	r3, r3, #16
 8001998:	4a56      	ldr	r2, [pc, #344]	; (8001af4 <QTR8_read+0x29c>)
 800199a:	6013      	str	r3, [r2, #0]
		pos += 2000;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80019a2:	607b      	str	r3, [r7, #4]
    active++;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	3301      	adds	r3, #1
 80019a8:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR3_GPIO_Port, SENSOR3_Pin)) {
 80019aa:	2104      	movs	r1, #4
 80019ac:	4850      	ldr	r0, [pc, #320]	; (8001af0 <QTR8_read+0x298>)
 80019ae:	f002 faa1 	bl	8003ef4 <HAL_GPIO_ReadPin>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d00c      	beq.n	80019d2 <QTR8_read+0x17a>
		sensor_read |= 0x00000100;
 80019b8:	4b4e      	ldr	r3, [pc, #312]	; (8001af4 <QTR8_read+0x29c>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c0:	4a4c      	ldr	r2, [pc, #304]	; (8001af4 <QTR8_read+0x29c>)
 80019c2:	6013      	str	r3, [r2, #0]
		pos += 3000;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80019ca:	607b      	str	r3, [r7, #4]
    active++;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	3301      	adds	r3, #1
 80019d0:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR4_GPIO_Port, SENSOR4_Pin)) {
 80019d2:	2108      	movs	r1, #8
 80019d4:	4846      	ldr	r0, [pc, #280]	; (8001af0 <QTR8_read+0x298>)
 80019d6:	f002 fa8d 	bl	8003ef4 <HAL_GPIO_ReadPin>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d00c      	beq.n	80019fa <QTR8_read+0x1a2>
		sensor_read |= 0x00001000;
 80019e0:	4b44      	ldr	r3, [pc, #272]	; (8001af4 <QTR8_read+0x29c>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019e8:	4a42      	ldr	r2, [pc, #264]	; (8001af4 <QTR8_read+0x29c>)
 80019ea:	6013      	str	r3, [r2, #0]
		pos += 4000;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f503 637a 	add.w	r3, r3, #4000	; 0xfa0
 80019f2:	607b      	str	r3, [r7, #4]
    active++;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	3301      	adds	r3, #1
 80019f8:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR5_GPIO_Port, SENSOR5_Pin)) {
 80019fa:	2110      	movs	r1, #16
 80019fc:	483c      	ldr	r0, [pc, #240]	; (8001af0 <QTR8_read+0x298>)
 80019fe:	f002 fa79 	bl	8003ef4 <HAL_GPIO_ReadPin>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d00d      	beq.n	8001a24 <QTR8_read+0x1cc>
		sensor_read |= 0x00010000;
 8001a08:	4b3a      	ldr	r3, [pc, #232]	; (8001af4 <QTR8_read+0x29c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a10:	4a38      	ldr	r2, [pc, #224]	; (8001af4 <QTR8_read+0x29c>)
 8001a12:	6013      	str	r3, [r2, #0]
		pos += 5000;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8001a1a:	3308      	adds	r3, #8
 8001a1c:	607b      	str	r3, [r7, #4]
    active++;
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	3301      	adds	r3, #1
 8001a22:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR6_GPIO_Port, SENSOR6_Pin)) {
 8001a24:	2120      	movs	r1, #32
 8001a26:	4832      	ldr	r0, [pc, #200]	; (8001af0 <QTR8_read+0x298>)
 8001a28:	f002 fa64 	bl	8003ef4 <HAL_GPIO_ReadPin>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00d      	beq.n	8001a4e <QTR8_read+0x1f6>
		sensor_read |= 0x00100000;
 8001a32:	4b30      	ldr	r3, [pc, #192]	; (8001af4 <QTR8_read+0x29c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a3a:	4a2e      	ldr	r2, [pc, #184]	; (8001af4 <QTR8_read+0x29c>)
 8001a3c:	6013      	str	r3, [r2, #0]
		pos += 6000;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f503 53bb 	add.w	r3, r3, #5984	; 0x1760
 8001a44:	3310      	adds	r3, #16
 8001a46:	607b      	str	r3, [r7, #4]
    active++;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR7_GPIO_Port, SENSOR7_Pin)) {
 8001a4e:	2140      	movs	r1, #64	; 0x40
 8001a50:	4827      	ldr	r0, [pc, #156]	; (8001af0 <QTR8_read+0x298>)
 8001a52:	f002 fa4f 	bl	8003ef4 <HAL_GPIO_ReadPin>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d00d      	beq.n	8001a78 <QTR8_read+0x220>
		sensor_read |= 0x01000000;
 8001a5c:	4b25      	ldr	r3, [pc, #148]	; (8001af4 <QTR8_read+0x29c>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a64:	4a23      	ldr	r2, [pc, #140]	; (8001af4 <QTR8_read+0x29c>)
 8001a66:	6013      	str	r3, [r2, #0]
		pos += 7000;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f503 53da 	add.w	r3, r3, #6976	; 0x1b40
 8001a6e:	3318      	adds	r3, #24
 8001a70:	607b      	str	r3, [r7, #4]
    active++;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	3301      	adds	r3, #1
 8001a76:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin)) {
 8001a78:	2180      	movs	r1, #128	; 0x80
 8001a7a:	481d      	ldr	r0, [pc, #116]	; (8001af0 <QTR8_read+0x298>)
 8001a7c:	f002 fa3a 	bl	8003ef4 <HAL_GPIO_ReadPin>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d00f      	beq.n	8001aa6 <QTR8_read+0x24e>
		sensor_read |= 0x10000000;
 8001a86:	4b1b      	ldr	r3, [pc, #108]	; (8001af4 <QTR8_read+0x29c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a8e:	4a19      	ldr	r2, [pc, #100]	; (8001af4 <QTR8_read+0x29c>)
 8001a90:	6013      	str	r3, [r2, #0]
		pos += 8000;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f503 53fa 	add.w	r3, r3, #8000	; 0x1f40
 8001a98:	607b      	str	r3, [r7, #4]
    active++;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	603b      	str	r3, [r7, #0]
		last_end = 0;
 8001aa0:	4b15      	ldr	r3, [pc, #84]	; (8001af8 <QTR8_read+0x2a0>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
  }

  HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	4810      	ldr	r0, [pc, #64]	; (8001aec <QTR8_read+0x294>)
 8001aac:	f002 fa39 	bl	8003f22 <HAL_GPIO_WritePin>

  actives = active;
 8001ab0:	4a12      	ldr	r2, [pc, #72]	; (8001afc <QTR8_read+0x2a4>)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	6013      	str	r3, [r2, #0]
	position = pos/active;
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	fb92 f3f3 	sdiv	r3, r2, r3
 8001abe:	4a10      	ldr	r2, [pc, #64]	; (8001b00 <QTR8_read+0x2a8>)
 8001ac0:	6013      	str	r3, [r2, #0]

	if (actives == 0)
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <QTR8_read+0x2a4>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d105      	bne.n	8001ad6 <QTR8_read+0x27e>
		last_idle++;
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <QTR8_read+0x2ac>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	3301      	adds	r3, #1
 8001ad0:	4a0c      	ldr	r2, [pc, #48]	; (8001b04 <QTR8_read+0x2ac>)
 8001ad2:	6013      	str	r3, [r2, #0]
 8001ad4:	e002      	b.n	8001adc <QTR8_read+0x284>
	else
		last_idle = 0;
 8001ad6:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <QTR8_read+0x2ac>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]

	return pos/active;
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	40010c00 	.word	0x40010c00
 8001af0:	40010800 	.word	0x40010800
 8001af4:	2000025c 	.word	0x2000025c
 8001af8:	200002a8 	.word	0x200002a8
 8001afc:	200002b0 	.word	0x200002b0
 8001b00:	20000260 	.word	0x20000260
 8001b04:	200002ac 	.word	0x200002ac

08001b08 <forward_brake>:


void forward_brake(int pos_right, int pos_left)
{
 8001b08:	b5b0      	push	{r4, r5, r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
	if (actives == 0)
 8001b12:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <forward_brake+0x3c>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d102      	bne.n	8001b20 <forward_brake+0x18>
		sharp_turn();
 8001b1a:	f7ff fe35 	bl	8001788 <sharp_turn>
	else
	  motor_control(pos_right, pos_left);
}
 8001b1e:	e00d      	b.n	8001b3c <forward_brake+0x34>
	  motor_control(pos_right, pos_left);
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7fe fc6f 	bl	8000404 <__aeabi_i2d>
 8001b26:	4604      	mov	r4, r0
 8001b28:	460d      	mov	r5, r1
 8001b2a:	6838      	ldr	r0, [r7, #0]
 8001b2c:	f7fe fc6a 	bl	8000404 <__aeabi_i2d>
 8001b30:	4602      	mov	r2, r0
 8001b32:	460b      	mov	r3, r1
 8001b34:	4620      	mov	r0, r4
 8001b36:	4629      	mov	r1, r5
 8001b38:	f7ff fd42 	bl	80015c0 <motor_control>
}
 8001b3c:	bf00      	nop
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bdb0      	pop	{r4, r5, r7, pc}
 8001b44:	200002b0 	.word	0x200002b0

08001b48 <past_errors>:

void past_errors (int error)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  for (int i = 9; i > 0; i--)
 8001b50:	2309      	movs	r3, #9
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	e00b      	b.n	8001b6e <past_errors+0x26>
      errors[i] = errors[i-1];
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	4a0a      	ldr	r2, [pc, #40]	; (8001b84 <past_errors+0x3c>)
 8001b5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b60:	4908      	ldr	r1, [pc, #32]	; (8001b84 <past_errors+0x3c>)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 9; i > 0; i--)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	60fb      	str	r3, [r7, #12]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	dcf0      	bgt.n	8001b56 <past_errors+0xe>
  errors[0] = error;
 8001b74:	4a03      	ldr	r2, [pc, #12]	; (8001b84 <past_errors+0x3c>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
}
 8001b7a:	bf00      	nop
 8001b7c:	3714      	adds	r7, #20
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr
 8001b84:	20000280 	.word	0x20000280

08001b88 <errors_sum>:

int errors_sum (int index, int abs)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  int sum = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8001b96:	2300      	movs	r3, #0
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	e01a      	b.n	8001bd2 <errors_sum+0x4a>
  {
    if (abs == 1 && errors[i] < 0)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d10d      	bne.n	8001bbe <errors_sum+0x36>
 8001ba2:	4a11      	ldr	r2, [pc, #68]	; (8001be8 <errors_sum+0x60>)
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	da07      	bge.n	8001bbe <errors_sum+0x36>
      sum += -errors[i];
 8001bae:	4a0e      	ldr	r2, [pc, #56]	; (8001be8 <errors_sum+0x60>)
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	60fb      	str	r3, [r7, #12]
 8001bbc:	e006      	b.n	8001bcc <errors_sum+0x44>
    else
      sum += errors[i];
 8001bbe:	4a0a      	ldr	r2, [pc, #40]	; (8001be8 <errors_sum+0x60>)
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	4413      	add	r3, r2
 8001bca:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	3301      	adds	r3, #1
 8001bd0:	60bb      	str	r3, [r7, #8]
 8001bd2:	68ba      	ldr	r2, [r7, #8]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	dbe0      	blt.n	8001b9c <errors_sum+0x14>
  }
  return sum;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bc80      	pop	{r7}
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000280 	.word	0x20000280

08001bec <PID_control>:

void PID_control() {
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b087      	sub	sp, #28
 8001bf0:	af00      	add	r7, sp, #0
  uint16_t position = QTR8_read();
 8001bf2:	f7ff fe31 	bl	8001858 <QTR8_read>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	81fb      	strh	r3, [r7, #14]
  int error = 4500 - position;
 8001bfa:	89fb      	ldrh	r3, [r7, #14]
 8001bfc:	f5c3 538c 	rsb	r3, r3, #4480	; 0x1180
 8001c00:	3314      	adds	r3, #20
 8001c02:	60bb      	str	r3, [r7, #8]
  past_errors(error);
 8001c04:	68b8      	ldr	r0, [r7, #8]
 8001c06:	f7ff ff9f 	bl	8001b48 <past_errors>

  P = error;
 8001c0a:	4a55      	ldr	r2, [pc, #340]	; (8001d60 <PID_control+0x174>)
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	6013      	str	r3, [r2, #0]
  I = errors_sum(5, 0);
 8001c10:	2100      	movs	r1, #0
 8001c12:	2005      	movs	r0, #5
 8001c14:	f7ff ffb8 	bl	8001b88 <errors_sum>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	4a52      	ldr	r2, [pc, #328]	; (8001d64 <PID_control+0x178>)
 8001c1c:	6013      	str	r3, [r2, #0]
  D = error - lastError;
 8001c1e:	4b52      	ldr	r3, [pc, #328]	; (8001d68 <PID_control+0x17c>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	68ba      	ldr	r2, [r7, #8]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	4a51      	ldr	r2, [pc, #324]	; (8001d6c <PID_control+0x180>)
 8001c28:	6013      	str	r3, [r2, #0]
  R = errors_sum(5, 1);
 8001c2a:	2101      	movs	r1, #1
 8001c2c:	2005      	movs	r0, #5
 8001c2e:	f7ff ffab 	bl	8001b88 <errors_sum>
 8001c32:	4603      	mov	r3, r0
 8001c34:	4a4e      	ldr	r2, [pc, #312]	; (8001d70 <PID_control+0x184>)
 8001c36:	6013      	str	r3, [r2, #0]
  lastError = error;
 8001c38:	4a4b      	ldr	r2, [pc, #300]	; (8001d68 <PID_control+0x17c>)
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	6013      	str	r3, [r2, #0]

  int motorspeed = P*Kp + I*Ki + D*Kd;
 8001c3e:	4b48      	ldr	r3, [pc, #288]	; (8001d60 <PID_control+0x174>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe ffda 	bl	8000bfc <__aeabi_i2f>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <PID_control+0x188>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4610      	mov	r0, r2
 8001c52:	f7ff f827 	bl	8000ca4 <__aeabi_fmul>
 8001c56:	4603      	mov	r3, r0
 8001c58:	461c      	mov	r4, r3
 8001c5a:	4b42      	ldr	r3, [pc, #264]	; (8001d64 <PID_control+0x178>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7fe ffcc 	bl	8000bfc <__aeabi_i2f>
 8001c64:	4602      	mov	r2, r0
 8001c66:	4b44      	ldr	r3, [pc, #272]	; (8001d78 <PID_control+0x18c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	f7ff f819 	bl	8000ca4 <__aeabi_fmul>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4619      	mov	r1, r3
 8001c76:	4620      	mov	r0, r4
 8001c78:	f7fe ff0c 	bl	8000a94 <__addsf3>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	461c      	mov	r4, r3
 8001c80:	4b3a      	ldr	r3, [pc, #232]	; (8001d6c <PID_control+0x180>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe ffb9 	bl	8000bfc <__aeabi_i2f>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	4b3b      	ldr	r3, [pc, #236]	; (8001d7c <PID_control+0x190>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4619      	mov	r1, r3
 8001c92:	4610      	mov	r0, r2
 8001c94:	f7ff f806 	bl	8000ca4 <__aeabi_fmul>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4620      	mov	r0, r4
 8001c9e:	f7fe fef9 	bl	8000a94 <__addsf3>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff f9c3 	bl	8001030 <__aeabi_f2iz>
 8001caa:	4603      	mov	r3, r0
 8001cac:	607b      	str	r3, [r7, #4]

  int motorspeedl = basespeedl + motorspeed - R*Kr;
 8001cae:	4b34      	ldr	r3, [pc, #208]	; (8001d80 <PID_control+0x194>)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe ffa0 	bl	8000bfc <__aeabi_i2f>
 8001cbc:	4604      	mov	r4, r0
 8001cbe:	4b2c      	ldr	r3, [pc, #176]	; (8001d70 <PID_control+0x184>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7fe ff9a 	bl	8000bfc <__aeabi_i2f>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	4b2e      	ldr	r3, [pc, #184]	; (8001d84 <PID_control+0x198>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	f7fe ffe7 	bl	8000ca4 <__aeabi_fmul>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4620      	mov	r0, r4
 8001cdc:	f7fe fed8 	bl	8000a90 <__aeabi_fsub>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff f9a4 	bl	8001030 <__aeabi_f2iz>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	617b      	str	r3, [r7, #20]
  int motorspeedr = basespeedr - motorspeed - R*Kr;
 8001cec:	4b26      	ldr	r3, [pc, #152]	; (8001d88 <PID_control+0x19c>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe ff81 	bl	8000bfc <__aeabi_i2f>
 8001cfa:	4604      	mov	r4, r0
 8001cfc:	4b1c      	ldr	r3, [pc, #112]	; (8001d70 <PID_control+0x184>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe ff7b 	bl	8000bfc <__aeabi_i2f>
 8001d06:	4602      	mov	r2, r0
 8001d08:	4b1e      	ldr	r3, [pc, #120]	; (8001d84 <PID_control+0x198>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4610      	mov	r0, r2
 8001d10:	f7fe ffc8 	bl	8000ca4 <__aeabi_fmul>
 8001d14:	4603      	mov	r3, r0
 8001d16:	4619      	mov	r1, r3
 8001d18:	4620      	mov	r0, r4
 8001d1a:	f7fe feb9 	bl	8000a90 <__aeabi_fsub>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff f985 	bl	8001030 <__aeabi_f2iz>
 8001d26:	4603      	mov	r3, r0
 8001d28:	613b      	str	r3, [r7, #16]

  if (motorspeedl > maxspeedl)
 8001d2a:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <PID_control+0x1a0>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	429a      	cmp	r2, r3
 8001d32:	dd02      	ble.n	8001d3a <PID_control+0x14e>
    motorspeedl = maxspeedl;
 8001d34:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <PID_control+0x1a0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	617b      	str	r3, [r7, #20]
  if (motorspeedr > maxspeedr)
 8001d3a:	4b15      	ldr	r3, [pc, #84]	; (8001d90 <PID_control+0x1a4>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	693a      	ldr	r2, [r7, #16]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dd02      	ble.n	8001d4a <PID_control+0x15e>
    motorspeedr = maxspeedr;
 8001d44:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <PID_control+0x1a4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	613b      	str	r3, [r7, #16]

  	Battery_ADC_measurement();
 8001d4a:	f7ff fb85 	bl	8001458 <Battery_ADC_measurement>
	forward_brake(motorspeedr, motorspeedl);
 8001d4e:	6979      	ldr	r1, [r7, #20]
 8001d50:	6938      	ldr	r0, [r7, #16]
 8001d52:	f7ff fed9 	bl	8001b08 <forward_brake>
}
 8001d56:	bf00      	nop
 8001d58:	371c      	adds	r7, #28
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd90      	pop	{r4, r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	2000026c 	.word	0x2000026c
 8001d64:	20000270 	.word	0x20000270
 8001d68:	2000027c 	.word	0x2000027c
 8001d6c:	20000274 	.word	0x20000274
 8001d70:	20000278 	.word	0x20000278
 8001d74:	20000000 	.word	0x20000000
 8001d78:	20000264 	.word	0x20000264
 8001d7c:	20000004 	.word	0x20000004
 8001d80:	20000018 	.word	0x20000018
 8001d84:	20000268 	.word	0x20000268
 8001d88:	20000014 	.word	0x20000014
 8001d8c:	20000010 	.word	0x20000010
 8001d90:	2000000c 	.word	0x2000000c

08001d94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d98:	f001 f8b6 	bl	8002f08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d9c:	f000 f85c 	bl	8001e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001da0:	f7ff fac8 	bl	8001334 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001da4:	f000 fd96 	bl	80028d4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001da8:	f000 fe32 	bl	8002a10 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001dac:	f000 fe7e 	bl	8002aac <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001db0:	f000 ffa0 	bl	8002cf4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001db4:	f000 ffc8 	bl	8002d48 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001db8:	f7ff fa42 	bl	8001240 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001dbc:	f000 fdda 	bl	8002974 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
   HAL_UART_Receive_IT(&huart1,(uint8_t*)RxData,28); //Oczekiwanie na dane z HC-05 i wczenie timerw
 8001dc0:	221c      	movs	r2, #28
 8001dc2:	491e      	ldr	r1, [pc, #120]	; (8001e3c <main+0xa8>)
 8001dc4:	481e      	ldr	r0, [pc, #120]	; (8001e40 <main+0xac>)
 8001dc6:	f003 fe00 	bl	80059ca <HAL_UART_Receive_IT>
   HAL_TIM_Base_Start(&htim1);
 8001dca:	481e      	ldr	r0, [pc, #120]	; (8001e44 <main+0xb0>)
 8001dcc:	f002 fea6 	bl	8004b1c <HAL_TIM_Base_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	481d      	ldr	r0, [pc, #116]	; (8001e48 <main+0xb4>)
 8001dd4:	f002 ff9c 	bl	8004d10 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001dd8:	2108      	movs	r1, #8
 8001dda:	481b      	ldr	r0, [pc, #108]	; (8001e48 <main+0xb4>)
 8001ddc:	f002 ff98 	bl	8004d10 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001de0:	210c      	movs	r1, #12
 8001de2:	4819      	ldr	r0, [pc, #100]	; (8001e48 <main+0xb4>)
 8001de4:	f002 ff94 	bl	8004d10 <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001de8:	2104      	movs	r1, #4
 8001dea:	4817      	ldr	r0, [pc, #92]	; (8001e48 <main+0xb4>)
 8001dec:	f002 ff90 	bl	8004d10 <HAL_TIM_PWM_Start>
   //__HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_1, 100);
   __HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_2, 100);
 8001df0:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <main+0xb4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2264      	movs	r2, #100	; 0x64
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38
   __HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_1, 0);
 8001df8:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <main+0xb4>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_3, 100);
 8001e00:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <main+0xb4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2264      	movs	r2, #100	; 0x64
 8001e06:	63da      	str	r2, [r3, #60]	; 0x3c
   __HAL_TIM_SET_COMPARE (&htim4, TIM_CHANNEL_4, 100);
 8001e08:	4b0f      	ldr	r3, [pc, #60]	; (8001e48 <main+0xb4>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2264      	movs	r2, #100	; 0x64
 8001e0e:	641a      	str	r2, [r3, #64]	; 0x40
   HAL_Delay(2000);
 8001e10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e14:	f001 f8da 	bl	8002fcc <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  PID_control();
 8001e18:	f7ff fee8 	bl	8001bec <PID_control>
	  if(battery_procentage_raw < 75)
 8001e1c:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <main+0xb8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	490b      	ldr	r1, [pc, #44]	; (8001e50 <main+0xbc>)
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff f8dc 	bl	8000fe0 <__aeabi_fcmplt>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d004      	beq.n	8001e38 <main+0xa4>
	  {
		  /*If battery is low stop robot*/
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2140      	movs	r1, #64	; 0x40
 8001e32:	4808      	ldr	r0, [pc, #32]	; (8001e54 <main+0xc0>)
 8001e34:	f002 f875 	bl	8003f22 <HAL_GPIO_WritePin>
	  PID_control();
 8001e38:	e7ee      	b.n	8001e18 <main+0x84>
 8001e3a:	bf00      	nop
 8001e3c:	200002b4 	.word	0x200002b4
 8001e40:	200003fc 	.word	0x200003fc
 8001e44:	200002dc 	.word	0x200002dc
 8001e48:	200003b4 	.word	0x200003b4
 8001e4c:	200002d4 	.word	0x200002d4
 8001e50:	42960000 	.word	0x42960000
 8001e54:	40010c00 	.word	0x40010c00

08001e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b094      	sub	sp, #80	; 0x50
 8001e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e62:	2228      	movs	r2, #40	; 0x28
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f004 fb82 	bl	8006570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e92:	2300      	movs	r3, #0
 8001e94:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e96:	2301      	movs	r3, #1
 8001e98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ea2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ea4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f002 f868 	bl	8003f84 <HAL_RCC_OscConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001eba:	f000 fbdb 	bl	8002674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ebe:	230f      	movs	r3, #15
 8001ec0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ece:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ed4:	f107 0314 	add.w	r3, r7, #20
 8001ed8:	2102      	movs	r1, #2
 8001eda:	4618      	mov	r0, r3
 8001edc:	f002 fad4 	bl	8004488 <HAL_RCC_ClockConfig>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001ee6:	f000 fbc5 	bl	8002674 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001eea:	2302      	movs	r3, #2
 8001eec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001eee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ef2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	f002 fc54 	bl	80047a4 <HAL_RCCEx_PeriphCLKConfig>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001f02:	f000 fbb7 	bl	8002674 <Error_Handler>
  }
}
 8001f06:	bf00      	nop
 8001f08:	3750      	adds	r7, #80	; 0x50
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f10:	b5b0      	push	{r4, r5, r7, lr}
 8001f12:	b08e      	sub	sp, #56	; 0x38
 8001f14:	af04      	add	r7, sp, #16
 8001f16:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4aa8      	ldr	r2, [pc, #672]	; (80021c0 <HAL_UART_RxCpltCallback+0x2b0>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	f040 8376 	bne.w	8002610 <HAL_UART_RxCpltCallback+0x700>
	{
		if(RxData[0] == 78) // Ascii value of 'N' is 78 (N for NO)              START I STOP
 8001f24:	4ba7      	ldr	r3, [pc, #668]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b4e      	cmp	r3, #78	; 0x4e
 8001f2a:	d115      	bne.n	8001f58 <HAL_UART_RxCpltCallback+0x48>
		{
			/*Stop GRUZIK2.0 and turn off the LED*/
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	2140      	movs	r1, #64	; 0x40
 8001f30:	48a5      	ldr	r0, [pc, #660]	; (80021c8 <HAL_UART_RxCpltCallback+0x2b8>)
 8001f32:	f001 fff6 	bl	8003f22 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001f36:	2200      	movs	r2, #0
 8001f38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f3c:	48a3      	ldr	r0, [pc, #652]	; (80021cc <HAL_UART_RxCpltCallback+0x2bc>)
 8001f3e:	f001 fff0 	bl	8003f22 <HAL_GPIO_WritePin>
			/*Send battery percentage*/
			SN_UART_Send(&huart1, "%.1f" ,battery_procentage_raw);
 8001f42:	4ba3      	ldr	r3, [pc, #652]	; (80021d0 <HAL_UART_RxCpltCallback+0x2c0>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe fa6e 	bl	8000428 <__aeabi_f2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	49a0      	ldr	r1, [pc, #640]	; (80021d4 <HAL_UART_RxCpltCallback+0x2c4>)
 8001f52:	48a1      	ldr	r0, [pc, #644]	; (80021d8 <HAL_UART_RxCpltCallback+0x2c8>)
 8001f54:	f7ff f892 	bl	800107c <SN_UART_Send>
		}
		if (RxData[0] == 89) // Ascii value of 'Y' is 89 (Y for YES)
 8001f58:	4b9a      	ldr	r3, [pc, #616]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b59      	cmp	r3, #89	; 0x59
 8001f5e:	d10c      	bne.n	8001f7a <HAL_UART_RxCpltCallback+0x6a>
		{
			/*Do Battery measurement before start*/
			Battery_ADC_measurement();
 8001f60:	f7ff fa7a 	bl	8001458 <Battery_ADC_measurement>
			/*Start GRUZIK2.0 and turn on the LED*/
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8001f64:	2201      	movs	r2, #1
 8001f66:	2140      	movs	r1, #64	; 0x40
 8001f68:	4897      	ldr	r0, [pc, #604]	; (80021c8 <HAL_UART_RxCpltCallback+0x2b8>)
 8001f6a:	f001 ffda 	bl	8003f22 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f74:	4895      	ldr	r0, [pc, #596]	; (80021cc <HAL_UART_RxCpltCallback+0x2bc>)
 8001f76:	f001 ffd4 	bl	8003f22 <HAL_GPIO_WritePin>
		}
		/*Terminal communication*/
		if(RxData[0] == 'T')
 8001f7a:	4b92      	ldr	r3, [pc, #584]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2b54      	cmp	r3, #84	; 0x54
 8001f80:	d104      	bne.n	8001f8c <HAL_UART_RxCpltCallback+0x7c>
			if(RxData[2] == 'p')
			{
				SN_Value_In_Message(RxData, SN_Find_first(RxData, "d:"), SN_Find_first(RxData, "end") , char_value);
				Kd= atof(char_value);
			}*/
			HAL_GPIO_TogglePin(LD_GPIO_Port, LD_Pin);
 8001f82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f86:	4891      	ldr	r0, [pc, #580]	; (80021cc <HAL_UART_RxCpltCallback+0x2bc>)
 8001f88:	f001 ffe3 	bl	8003f52 <HAL_GPIO_TogglePin>
		}
		/*Time mode*/
		if(RxData[0] == 'g')
 8001f8c:	4b8d      	ldr	r3, [pc, #564]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b67      	cmp	r3, #103	; 0x67
 8001f92:	f040 808f 	bne.w	80020b4 <HAL_UART_RxCpltCallback+0x1a4>
		{
			_Bool IS_DATA_OK = true;
 8001f96:	2301      	movs	r3, #1
 8001f98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			char char_value[2];
			/*RxData = "m1: ? m2: ? st: ? ct: ?*/
			int m1, m2, st, ct;

			/*mode 1*/
			SN_Value_In_Message(RxData, SN_Find_first(RxData, "m1:") + 3, SN_Find_first(RxData, "m2:"), char_value);
 8001f9c:	498f      	ldr	r1, [pc, #572]	; (80021dc <HAL_UART_RxCpltCallback+0x2cc>)
 8001f9e:	4889      	ldr	r0, [pc, #548]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001fa0:	f7ff f8be 	bl	8001120 <SN_Find_first>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	1cdc      	adds	r4, r3, #3
 8001fa8:	498d      	ldr	r1, [pc, #564]	; (80021e0 <HAL_UART_RxCpltCallback+0x2d0>)
 8001faa:	4886      	ldr	r0, [pc, #536]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001fac:	f7ff f8b8 	bl	8001120 <SN_Find_first>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	f107 030c 	add.w	r3, r7, #12
 8001fb6:	4621      	mov	r1, r4
 8001fb8:	4882      	ldr	r0, [pc, #520]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001fba:	f7ff f91c 	bl	80011f6 <SN_Value_In_Message>
			m1 = atoi(char_value);
 8001fbe:	f107 030c 	add.w	r3, r7, #12
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f004 faa6 	bl	8006514 <atoi>
 8001fc8:	61f8      	str	r0, [r7, #28]

			/*mode 2*/
			SN_Value_In_Message(RxData, SN_Find_first(RxData, "m2:") + 3, SN_Find_first(RxData, "st:"), char_value);
 8001fca:	4985      	ldr	r1, [pc, #532]	; (80021e0 <HAL_UART_RxCpltCallback+0x2d0>)
 8001fcc:	487d      	ldr	r0, [pc, #500]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001fce:	f7ff f8a7 	bl	8001120 <SN_Find_first>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	1cdc      	adds	r4, r3, #3
 8001fd6:	4983      	ldr	r1, [pc, #524]	; (80021e4 <HAL_UART_RxCpltCallback+0x2d4>)
 8001fd8:	487a      	ldr	r0, [pc, #488]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001fda:	f7ff f8a1 	bl	8001120 <SN_Find_first>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	f107 030c 	add.w	r3, r7, #12
 8001fe4:	4621      	mov	r1, r4
 8001fe6:	4877      	ldr	r0, [pc, #476]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001fe8:	f7ff f905 	bl	80011f6 <SN_Value_In_Message>
			m2 = atoi(char_value);
 8001fec:	f107 030c 	add.w	r3, r7, #12
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f004 fa8f 	bl	8006514 <atoi>
 8001ff6:	61b8      	str	r0, [r7, #24]

			/*Start time*/
			SN_Value_In_Message(RxData, SN_Find_first(RxData, "st:") + 3, SN_Find_first(RxData, "ct:"), char_value);
 8001ff8:	497a      	ldr	r1, [pc, #488]	; (80021e4 <HAL_UART_RxCpltCallback+0x2d4>)
 8001ffa:	4872      	ldr	r0, [pc, #456]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8001ffc:	f7ff f890 	bl	8001120 <SN_Find_first>
 8002000:	4603      	mov	r3, r0
 8002002:	1cdc      	adds	r4, r3, #3
 8002004:	4978      	ldr	r1, [pc, #480]	; (80021e8 <HAL_UART_RxCpltCallback+0x2d8>)
 8002006:	486f      	ldr	r0, [pc, #444]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8002008:	f7ff f88a 	bl	8001120 <SN_Find_first>
 800200c:	4602      	mov	r2, r0
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	4621      	mov	r1, r4
 8002014:	486b      	ldr	r0, [pc, #428]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8002016:	f7ff f8ee 	bl	80011f6 <SN_Value_In_Message>
			st = atoi(char_value);
 800201a:	f107 030c 	add.w	r3, r7, #12
 800201e:	4618      	mov	r0, r3
 8002020:	f004 fa78 	bl	8006514 <atoi>
 8002024:	6178      	str	r0, [r7, #20]

			/*mode 1*/
			SN_Value_In_Message(RxData, SN_Find_first(RxData, "ct:") + 3, SN_Find_first(RxData, "E"), char_value);
 8002026:	4970      	ldr	r1, [pc, #448]	; (80021e8 <HAL_UART_RxCpltCallback+0x2d8>)
 8002028:	4866      	ldr	r0, [pc, #408]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 800202a:	f7ff f879 	bl	8001120 <SN_Find_first>
 800202e:	4603      	mov	r3, r0
 8002030:	1cdc      	adds	r4, r3, #3
 8002032:	496e      	ldr	r1, [pc, #440]	; (80021ec <HAL_UART_RxCpltCallback+0x2dc>)
 8002034:	4863      	ldr	r0, [pc, #396]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8002036:	f7ff f873 	bl	8001120 <SN_Find_first>
 800203a:	4602      	mov	r2, r0
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	4621      	mov	r1, r4
 8002042:	4860      	ldr	r0, [pc, #384]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8002044:	f7ff f8d7 	bl	80011f6 <SN_Value_In_Message>
			ct = atoi(char_value);
 8002048:	f107 030c 	add.w	r3, r7, #12
 800204c:	4618      	mov	r0, r3
 800204e:	f004 fa61 	bl	8006514 <atoi>
 8002052:	6138      	str	r0, [r7, #16]

			/*Show data by UART-USB*/
			SN_UART_Send(&huart3, "m1:%d  m2:%d st:%d ct:%d \r \n ", m1, m2, st, ct);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	9301      	str	r3, [sp, #4]
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	4963      	ldr	r1, [pc, #396]	; (80021f0 <HAL_UART_RxCpltCallback+0x2e0>)
 8002062:	4864      	ldr	r0, [pc, #400]	; (80021f4 <HAL_UART_RxCpltCallback+0x2e4>)
 8002064:	f7ff f80a 	bl	800107c <SN_UART_Send>

			/*Check if data read correctly*/
			if((m1 > 13) || (m2 > 13))
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	2b0d      	cmp	r3, #13
 800206c:	dc02      	bgt.n	8002074 <HAL_UART_RxCpltCallback+0x164>
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	2b0d      	cmp	r3, #13
 8002072:	dd02      	ble.n	800207a <HAL_UART_RxCpltCallback+0x16a>
				IS_DATA_OK = false;
 8002074:	2300      	movs	r3, #0
 8002076:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if((st > 40000) || (ct > 40000))
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	f649 4240 	movw	r2, #40000	; 0x9c40
 8002080:	4293      	cmp	r3, r2
 8002082:	dc04      	bgt.n	800208e <HAL_UART_RxCpltCallback+0x17e>
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f649 4240 	movw	r2, #40000	; 0x9c40
 800208a:	4293      	cmp	r3, r2
 800208c:	dd02      	ble.n	8002094 <HAL_UART_RxCpltCallback+0x184>
				IS_DATA_OK = false;
 800208e:	2300      	movs	r3, #0
 8002090:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if(IS_DATA_OK)
 8002094:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002098:	2b00      	cmp	r3, #0
 800209a:	d004      	beq.n	80020a6 <HAL_UART_RxCpltCallback+0x196>
				HAL_GPIO_TogglePin(LD_GPIO_Port, LD_Pin);
 800209c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020a0:	484a      	ldr	r0, [pc, #296]	; (80021cc <HAL_UART_RxCpltCallback+0x2bc>)
 80020a2:	f001 ff56 	bl	8003f52 <HAL_GPIO_TogglePin>
			SN_UART_Send(&huart3,"IS_DATA_OK = %d \r \n ",IS_DATA_OK);
 80020a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020aa:	461a      	mov	r2, r3
 80020ac:	4952      	ldr	r1, [pc, #328]	; (80021f8 <HAL_UART_RxCpltCallback+0x2e8>)
 80020ae:	4851      	ldr	r0, [pc, #324]	; (80021f4 <HAL_UART_RxCpltCallback+0x2e4>)
 80020b0:	f7fe ffe4 	bl	800107c <SN_UART_Send>
		}
     	/*LOW mode*/
     	if(RxData[0] == 'a')
 80020b4:	4b43      	ldr	r3, [pc, #268]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	2b61      	cmp	r3, #97	; 0x61
 80020ba:	d122      	bne.n	8002102 <HAL_UART_RxCpltCallback+0x1f2>
     	{
    	 	 ARR=3;
 80020bc:	4b4f      	ldr	r3, [pc, #316]	; (80021fc <HAL_UART_RxCpltCallback+0x2ec>)
 80020be:	2203      	movs	r2, #3
 80020c0:	601a      	str	r2, [r3, #0]
     	 	 basespeedr = 150;
 80020c2:	4b4f      	ldr	r3, [pc, #316]	; (8002200 <HAL_UART_RxCpltCallback+0x2f0>)
 80020c4:	2296      	movs	r2, #150	; 0x96
 80020c6:	601a      	str	r2, [r3, #0]
     	 	 basespeedl = 150;
 80020c8:	4b4e      	ldr	r3, [pc, #312]	; (8002204 <HAL_UART_RxCpltCallback+0x2f4>)
 80020ca:	2296      	movs	r2, #150	; 0x96
 80020cc:	601a      	str	r2, [r3, #0]
     	 	 maxspeedl=130;
 80020ce:	4b4e      	ldr	r3, [pc, #312]	; (8002208 <HAL_UART_RxCpltCallback+0x2f8>)
 80020d0:	2282      	movs	r2, #130	; 0x82
 80020d2:	601a      	str	r2, [r3, #0]
     	 	 maxspeedr=130;
 80020d4:	4b4d      	ldr	r3, [pc, #308]	; (800220c <HAL_UART_RxCpltCallback+0x2fc>)
 80020d6:	2282      	movs	r2, #130	; 0x82
 80020d8:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_right=-115;
 80020da:	4b4d      	ldr	r3, [pc, #308]	; (8002210 <HAL_UART_RxCpltCallback+0x300>)
 80020dc:	f06f 0272 	mvn.w	r2, #114	; 0x72
 80020e0:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_left=120;
 80020e2:	4b4c      	ldr	r3, [pc, #304]	; (8002214 <HAL_UART_RxCpltCallback+0x304>)
 80020e4:	2278      	movs	r2, #120	; 0x78
 80020e6:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_right=-76;
 80020e8:	4b4b      	ldr	r3, [pc, #300]	; (8002218 <HAL_UART_RxCpltCallback+0x308>)
 80020ea:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80020ee:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_left=125;
 80020f0:	4b4a      	ldr	r3, [pc, #296]	; (800221c <HAL_UART_RxCpltCallback+0x30c>)
 80020f2:	227d      	movs	r2, #125	; 0x7d
 80020f4:	601a      	str	r2, [r3, #0]
     	 	 Kp = 0.02;
 80020f6:	4b4a      	ldr	r3, [pc, #296]	; (8002220 <HAL_UART_RxCpltCallback+0x310>)
 80020f8:	4a4a      	ldr	r2, [pc, #296]	; (8002224 <HAL_UART_RxCpltCallback+0x314>)
 80020fa:	601a      	str	r2, [r3, #0]
     	 	 Kd = 65;
 80020fc:	4b4a      	ldr	r3, [pc, #296]	; (8002228 <HAL_UART_RxCpltCallback+0x318>)
 80020fe:	4a4b      	ldr	r2, [pc, #300]	; (800222c <HAL_UART_RxCpltCallback+0x31c>)
 8002100:	601a      	str	r2, [r3, #0]
     	}
     	/*LOW+ mode*/
     	if(RxData[0] == 'd')
 8002102:	4b30      	ldr	r3, [pc, #192]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b64      	cmp	r3, #100	; 0x64
 8002108:	d122      	bne.n	8002150 <HAL_UART_RxCpltCallback+0x240>
     	{
    	 	 ARR=3;
 800210a:	4b3c      	ldr	r3, [pc, #240]	; (80021fc <HAL_UART_RxCpltCallback+0x2ec>)
 800210c:	2203      	movs	r2, #3
 800210e:	601a      	str	r2, [r3, #0]
     	 	 basespeedr = 165;
 8002110:	4b3b      	ldr	r3, [pc, #236]	; (8002200 <HAL_UART_RxCpltCallback+0x2f0>)
 8002112:	22a5      	movs	r2, #165	; 0xa5
 8002114:	601a      	str	r2, [r3, #0]
     	 	 basespeedl = 165;
 8002116:	4b3b      	ldr	r3, [pc, #236]	; (8002204 <HAL_UART_RxCpltCallback+0x2f4>)
 8002118:	22a5      	movs	r2, #165	; 0xa5
 800211a:	601a      	str	r2, [r3, #0]
     	 	 maxspeedl=130;
 800211c:	4b3a      	ldr	r3, [pc, #232]	; (8002208 <HAL_UART_RxCpltCallback+0x2f8>)
 800211e:	2282      	movs	r2, #130	; 0x82
 8002120:	601a      	str	r2, [r3, #0]
     	 	 maxspeedr=130;
 8002122:	4b3a      	ldr	r3, [pc, #232]	; (800220c <HAL_UART_RxCpltCallback+0x2fc>)
 8002124:	2282      	movs	r2, #130	; 0x82
 8002126:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_right=-120;
 8002128:	4b39      	ldr	r3, [pc, #228]	; (8002210 <HAL_UART_RxCpltCallback+0x300>)
 800212a:	f06f 0277 	mvn.w	r2, #119	; 0x77
 800212e:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_left=125;
 8002130:	4b38      	ldr	r3, [pc, #224]	; (8002214 <HAL_UART_RxCpltCallback+0x304>)
 8002132:	227d      	movs	r2, #125	; 0x7d
 8002134:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_right=-76;
 8002136:	4b38      	ldr	r3, [pc, #224]	; (8002218 <HAL_UART_RxCpltCallback+0x308>)
 8002138:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800213c:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_left=125;
 800213e:	4b37      	ldr	r3, [pc, #220]	; (800221c <HAL_UART_RxCpltCallback+0x30c>)
 8002140:	227d      	movs	r2, #125	; 0x7d
 8002142:	601a      	str	r2, [r3, #0]
     	 	 Kp = 0.04;
 8002144:	4b36      	ldr	r3, [pc, #216]	; (8002220 <HAL_UART_RxCpltCallback+0x310>)
 8002146:	4a3a      	ldr	r2, [pc, #232]	; (8002230 <HAL_UART_RxCpltCallback+0x320>)
 8002148:	601a      	str	r2, [r3, #0]
     	 	 Kd = 75;
 800214a:	4b37      	ldr	r3, [pc, #220]	; (8002228 <HAL_UART_RxCpltCallback+0x318>)
 800214c:	4a39      	ldr	r2, [pc, #228]	; (8002234 <HAL_UART_RxCpltCallback+0x324>)
 800214e:	601a      	str	r2, [r3, #0]
     	}
     	/*Medium mode*/
     	if(RxData[0] == 'b')
 8002150:	4b1c      	ldr	r3, [pc, #112]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b62      	cmp	r3, #98	; 0x62
 8002156:	d122      	bne.n	800219e <HAL_UART_RxCpltCallback+0x28e>
     	{
    	 	 ARR=3;
 8002158:	4b28      	ldr	r3, [pc, #160]	; (80021fc <HAL_UART_RxCpltCallback+0x2ec>)
 800215a:	2203      	movs	r2, #3
 800215c:	601a      	str	r2, [r3, #0]
     	 	 basespeedr = 175;
 800215e:	4b28      	ldr	r3, [pc, #160]	; (8002200 <HAL_UART_RxCpltCallback+0x2f0>)
 8002160:	22af      	movs	r2, #175	; 0xaf
 8002162:	601a      	str	r2, [r3, #0]
     	 	 basespeedl = 175;
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_UART_RxCpltCallback+0x2f4>)
 8002166:	22af      	movs	r2, #175	; 0xaf
 8002168:	601a      	str	r2, [r3, #0]
     	 	 maxspeedl = 135;
 800216a:	4b27      	ldr	r3, [pc, #156]	; (8002208 <HAL_UART_RxCpltCallback+0x2f8>)
 800216c:	2287      	movs	r2, #135	; 0x87
 800216e:	601a      	str	r2, [r3, #0]
     	 	 maxspeedr = 135;
 8002170:	4b26      	ldr	r3, [pc, #152]	; (800220c <HAL_UART_RxCpltCallback+0x2fc>)
 8002172:	2287      	movs	r2, #135	; 0x87
 8002174:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_right = -120;
 8002176:	4b26      	ldr	r3, [pc, #152]	; (8002210 <HAL_UART_RxCpltCallback+0x300>)
 8002178:	f06f 0277 	mvn.w	r2, #119	; 0x77
 800217c:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_left = 125;
 800217e:	4b25      	ldr	r3, [pc, #148]	; (8002214 <HAL_UART_RxCpltCallback+0x304>)
 8002180:	227d      	movs	r2, #125	; 0x7d
 8002182:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_right = -76;
 8002184:	4b24      	ldr	r3, [pc, #144]	; (8002218 <HAL_UART_RxCpltCallback+0x308>)
 8002186:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800218a:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_left = 125;
 800218c:	4b23      	ldr	r3, [pc, #140]	; (800221c <HAL_UART_RxCpltCallback+0x30c>)
 800218e:	227d      	movs	r2, #125	; 0x7d
 8002190:	601a      	str	r2, [r3, #0]
     	 	 Kp = 0.03;
 8002192:	4b23      	ldr	r3, [pc, #140]	; (8002220 <HAL_UART_RxCpltCallback+0x310>)
 8002194:	4a28      	ldr	r2, [pc, #160]	; (8002238 <HAL_UART_RxCpltCallback+0x328>)
 8002196:	601a      	str	r2, [r3, #0]
     	 	 Kd = 70;
 8002198:	4b23      	ldr	r3, [pc, #140]	; (8002228 <HAL_UART_RxCpltCallback+0x318>)
 800219a:	4a28      	ldr	r2, [pc, #160]	; (800223c <HAL_UART_RxCpltCallback+0x32c>)
 800219c:	601a      	str	r2, [r3, #0]
     	}
     	/*Medium+ mode*/
     	if(RxData[0] == 'e')
 800219e:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <HAL_UART_RxCpltCallback+0x2b4>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	2b65      	cmp	r3, #101	; 0x65
 80021a4:	d164      	bne.n	8002270 <HAL_UART_RxCpltCallback+0x360>
     	{
    	 	 ARR=3;
 80021a6:	4b15      	ldr	r3, [pc, #84]	; (80021fc <HAL_UART_RxCpltCallback+0x2ec>)
 80021a8:	2203      	movs	r2, #3
 80021aa:	601a      	str	r2, [r3, #0]
     	 	 basespeedr = 190;
 80021ac:	4b14      	ldr	r3, [pc, #80]	; (8002200 <HAL_UART_RxCpltCallback+0x2f0>)
 80021ae:	22be      	movs	r2, #190	; 0xbe
 80021b0:	601a      	str	r2, [r3, #0]
     	 	 basespeedl = 190;
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <HAL_UART_RxCpltCallback+0x2f4>)
 80021b4:	22be      	movs	r2, #190	; 0xbe
 80021b6:	601a      	str	r2, [r3, #0]
     	 	 maxspeedl = 145;
 80021b8:	4b13      	ldr	r3, [pc, #76]	; (8002208 <HAL_UART_RxCpltCallback+0x2f8>)
 80021ba:	2291      	movs	r2, #145	; 0x91
 80021bc:	e040      	b.n	8002240 <HAL_UART_RxCpltCallback+0x330>
 80021be:	bf00      	nop
 80021c0:	40013800 	.word	0x40013800
 80021c4:	200002b4 	.word	0x200002b4
 80021c8:	40010c00 	.word	0x40010c00
 80021cc:	40011000 	.word	0x40011000
 80021d0:	200002d4 	.word	0x200002d4
 80021d4:	080094c8 	.word	0x080094c8
 80021d8:	200003fc 	.word	0x200003fc
 80021dc:	080094d0 	.word	0x080094d0
 80021e0:	080094d4 	.word	0x080094d4
 80021e4:	080094d8 	.word	0x080094d8
 80021e8:	080094dc 	.word	0x080094dc
 80021ec:	080094e0 	.word	0x080094e0
 80021f0:	080094e4 	.word	0x080094e4
 80021f4:	20000444 	.word	0x20000444
 80021f8:	08009504 	.word	0x08009504
 80021fc:	2000001c 	.word	0x2000001c
 8002200:	20000014 	.word	0x20000014
 8002204:	20000018 	.word	0x20000018
 8002208:	20000010 	.word	0x20000010
 800220c:	2000000c 	.word	0x2000000c
 8002210:	20000020 	.word	0x20000020
 8002214:	20000024 	.word	0x20000024
 8002218:	20000028 	.word	0x20000028
 800221c:	2000002c 	.word	0x2000002c
 8002220:	20000000 	.word	0x20000000
 8002224:	3ca3d70a 	.word	0x3ca3d70a
 8002228:	20000004 	.word	0x20000004
 800222c:	42820000 	.word	0x42820000
 8002230:	3d23d70a 	.word	0x3d23d70a
 8002234:	42960000 	.word	0x42960000
 8002238:	3cf5c28f 	.word	0x3cf5c28f
 800223c:	428c0000 	.word	0x428c0000
 8002240:	601a      	str	r2, [r3, #0]
     	 	 maxspeedr = 145;
 8002242:	4b96      	ldr	r3, [pc, #600]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 8002244:	2291      	movs	r2, #145	; 0x91
 8002246:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_right = -100;
 8002248:	4b95      	ldr	r3, [pc, #596]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 800224a:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800224e:	601a      	str	r2, [r3, #0]
     	 	 Sharp_bend_speed_left = 100;
 8002250:	4b94      	ldr	r3, [pc, #592]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 8002252:	2264      	movs	r2, #100	; 0x64
 8002254:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_right = -76;
 8002256:	4b94      	ldr	r3, [pc, #592]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 8002258:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800225c:	601a      	str	r2, [r3, #0]
     	 	 Bend_speed_left = 125;
 800225e:	4b93      	ldr	r3, [pc, #588]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 8002260:	227d      	movs	r2, #125	; 0x7d
 8002262:	601a      	str	r2, [r3, #0]
     	 	 Kp = 0.03;
 8002264:	4b92      	ldr	r3, [pc, #584]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 8002266:	4a93      	ldr	r2, [pc, #588]	; (80024b4 <HAL_UART_RxCpltCallback+0x5a4>)
 8002268:	601a      	str	r2, [r3, #0]
     	 	 Kd = 70;
 800226a:	4b93      	ldr	r3, [pc, #588]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 800226c:	4a93      	ldr	r2, [pc, #588]	; (80024bc <HAL_UART_RxCpltCallback+0x5ac>)
 800226e:	601a      	str	r2, [r3, #0]
     	}
     	/*HIGH mode*/
     	if(RxData[0] == 'c')
 8002270:	4b93      	ldr	r3, [pc, #588]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b63      	cmp	r3, #99	; 0x63
 8002276:	d122      	bne.n	80022be <HAL_UART_RxCpltCallback+0x3ae>
     	{
    	 	ARR=3;
 8002278:	4b92      	ldr	r3, [pc, #584]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 800227a:	2203      	movs	r2, #3
 800227c:	601a      	str	r2, [r3, #0]
     	 	basespeedr = 225;
 800227e:	4b92      	ldr	r3, [pc, #584]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 8002280:	22e1      	movs	r2, #225	; 0xe1
 8002282:	601a      	str	r2, [r3, #0]
     	 	basespeedl = 225;
 8002284:	4b91      	ldr	r3, [pc, #580]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 8002286:	22e1      	movs	r2, #225	; 0xe1
 8002288:	601a      	str	r2, [r3, #0]
     	 	maxspeedl = 150;
 800228a:	4b91      	ldr	r3, [pc, #580]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 800228c:	2296      	movs	r2, #150	; 0x96
 800228e:	601a      	str	r2, [r3, #0]
     	 	maxspeedr = 150;
 8002290:	4b82      	ldr	r3, [pc, #520]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 8002292:	2296      	movs	r2, #150	; 0x96
 8002294:	601a      	str	r2, [r3, #0]
     	 	Sharp_bend_speed_right = -73;
 8002296:	4b82      	ldr	r3, [pc, #520]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 8002298:	f06f 0248 	mvn.w	r2, #72	; 0x48
 800229c:	601a      	str	r2, [r3, #0]
     	 	Sharp_bend_speed_left = 78;
 800229e:	4b81      	ldr	r3, [pc, #516]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 80022a0:	224e      	movs	r2, #78	; 0x4e
 80022a2:	601a      	str	r2, [r3, #0]
     	 	Bend_speed_right = -76;
 80022a4:	4b80      	ldr	r3, [pc, #512]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 80022a6:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80022aa:	601a      	str	r2, [r3, #0]
     	 	Bend_speed_left = 125;
 80022ac:	4b7f      	ldr	r3, [pc, #508]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 80022ae:	227d      	movs	r2, #125	; 0x7d
 80022b0:	601a      	str	r2, [r3, #0]
     	 	Kp = 0.04;
 80022b2:	4b7f      	ldr	r3, [pc, #508]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 80022b4:	4a87      	ldr	r2, [pc, #540]	; (80024d4 <HAL_UART_RxCpltCallback+0x5c4>)
 80022b6:	601a      	str	r2, [r3, #0]
     	 	Kd = 75;
 80022b8:	4b7f      	ldr	r3, [pc, #508]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 80022ba:	4a87      	ldr	r2, [pc, #540]	; (80024d8 <HAL_UART_RxCpltCallback+0x5c8>)
 80022bc:	601a      	str	r2, [r3, #0]
     	}
     	/*HIGH+ mode*/
     	if(RxData[0] == 'f')
 80022be:	4b80      	ldr	r3, [pc, #512]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b66      	cmp	r3, #102	; 0x66
 80022c4:	d122      	bne.n	800230c <HAL_UART_RxCpltCallback+0x3fc>
     	{
    	 	ARR=3;
 80022c6:	4b7f      	ldr	r3, [pc, #508]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 80022c8:	2203      	movs	r2, #3
 80022ca:	601a      	str	r2, [r3, #0]
    	 	basespeedr = 250;
 80022cc:	4b7e      	ldr	r3, [pc, #504]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 80022ce:	22fa      	movs	r2, #250	; 0xfa
 80022d0:	601a      	str	r2, [r3, #0]
    	 	basespeedl = 250;
 80022d2:	4b7e      	ldr	r3, [pc, #504]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 80022d4:	22fa      	movs	r2, #250	; 0xfa
 80022d6:	601a      	str	r2, [r3, #0]
    	 	maxspeedl=160;
 80022d8:	4b7d      	ldr	r3, [pc, #500]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 80022da:	22a0      	movs	r2, #160	; 0xa0
 80022dc:	601a      	str	r2, [r3, #0]
    	 	maxspeedr=160;
 80022de:	4b6f      	ldr	r3, [pc, #444]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 80022e0:	22a0      	movs	r2, #160	; 0xa0
 80022e2:	601a      	str	r2, [r3, #0]
    	 	Sharp_bend_speed_right = -65;
 80022e4:	4b6e      	ldr	r3, [pc, #440]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 80022e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022ea:	601a      	str	r2, [r3, #0]
     		Sharp_bend_speed_left = 70;
 80022ec:	4b6d      	ldr	r3, [pc, #436]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 80022ee:	2246      	movs	r2, #70	; 0x46
 80022f0:	601a      	str	r2, [r3, #0]
     		Bend_speed_right=-76;
 80022f2:	4b6d      	ldr	r3, [pc, #436]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 80022f4:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80022f8:	601a      	str	r2, [r3, #0]
     		Bend_speed_left=125;
 80022fa:	4b6c      	ldr	r3, [pc, #432]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 80022fc:	227d      	movs	r2, #125	; 0x7d
 80022fe:	601a      	str	r2, [r3, #0]
     		Kp = 0.04;
 8002300:	4b6b      	ldr	r3, [pc, #428]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 8002302:	4a74      	ldr	r2, [pc, #464]	; (80024d4 <HAL_UART_RxCpltCallback+0x5c4>)
 8002304:	601a      	str	r2, [r3, #0]
     	 	Kd=75;
 8002306:	4b6c      	ldr	r3, [pc, #432]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 8002308:	4a73      	ldr	r2, [pc, #460]	; (80024d8 <HAL_UART_RxCpltCallback+0x5c8>)
 800230a:	601a      	str	r2, [r3, #0]
     	}
     	/*TRUBO mode*/
     	if(RxData[0] == 'i')
 800230c:	4b6c      	ldr	r3, [pc, #432]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	2b69      	cmp	r3, #105	; 0x69
 8002312:	d124      	bne.n	800235e <HAL_UART_RxCpltCallback+0x44e>
     	{
    	 	ARR=3;
 8002314:	4b6b      	ldr	r3, [pc, #428]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 8002316:	2203      	movs	r2, #3
 8002318:	601a      	str	r2, [r3, #0]
    	 	basespeedr = 270;
 800231a:	4b6b      	ldr	r3, [pc, #428]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 800231c:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8002320:	601a      	str	r2, [r3, #0]
    	 	basespeedl = 270;
 8002322:	4b6a      	ldr	r3, [pc, #424]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 8002324:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8002328:	601a      	str	r2, [r3, #0]
    	 	maxspeedl = 150;
 800232a:	4b69      	ldr	r3, [pc, #420]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 800232c:	2296      	movs	r2, #150	; 0x96
 800232e:	601a      	str	r2, [r3, #0]
    	 	maxspeedr = 150;
 8002330:	4b5a      	ldr	r3, [pc, #360]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 8002332:	2296      	movs	r2, #150	; 0x96
 8002334:	601a      	str	r2, [r3, #0]
    	 	Sharp_bend_speed_right = -65;
 8002336:	4b5a      	ldr	r3, [pc, #360]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 8002338:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800233c:	601a      	str	r2, [r3, #0]
    	 	Sharp_bend_speed_left = 70;
 800233e:	4b59      	ldr	r3, [pc, #356]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 8002340:	2246      	movs	r2, #70	; 0x46
 8002342:	601a      	str	r2, [r3, #0]
    	 	Bend_speed_right = -76;
 8002344:	4b58      	ldr	r3, [pc, #352]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 8002346:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800234a:	601a      	str	r2, [r3, #0]
    	 	Bend_speed_left = 130;
 800234c:	4b57      	ldr	r3, [pc, #348]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 800234e:	2282      	movs	r2, #130	; 0x82
 8002350:	601a      	str	r2, [r3, #0]
    	 	Kp = 0.045;
 8002352:	4b57      	ldr	r3, [pc, #348]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 8002354:	4a61      	ldr	r2, [pc, #388]	; (80024dc <HAL_UART_RxCpltCallback+0x5cc>)
 8002356:	601a      	str	r2, [r3, #0]
    	 	Kd = 75;
 8002358:	4b57      	ldr	r3, [pc, #348]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 800235a:	4a5f      	ldr	r2, [pc, #380]	; (80024d8 <HAL_UART_RxCpltCallback+0x5c8>)
 800235c:	601a      	str	r2, [r3, #0]
     	}
     	/*TRUBO+ mode*/
     	if(RxData[0] == 'j')
 800235e:	4b58      	ldr	r3, [pc, #352]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b6a      	cmp	r3, #106	; 0x6a
 8002364:	d124      	bne.n	80023b0 <HAL_UART_RxCpltCallback+0x4a0>
     	{
     	    ARR=3;
 8002366:	4b57      	ldr	r3, [pc, #348]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 8002368:	2203      	movs	r2, #3
 800236a:	601a      	str	r2, [r3, #0]
     	    basespeedr = 295;
 800236c:	4b56      	ldr	r3, [pc, #344]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 800236e:	f240 1227 	movw	r2, #295	; 0x127
 8002372:	601a      	str	r2, [r3, #0]
     	    basespeedl = 295;
 8002374:	4b55      	ldr	r3, [pc, #340]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 8002376:	f240 1227 	movw	r2, #295	; 0x127
 800237a:	601a      	str	r2, [r3, #0]
     	    maxspeedl = 165;
 800237c:	4b54      	ldr	r3, [pc, #336]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 800237e:	22a5      	movs	r2, #165	; 0xa5
 8002380:	601a      	str	r2, [r3, #0]
     	    maxspeedr = 165;
 8002382:	4b46      	ldr	r3, [pc, #280]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 8002384:	22a5      	movs	r2, #165	; 0xa5
 8002386:	601a      	str	r2, [r3, #0]
     	    Sharp_bend_speed_right = -70;
 8002388:	4b45      	ldr	r3, [pc, #276]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 800238a:	f06f 0245 	mvn.w	r2, #69	; 0x45
 800238e:	601a      	str	r2, [r3, #0]
     	    Sharp_bend_speed_left = 73;
 8002390:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 8002392:	2249      	movs	r2, #73	; 0x49
 8002394:	601a      	str	r2, [r3, #0]
     	    Bend_speed_right = -76;
 8002396:	4b44      	ldr	r3, [pc, #272]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 8002398:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 800239c:	601a      	str	r2, [r3, #0]
     	    Bend_speed_left = 130;
 800239e:	4b43      	ldr	r3, [pc, #268]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 80023a0:	2282      	movs	r2, #130	; 0x82
 80023a2:	601a      	str	r2, [r3, #0]
     	    Kp = 0.05;
 80023a4:	4b42      	ldr	r3, [pc, #264]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 80023a6:	4a4e      	ldr	r2, [pc, #312]	; (80024e0 <HAL_UART_RxCpltCallback+0x5d0>)
 80023a8:	601a      	str	r2, [r3, #0]
     	    Kd = 80;
 80023aa:	4b43      	ldr	r3, [pc, #268]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 80023ac:	4a4d      	ldr	r2, [pc, #308]	; (80024e4 <HAL_UART_RxCpltCallback+0x5d4>)
 80023ae:	601a      	str	r2, [r3, #0]
     	  }
     	/*ULTRA mode*/
     	if(RxData[0] == 'k')
 80023b0:	4b43      	ldr	r3, [pc, #268]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b6b      	cmp	r3, #107	; 0x6b
 80023b6:	d124      	bne.n	8002402 <HAL_UART_RxCpltCallback+0x4f2>
     	{
     	    ARR=3;
 80023b8:	4b42      	ldr	r3, [pc, #264]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 80023ba:	2203      	movs	r2, #3
 80023bc:	601a      	str	r2, [r3, #0]
     	    basespeedr = 315;
 80023be:	4b42      	ldr	r3, [pc, #264]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 80023c0:	f240 123b 	movw	r2, #315	; 0x13b
 80023c4:	601a      	str	r2, [r3, #0]
     	    basespeedl = 315;
 80023c6:	4b41      	ldr	r3, [pc, #260]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 80023c8:	f240 123b 	movw	r2, #315	; 0x13b
 80023cc:	601a      	str	r2, [r3, #0]
     	    maxspeedl = 168;//170
 80023ce:	4b40      	ldr	r3, [pc, #256]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 80023d0:	22a8      	movs	r2, #168	; 0xa8
 80023d2:	601a      	str	r2, [r3, #0]
     	    maxspeedr = 168;
 80023d4:	4b31      	ldr	r3, [pc, #196]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 80023d6:	22a8      	movs	r2, #168	; 0xa8
 80023d8:	601a      	str	r2, [r3, #0]
     	    Sharp_bend_speed_right = -70;//70;
 80023da:	4b31      	ldr	r3, [pc, #196]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 80023dc:	f06f 0245 	mvn.w	r2, #69	; 0x45
 80023e0:	601a      	str	r2, [r3, #0]
     	    Sharp_bend_speed_left = 73;//73
 80023e2:	4b30      	ldr	r3, [pc, #192]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 80023e4:	2249      	movs	r2, #73	; 0x49
 80023e6:	601a      	str	r2, [r3, #0]
     	    Bend_speed_right = -76;
 80023e8:	4b2f      	ldr	r3, [pc, #188]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 80023ea:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 80023ee:	601a      	str	r2, [r3, #0]
     	    Bend_speed_left = 128;
 80023f0:	4b2e      	ldr	r3, [pc, #184]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 80023f2:	2280      	movs	r2, #128	; 0x80
 80023f4:	601a      	str	r2, [r3, #0]
     	    Kp = 0.067;//0.07
 80023f6:	4b2e      	ldr	r3, [pc, #184]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 80023f8:	4a3b      	ldr	r2, [pc, #236]	; (80024e8 <HAL_UART_RxCpltCallback+0x5d8>)
 80023fa:	601a      	str	r2, [r3, #0]
     	    Kd = 95;//95
 80023fc:	4b2e      	ldr	r3, [pc, #184]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 80023fe:	4a3b      	ldr	r2, [pc, #236]	; (80024ec <HAL_UART_RxCpltCallback+0x5dc>)
 8002400:	601a      	str	r2, [r3, #0]
     	 }
     	 /*ULTRA+ mode*/
     	 if(RxData[0] == 'l')
 8002402:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b6c      	cmp	r3, #108	; 0x6c
 8002408:	d122      	bne.n	8002450 <HAL_UART_RxCpltCallback+0x540>
     	 {
     	     ARR=4;
 800240a:	4b2e      	ldr	r3, [pc, #184]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 800240c:	2204      	movs	r2, #4
 800240e:	601a      	str	r2, [r3, #0]
     	     basespeedr = 102;
 8002410:	4b2d      	ldr	r3, [pc, #180]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 8002412:	2266      	movs	r2, #102	; 0x66
 8002414:	601a      	str	r2, [r3, #0]
     	     basespeedl = 102;
 8002416:	4b2d      	ldr	r3, [pc, #180]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 8002418:	2266      	movs	r2, #102	; 0x66
 800241a:	601a      	str	r2, [r3, #0]
     	     maxspeedl = 155;//170
 800241c:	4b2c      	ldr	r3, [pc, #176]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 800241e:	229b      	movs	r2, #155	; 0x9b
 8002420:	601a      	str	r2, [r3, #0]
     	     maxspeedr = 155;
 8002422:	4b1e      	ldr	r3, [pc, #120]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 8002424:	229b      	movs	r2, #155	; 0x9b
 8002426:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_right = -90;//70;
 8002428:	4b1d      	ldr	r3, [pc, #116]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 800242a:	f06f 0259 	mvn.w	r2, #89	; 0x59
 800242e:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_left = 185;//73
 8002430:	4b1c      	ldr	r3, [pc, #112]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 8002432:	22b9      	movs	r2, #185	; 0xb9
 8002434:	601a      	str	r2, [r3, #0]
     	     Bend_speed_right = -50;
 8002436:	4b1c      	ldr	r3, [pc, #112]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 8002438:	f06f 0231 	mvn.w	r2, #49	; 0x31
 800243c:	601a      	str	r2, [r3, #0]
     	     Bend_speed_left = 100;
 800243e:	4b1b      	ldr	r3, [pc, #108]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 8002440:	2264      	movs	r2, #100	; 0x64
 8002442:	601a      	str	r2, [r3, #0]
     	     Kp = 0.02;//0.027
 8002444:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 8002446:	4a2a      	ldr	r2, [pc, #168]	; (80024f0 <HAL_UART_RxCpltCallback+0x5e0>)
 8002448:	601a      	str	r2, [r3, #0]
     	     Kd = 350;//75
 800244a:	4b1b      	ldr	r3, [pc, #108]	; (80024b8 <HAL_UART_RxCpltCallback+0x5a8>)
 800244c:	4a29      	ldr	r2, [pc, #164]	; (80024f4 <HAL_UART_RxCpltCallback+0x5e4>)
 800244e:	601a      	str	r2, [r3, #0]
     	  }
     	  /*EXTREME mode*/
     	  if(RxData[0] == 'm')
 8002450:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <HAL_UART_RxCpltCallback+0x5b0>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b6d      	cmp	r3, #109	; 0x6d
 8002456:	d152      	bne.n	80024fe <HAL_UART_RxCpltCallback+0x5ee>
     	  {
     	     ARR=4;
 8002458:	4b1a      	ldr	r3, [pc, #104]	; (80024c4 <HAL_UART_RxCpltCallback+0x5b4>)
 800245a:	2204      	movs	r2, #4
 800245c:	601a      	str	r2, [r3, #0]
     	     basespeedr = 102;
 800245e:	4b1a      	ldr	r3, [pc, #104]	; (80024c8 <HAL_UART_RxCpltCallback+0x5b8>)
 8002460:	2266      	movs	r2, #102	; 0x66
 8002462:	601a      	str	r2, [r3, #0]
     	     basespeedl = 102;
 8002464:	4b19      	ldr	r3, [pc, #100]	; (80024cc <HAL_UART_RxCpltCallback+0x5bc>)
 8002466:	2266      	movs	r2, #102	; 0x66
 8002468:	601a      	str	r2, [r3, #0]
     	     maxspeedl = 155;//170
 800246a:	4b19      	ldr	r3, [pc, #100]	; (80024d0 <HAL_UART_RxCpltCallback+0x5c0>)
 800246c:	229b      	movs	r2, #155	; 0x9b
 800246e:	601a      	str	r2, [r3, #0]
     	     maxspeedr = 155;
 8002470:	4b0a      	ldr	r3, [pc, #40]	; (800249c <HAL_UART_RxCpltCallback+0x58c>)
 8002472:	229b      	movs	r2, #155	; 0x9b
 8002474:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_right = -90;//70;
 8002476:	4b0a      	ldr	r3, [pc, #40]	; (80024a0 <HAL_UART_RxCpltCallback+0x590>)
 8002478:	f06f 0259 	mvn.w	r2, #89	; 0x59
 800247c:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_left = 185;//73
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_UART_RxCpltCallback+0x594>)
 8002480:	22b9      	movs	r2, #185	; 0xb9
 8002482:	601a      	str	r2, [r3, #0]
     	     Bend_speed_right = -50;
 8002484:	4b08      	ldr	r3, [pc, #32]	; (80024a8 <HAL_UART_RxCpltCallback+0x598>)
 8002486:	f06f 0231 	mvn.w	r2, #49	; 0x31
 800248a:	601a      	str	r2, [r3, #0]
     	     Bend_speed_left = 100;
 800248c:	4b07      	ldr	r3, [pc, #28]	; (80024ac <HAL_UART_RxCpltCallback+0x59c>)
 800248e:	2264      	movs	r2, #100	; 0x64
 8002490:	601a      	str	r2, [r3, #0]
     	     Kp = 0.02;//0.027
 8002492:	4b07      	ldr	r3, [pc, #28]	; (80024b0 <HAL_UART_RxCpltCallback+0x5a0>)
 8002494:	4a16      	ldr	r2, [pc, #88]	; (80024f0 <HAL_UART_RxCpltCallback+0x5e0>)
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	e02e      	b.n	80024f8 <HAL_UART_RxCpltCallback+0x5e8>
 800249a:	bf00      	nop
 800249c:	2000000c 	.word	0x2000000c
 80024a0:	20000020 	.word	0x20000020
 80024a4:	20000024 	.word	0x20000024
 80024a8:	20000028 	.word	0x20000028
 80024ac:	2000002c 	.word	0x2000002c
 80024b0:	20000000 	.word	0x20000000
 80024b4:	3cf5c28f 	.word	0x3cf5c28f
 80024b8:	20000004 	.word	0x20000004
 80024bc:	428c0000 	.word	0x428c0000
 80024c0:	200002b4 	.word	0x200002b4
 80024c4:	2000001c 	.word	0x2000001c
 80024c8:	20000014 	.word	0x20000014
 80024cc:	20000018 	.word	0x20000018
 80024d0:	20000010 	.word	0x20000010
 80024d4:	3d23d70a 	.word	0x3d23d70a
 80024d8:	42960000 	.word	0x42960000
 80024dc:	3d3851ec 	.word	0x3d3851ec
 80024e0:	3d4ccccd 	.word	0x3d4ccccd
 80024e4:	42a00000 	.word	0x42a00000
 80024e8:	3d89374c 	.word	0x3d89374c
 80024ec:	42be0000 	.word	0x42be0000
 80024f0:	3ca3d70a 	.word	0x3ca3d70a
 80024f4:	43af0000 	.word	0x43af0000
     	     Kd = 350;//75
 80024f8:	4b47      	ldr	r3, [pc, #284]	; (8002618 <HAL_UART_RxCpltCallback+0x708>)
 80024fa:	4a48      	ldr	r2, [pc, #288]	; (800261c <HAL_UART_RxCpltCallback+0x70c>)
 80024fc:	601a      	str	r2, [r3, #0]
     	  }
     	  /*EXTREME+ mode*/
     	  if(RxData[0] == 'n')
 80024fe:	4b48      	ldr	r3, [pc, #288]	; (8002620 <HAL_UART_RxCpltCallback+0x710>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	2b6e      	cmp	r3, #110	; 0x6e
 8002504:	d122      	bne.n	800254c <HAL_UART_RxCpltCallback+0x63c>
     	  {
     	     ARR=4;
 8002506:	4b47      	ldr	r3, [pc, #284]	; (8002624 <HAL_UART_RxCpltCallback+0x714>)
 8002508:	2204      	movs	r2, #4
 800250a:	601a      	str	r2, [r3, #0]
     	     basespeedr = 102;
 800250c:	4b46      	ldr	r3, [pc, #280]	; (8002628 <HAL_UART_RxCpltCallback+0x718>)
 800250e:	2266      	movs	r2, #102	; 0x66
 8002510:	601a      	str	r2, [r3, #0]
     	     basespeedl = 102;
 8002512:	4b46      	ldr	r3, [pc, #280]	; (800262c <HAL_UART_RxCpltCallback+0x71c>)
 8002514:	2266      	movs	r2, #102	; 0x66
 8002516:	601a      	str	r2, [r3, #0]
     	     maxspeedl = 155;//170
 8002518:	4b45      	ldr	r3, [pc, #276]	; (8002630 <HAL_UART_RxCpltCallback+0x720>)
 800251a:	229b      	movs	r2, #155	; 0x9b
 800251c:	601a      	str	r2, [r3, #0]
     	     maxspeedr = 155;
 800251e:	4b45      	ldr	r3, [pc, #276]	; (8002634 <HAL_UART_RxCpltCallback+0x724>)
 8002520:	229b      	movs	r2, #155	; 0x9b
 8002522:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_right = -90;//70;
 8002524:	4b44      	ldr	r3, [pc, #272]	; (8002638 <HAL_UART_RxCpltCallback+0x728>)
 8002526:	f06f 0259 	mvn.w	r2, #89	; 0x59
 800252a:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_left = 185;//73
 800252c:	4b43      	ldr	r3, [pc, #268]	; (800263c <HAL_UART_RxCpltCallback+0x72c>)
 800252e:	22b9      	movs	r2, #185	; 0xb9
 8002530:	601a      	str	r2, [r3, #0]
     	     Bend_speed_right = -50;
 8002532:	4b43      	ldr	r3, [pc, #268]	; (8002640 <HAL_UART_RxCpltCallback+0x730>)
 8002534:	f06f 0231 	mvn.w	r2, #49	; 0x31
 8002538:	601a      	str	r2, [r3, #0]
     	     Bend_speed_left = 100;
 800253a:	4b42      	ldr	r3, [pc, #264]	; (8002644 <HAL_UART_RxCpltCallback+0x734>)
 800253c:	2264      	movs	r2, #100	; 0x64
 800253e:	601a      	str	r2, [r3, #0]
     	     Kp = 0.02;//0.027
 8002540:	4b41      	ldr	r3, [pc, #260]	; (8002648 <HAL_UART_RxCpltCallback+0x738>)
 8002542:	4a42      	ldr	r2, [pc, #264]	; (800264c <HAL_UART_RxCpltCallback+0x73c>)
 8002544:	601a      	str	r2, [r3, #0]
     	     Kd = 350;//75
 8002546:	4b34      	ldr	r3, [pc, #208]	; (8002618 <HAL_UART_RxCpltCallback+0x708>)
 8002548:	4a34      	ldr	r2, [pc, #208]	; (800261c <HAL_UART_RxCpltCallback+0x70c>)
 800254a:	601a      	str	r2, [r3, #0]
     	     	     	  }
     	  /*SPECIAL mode*/
     	  if(RxData[0] == 'h')
 800254c:	4b34      	ldr	r3, [pc, #208]	; (8002620 <HAL_UART_RxCpltCallback+0x710>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	2b68      	cmp	r3, #104	; 0x68
 8002552:	d122      	bne.n	800259a <HAL_UART_RxCpltCallback+0x68a>
     	  {
     	     ARR=4;
 8002554:	4b33      	ldr	r3, [pc, #204]	; (8002624 <HAL_UART_RxCpltCallback+0x714>)
 8002556:	2204      	movs	r2, #4
 8002558:	601a      	str	r2, [r3, #0]
     	     basespeedr = 107;
 800255a:	4b33      	ldr	r3, [pc, #204]	; (8002628 <HAL_UART_RxCpltCallback+0x718>)
 800255c:	226b      	movs	r2, #107	; 0x6b
 800255e:	601a      	str	r2, [r3, #0]
     	     basespeedl = 107;
 8002560:	4b32      	ldr	r3, [pc, #200]	; (800262c <HAL_UART_RxCpltCallback+0x71c>)
 8002562:	226b      	movs	r2, #107	; 0x6b
 8002564:	601a      	str	r2, [r3, #0]
     	     maxspeedl = 159;//170
 8002566:	4b32      	ldr	r3, [pc, #200]	; (8002630 <HAL_UART_RxCpltCallback+0x720>)
 8002568:	229f      	movs	r2, #159	; 0x9f
 800256a:	601a      	str	r2, [r3, #0]
     	     maxspeedr = 159;
 800256c:	4b31      	ldr	r3, [pc, #196]	; (8002634 <HAL_UART_RxCpltCallback+0x724>)
 800256e:	229f      	movs	r2, #159	; 0x9f
 8002570:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_right = -90;//70;
 8002572:	4b31      	ldr	r3, [pc, #196]	; (8002638 <HAL_UART_RxCpltCallback+0x728>)
 8002574:	f06f 0259 	mvn.w	r2, #89	; 0x59
 8002578:	601a      	str	r2, [r3, #0]
     	     Sharp_bend_speed_left = 185;//73
 800257a:	4b30      	ldr	r3, [pc, #192]	; (800263c <HAL_UART_RxCpltCallback+0x72c>)
 800257c:	22b9      	movs	r2, #185	; 0xb9
 800257e:	601a      	str	r2, [r3, #0]
     	     Bend_speed_right = -50;
 8002580:	4b2f      	ldr	r3, [pc, #188]	; (8002640 <HAL_UART_RxCpltCallback+0x730>)
 8002582:	f06f 0231 	mvn.w	r2, #49	; 0x31
 8002586:	601a      	str	r2, [r3, #0]
     	     Bend_speed_left = 100;
 8002588:	4b2e      	ldr	r3, [pc, #184]	; (8002644 <HAL_UART_RxCpltCallback+0x734>)
 800258a:	2264      	movs	r2, #100	; 0x64
 800258c:	601a      	str	r2, [r3, #0]
     	     Kp = 0.02;//0.07
 800258e:	4b2e      	ldr	r3, [pc, #184]	; (8002648 <HAL_UART_RxCpltCallback+0x738>)
 8002590:	4a2e      	ldr	r2, [pc, #184]	; (800264c <HAL_UART_RxCpltCallback+0x73c>)
 8002592:	601a      	str	r2, [r3, #0]
     	     Kd = 350;//95
 8002594:	4b20      	ldr	r3, [pc, #128]	; (8002618 <HAL_UART_RxCpltCallback+0x708>)
 8002596:	4a21      	ldr	r2, [pc, #132]	; (800261c <HAL_UART_RxCpltCallback+0x70c>)
 8002598:	601a      	str	r2, [r3, #0]
     	     	 }
     	/*Send some data through UART3-USB terminal*/
     	Battery_ADC_measurement();
 800259a:	f7fe ff5d 	bl	8001458 <Battery_ADC_measurement>

     	/*Print received data to UART-USB*/
     	SN_UART_Send(&huart3,"rxData: { ",(uint8_t*)RxData);
 800259e:	4a20      	ldr	r2, [pc, #128]	; (8002620 <HAL_UART_RxCpltCallback+0x710>)
 80025a0:	492b      	ldr	r1, [pc, #172]	; (8002650 <HAL_UART_RxCpltCallback+0x740>)
 80025a2:	482c      	ldr	r0, [pc, #176]	; (8002654 <HAL_UART_RxCpltCallback+0x744>)
 80025a4:	f7fe fd6a 	bl	800107c <SN_UART_Send>
     	for(int i = 0; i <= 27 ;i++)
 80025a8:	2300      	movs	r3, #0
 80025aa:	623b      	str	r3, [r7, #32]
 80025ac:	e00b      	b.n	80025c6 <HAL_UART_RxCpltCallback+0x6b6>
     		SN_UART_Send(&huart3,"%c ",RxData[i]);
 80025ae:	4a1c      	ldr	r2, [pc, #112]	; (8002620 <HAL_UART_RxCpltCallback+0x710>)
 80025b0:	6a3b      	ldr	r3, [r7, #32]
 80025b2:	4413      	add	r3, r2
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	461a      	mov	r2, r3
 80025b8:	4927      	ldr	r1, [pc, #156]	; (8002658 <HAL_UART_RxCpltCallback+0x748>)
 80025ba:	4826      	ldr	r0, [pc, #152]	; (8002654 <HAL_UART_RxCpltCallback+0x744>)
 80025bc:	f7fe fd5e 	bl	800107c <SN_UART_Send>
     	for(int i = 0; i <= 27 ;i++)
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	3301      	adds	r3, #1
 80025c4:	623b      	str	r3, [r7, #32]
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	2b1b      	cmp	r3, #27
 80025ca:	ddf0      	ble.n	80025ae <HAL_UART_RxCpltCallback+0x69e>
     	SN_UART_Send(&huart3,"} \r \n ");
 80025cc:	4923      	ldr	r1, [pc, #140]	; (800265c <HAL_UART_RxCpltCallback+0x74c>)
 80025ce:	4821      	ldr	r0, [pc, #132]	; (8002654 <HAL_UART_RxCpltCallback+0x744>)
 80025d0:	f7fe fd54 	bl	800107c <SN_UART_Send>

    	SN_UART_Send(&huart3,"speedlevel = %.1f \r \n battery: %.1f \r \n raw= %d \r \n ",speedlevel,battery_procentage_raw,raw_battery);
 80025d4:	4b22      	ldr	r3, [pc, #136]	; (8002660 <HAL_UART_RxCpltCallback+0x750>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fd ff25 	bl	8000428 <__aeabi_f2d>
 80025de:	4604      	mov	r4, r0
 80025e0:	460d      	mov	r5, r1
 80025e2:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_UART_RxCpltCallback+0x754>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ff1e 	bl	8000428 <__aeabi_f2d>
 80025ec:	4602      	mov	r2, r0
 80025ee:	460b      	mov	r3, r1
 80025f0:	491d      	ldr	r1, [pc, #116]	; (8002668 <HAL_UART_RxCpltCallback+0x758>)
 80025f2:	8809      	ldrh	r1, [r1, #0]
 80025f4:	9102      	str	r1, [sp, #8]
 80025f6:	e9cd 2300 	strd	r2, r3, [sp]
 80025fa:	4622      	mov	r2, r4
 80025fc:	462b      	mov	r3, r5
 80025fe:	491b      	ldr	r1, [pc, #108]	; (800266c <HAL_UART_RxCpltCallback+0x75c>)
 8002600:	4814      	ldr	r0, [pc, #80]	; (8002654 <HAL_UART_RxCpltCallback+0x744>)
 8002602:	f7fe fd3b 	bl	800107c <SN_UART_Send>
    	/*Begin receiving*/
    	HAL_UART_Receive_IT(&huart1,(uint8_t*)RxData,28);
 8002606:	221c      	movs	r2, #28
 8002608:	4905      	ldr	r1, [pc, #20]	; (8002620 <HAL_UART_RxCpltCallback+0x710>)
 800260a:	4819      	ldr	r0, [pc, #100]	; (8002670 <HAL_UART_RxCpltCallback+0x760>)
 800260c:	f003 f9dd 	bl	80059ca <HAL_UART_Receive_IT>
	}
}
 8002610:	bf00      	nop
 8002612:	3728      	adds	r7, #40	; 0x28
 8002614:	46bd      	mov	sp, r7
 8002616:	bdb0      	pop	{r4, r5, r7, pc}
 8002618:	20000004 	.word	0x20000004
 800261c:	43af0000 	.word	0x43af0000
 8002620:	200002b4 	.word	0x200002b4
 8002624:	2000001c 	.word	0x2000001c
 8002628:	20000014 	.word	0x20000014
 800262c:	20000018 	.word	0x20000018
 8002630:	20000010 	.word	0x20000010
 8002634:	2000000c 	.word	0x2000000c
 8002638:	20000020 	.word	0x20000020
 800263c:	20000024 	.word	0x20000024
 8002640:	20000028 	.word	0x20000028
 8002644:	2000002c 	.word	0x2000002c
 8002648:	20000000 	.word	0x20000000
 800264c:	3ca3d70a 	.word	0x3ca3d70a
 8002650:	0800951c 	.word	0x0800951c
 8002654:	20000444 	.word	0x20000444
 8002658:	08009528 	.word	0x08009528
 800265c:	0800952c 	.word	0x0800952c
 8002660:	20000008 	.word	0x20000008
 8002664:	200002d4 	.word	0x200002d4
 8002668:	200002d0 	.word	0x200002d0
 800266c:	08009534 	.word	0x08009534
 8002670:	200003fc 	.word	0x200003fc

08002674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002678:	b672      	cpsid	i
}
 800267a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800267c:	e7fe      	b.n	800267c <Error_Handler+0x8>
	...

08002680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <HAL_MspInit+0x5c>)
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	4a14      	ldr	r2, [pc, #80]	; (80026dc <HAL_MspInit+0x5c>)
 800268c:	f043 0301 	orr.w	r3, r3, #1
 8002690:	6193      	str	r3, [r2, #24]
 8002692:	4b12      	ldr	r3, [pc, #72]	; (80026dc <HAL_MspInit+0x5c>)
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	60bb      	str	r3, [r7, #8]
 800269c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800269e:	4b0f      	ldr	r3, [pc, #60]	; (80026dc <HAL_MspInit+0x5c>)
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	4a0e      	ldr	r2, [pc, #56]	; (80026dc <HAL_MspInit+0x5c>)
 80026a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a8:	61d3      	str	r3, [r2, #28]
 80026aa:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <HAL_MspInit+0x5c>)
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b2:	607b      	str	r3, [r7, #4]
 80026b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80026b6:	4b0a      	ldr	r3, [pc, #40]	; (80026e0 <HAL_MspInit+0x60>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	60fb      	str	r3, [r7, #12]
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	4a04      	ldr	r2, [pc, #16]	; (80026e0 <HAL_MspInit+0x60>)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026d2:	bf00      	nop
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40010000 	.word	0x40010000

080026e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <NMI_Handler+0x4>

080026ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026ea:	b480      	push	{r7}
 80026ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026ee:	e7fe      	b.n	80026ee <HardFault_Handler+0x4>

080026f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026f4:	e7fe      	b.n	80026f4 <MemManage_Handler+0x4>

080026f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026f6:	b480      	push	{r7}
 80026f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026fa:	e7fe      	b.n	80026fa <BusFault_Handler+0x4>

080026fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026fc:	b480      	push	{r7}
 80026fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002700:	e7fe      	b.n	8002700 <UsageFault_Handler+0x4>

08002702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	bc80      	pop	{r7}
 800270c:	4770      	bx	lr

0800270e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800270e:	b480      	push	{r7}
 8002710:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	bc80      	pop	{r7}
 8002718:	4770      	bx	lr

0800271a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800271a:	b480      	push	{r7}
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800272a:	f000 fc33 	bl	8002f94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
	...

08002734 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002738:	4802      	ldr	r0, [pc, #8]	; (8002744 <USART1_IRQHandler+0x10>)
 800273a:	f003 f96b 	bl	8005a14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200003fc 	.word	0x200003fc

08002748 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return 1;
 800274c:	2301      	movs	r3, #1
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <_kill>:

int _kill(int pid, int sig)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002760:	f003 fedc 	bl	800651c <__errno>
 8002764:	4603      	mov	r3, r0
 8002766:	2216      	movs	r2, #22
 8002768:	601a      	str	r2, [r3, #0]
  return -1;
 800276a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <_exit>:

void _exit (int status)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b082      	sub	sp, #8
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800277e:	f04f 31ff 	mov.w	r1, #4294967295
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ffe7 	bl	8002756 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002788:	e7fe      	b.n	8002788 <_exit+0x12>

0800278a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b086      	sub	sp, #24
 800278e:	af00      	add	r7, sp, #0
 8002790:	60f8      	str	r0, [r7, #12]
 8002792:	60b9      	str	r1, [r7, #8]
 8002794:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
 800279a:	e00a      	b.n	80027b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800279c:	f3af 8000 	nop.w
 80027a0:	4601      	mov	r1, r0
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	1c5a      	adds	r2, r3, #1
 80027a6:	60ba      	str	r2, [r7, #8]
 80027a8:	b2ca      	uxtb	r2, r1
 80027aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	3301      	adds	r3, #1
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	dbf0      	blt.n	800279c <_read+0x12>
  }

  return len;
 80027ba:	687b      	ldr	r3, [r7, #4]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
 80027d4:	e009      	b.n	80027ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	60ba      	str	r2, [r7, #8]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	3301      	adds	r3, #1
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	dbf1      	blt.n	80027d6 <_write+0x12>
  }
  return len;
 80027f2:	687b      	ldr	r3, [r7, #4]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <_close>:

int _close(int file)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002822:	605a      	str	r2, [r3, #4]
  return 0;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	bc80      	pop	{r7}
 800282e:	4770      	bx	lr

08002830 <_isatty>:

int _isatty(int file)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002838:	2301      	movs	r3, #1
}
 800283a:	4618      	mov	r0, r3
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr

08002844 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3714      	adds	r7, #20
 8002856:	46bd      	mov	sp, r7
 8002858:	bc80      	pop	{r7}
 800285a:	4770      	bx	lr

0800285c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002864:	4a14      	ldr	r2, [pc, #80]	; (80028b8 <_sbrk+0x5c>)
 8002866:	4b15      	ldr	r3, [pc, #84]	; (80028bc <_sbrk+0x60>)
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002870:	4b13      	ldr	r3, [pc, #76]	; (80028c0 <_sbrk+0x64>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d102      	bne.n	800287e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002878:	4b11      	ldr	r3, [pc, #68]	; (80028c0 <_sbrk+0x64>)
 800287a:	4a12      	ldr	r2, [pc, #72]	; (80028c4 <_sbrk+0x68>)
 800287c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800287e:	4b10      	ldr	r3, [pc, #64]	; (80028c0 <_sbrk+0x64>)
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4413      	add	r3, r2
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	429a      	cmp	r2, r3
 800288a:	d207      	bcs.n	800289c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800288c:	f003 fe46 	bl	800651c <__errno>
 8002890:	4603      	mov	r3, r0
 8002892:	220c      	movs	r2, #12
 8002894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002896:	f04f 33ff 	mov.w	r3, #4294967295
 800289a:	e009      	b.n	80028b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800289c:	4b08      	ldr	r3, [pc, #32]	; (80028c0 <_sbrk+0x64>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028a2:	4b07      	ldr	r3, [pc, #28]	; (80028c0 <_sbrk+0x64>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4413      	add	r3, r2
 80028aa:	4a05      	ldr	r2, [pc, #20]	; (80028c0 <_sbrk+0x64>)
 80028ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ae:	68fb      	ldr	r3, [r7, #12]
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3718      	adds	r7, #24
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20005000 	.word	0x20005000
 80028bc:	00000400 	.word	0x00000400
 80028c0:	200002d8 	.word	0x200002d8
 80028c4:	200004a0 	.word	0x200004a0

080028c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bc80      	pop	{r7}
 80028d2:	4770      	bx	lr

080028d4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028da:	f107 0308 	add.w	r3, r7, #8
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	605a      	str	r2, [r3, #4]
 80028e4:	609a      	str	r2, [r3, #8]
 80028e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e8:	463b      	mov	r3, r7
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80028f0:	4b1e      	ldr	r3, [pc, #120]	; (800296c <MX_TIM1_Init+0x98>)
 80028f2:	4a1f      	ldr	r2, [pc, #124]	; (8002970 <MX_TIM1_Init+0x9c>)
 80028f4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80028f6:	4b1d      	ldr	r3, [pc, #116]	; (800296c <MX_TIM1_Init+0x98>)
 80028f8:	2247      	movs	r2, #71	; 0x47
 80028fa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028fc:	4b1b      	ldr	r3, [pc, #108]	; (800296c <MX_TIM1_Init+0x98>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002902:	4b1a      	ldr	r3, [pc, #104]	; (800296c <MX_TIM1_Init+0x98>)
 8002904:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002908:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800290a:	4b18      	ldr	r3, [pc, #96]	; (800296c <MX_TIM1_Init+0x98>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002910:	4b16      	ldr	r3, [pc, #88]	; (800296c <MX_TIM1_Init+0x98>)
 8002912:	2200      	movs	r2, #0
 8002914:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002916:	4b15      	ldr	r3, [pc, #84]	; (800296c <MX_TIM1_Init+0x98>)
 8002918:	2200      	movs	r2, #0
 800291a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800291c:	4813      	ldr	r0, [pc, #76]	; (800296c <MX_TIM1_Init+0x98>)
 800291e:	f002 f8ad 	bl	8004a7c <HAL_TIM_Base_Init>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d001      	beq.n	800292c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002928:	f7ff fea4 	bl	8002674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800292c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002932:	f107 0308 	add.w	r3, r7, #8
 8002936:	4619      	mov	r1, r3
 8002938:	480c      	ldr	r0, [pc, #48]	; (800296c <MX_TIM1_Init+0x98>)
 800293a:	f002 fba9 	bl	8005090 <HAL_TIM_ConfigClockSource>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002944:	f7ff fe96 	bl	8002674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002948:	2300      	movs	r3, #0
 800294a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800294c:	2300      	movs	r3, #0
 800294e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002950:	463b      	mov	r3, r7
 8002952:	4619      	mov	r1, r3
 8002954:	4805      	ldr	r0, [pc, #20]	; (800296c <MX_TIM1_Init+0x98>)
 8002956:	f002 ff07 	bl	8005768 <HAL_TIMEx_MasterConfigSynchronization>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002960:	f7ff fe88 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002964:	bf00      	nop
 8002966:	3718      	adds	r7, #24
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	200002dc 	.word	0x200002dc
 8002970:	40012c00 	.word	0x40012c00

08002974 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b086      	sub	sp, #24
 8002978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297a:	f107 0308 	add.w	r3, r7, #8
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
 8002982:	605a      	str	r2, [r3, #4]
 8002984:	609a      	str	r2, [r3, #8]
 8002986:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002988:	463b      	mov	r3, r7
 800298a:	2200      	movs	r2, #0
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002990:	4b1e      	ldr	r3, [pc, #120]	; (8002a0c <MX_TIM2_Init+0x98>)
 8002992:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002996:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8002998:	4b1c      	ldr	r3, [pc, #112]	; (8002a0c <MX_TIM2_Init+0x98>)
 800299a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800299e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80029a0:	4b1a      	ldr	r3, [pc, #104]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029a2:	2210      	movs	r2, #16
 80029a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80029a6:	4b19      	ldr	r3, [pc, #100]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ae:	4b17      	ldr	r3, [pc, #92]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029b4:	4b15      	ldr	r3, [pc, #84]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029ba:	4814      	ldr	r0, [pc, #80]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029bc:	f002 f85e 	bl	8004a7c <HAL_TIM_Base_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80029c6:	f7ff fe55 	bl	8002674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029ce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029d0:	f107 0308 	add.w	r3, r7, #8
 80029d4:	4619      	mov	r1, r3
 80029d6:	480d      	ldr	r0, [pc, #52]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029d8:	f002 fb5a 	bl	8005090 <HAL_TIM_ConfigClockSource>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80029e2:	f7ff fe47 	bl	8002674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029e6:	2300      	movs	r3, #0
 80029e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ea:	2300      	movs	r3, #0
 80029ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029ee:	463b      	mov	r3, r7
 80029f0:	4619      	mov	r1, r3
 80029f2:	4806      	ldr	r0, [pc, #24]	; (8002a0c <MX_TIM2_Init+0x98>)
 80029f4:	f002 feb8 	bl	8005768 <HAL_TIMEx_MasterConfigSynchronization>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80029fe:	f7ff fe39 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002a02:	bf00      	nop
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000324 	.word	0x20000324

08002a10 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a16:	f107 0308 	add.w	r3, r7, #8
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
 8002a20:	609a      	str	r2, [r3, #8]
 8002a22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a24:	463b      	mov	r3, r7
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a2c:	4b1d      	ldr	r3, [pc, #116]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a2e:	4a1e      	ldr	r2, [pc, #120]	; (8002aa8 <MX_TIM3_Init+0x98>)
 8002a30:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002a32:	4b1c      	ldr	r3, [pc, #112]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a34:	2247      	movs	r2, #71	; 0x47
 8002a36:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a38:	4b1a      	ldr	r3, [pc, #104]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002a3e:	4b19      	ldr	r3, [pc, #100]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a44:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a46:	4b17      	ldr	r3, [pc, #92]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a4c:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a52:	4814      	ldr	r0, [pc, #80]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a54:	f002 f812 	bl	8004a7c <HAL_TIM_Base_Init>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002a5e:	f7ff fe09 	bl	8002674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a68:	f107 0308 	add.w	r3, r7, #8
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	480d      	ldr	r0, [pc, #52]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a70:	f002 fb0e 	bl	8005090 <HAL_TIM_ConfigClockSource>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d001      	beq.n	8002a7e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002a7a:	f7ff fdfb 	bl	8002674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a86:	463b      	mov	r3, r7
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4806      	ldr	r0, [pc, #24]	; (8002aa4 <MX_TIM3_Init+0x94>)
 8002a8c:	f002 fe6c 	bl	8005768 <HAL_TIMEx_MasterConfigSynchronization>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002a96:	f7ff fded 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a9a:	bf00      	nop
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	2000036c 	.word	0x2000036c
 8002aa8:	40000400 	.word	0x40000400

08002aac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b08e      	sub	sp, #56	; 0x38
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ab2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	605a      	str	r2, [r3, #4]
 8002abc:	609a      	str	r2, [r3, #8]
 8002abe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac0:	f107 0320 	add.w	r3, r7, #32
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	609a      	str	r2, [r3, #8]
 8002ad4:	60da      	str	r2, [r3, #12]
 8002ad6:	611a      	str	r2, [r3, #16]
 8002ad8:	615a      	str	r2, [r3, #20]
 8002ada:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002adc:	4b3d      	ldr	r3, [pc, #244]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002ade:	4a3e      	ldr	r2, [pc, #248]	; (8002bd8 <MX_TIM4_Init+0x12c>)
 8002ae0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8002ae2:	4b3c      	ldr	r3, [pc, #240]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002ae4:	224f      	movs	r2, #79	; 0x4f
 8002ae6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ae8:	4b3a      	ldr	r3, [pc, #232]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8002aee:	4b39      	ldr	r3, [pc, #228]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002af0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002af4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af6:	4b37      	ldr	r3, [pc, #220]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002afc:	4b35      	ldr	r3, [pc, #212]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002b02:	4834      	ldr	r0, [pc, #208]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b04:	f001 ffba 	bl	8004a7c <HAL_TIM_Base_Init>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002b0e:	f7ff fdb1 	bl	8002674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002b18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	482d      	ldr	r0, [pc, #180]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b20:	f002 fab6 	bl	8005090 <HAL_TIM_ConfigClockSource>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002b2a:	f7ff fda3 	bl	8002674 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002b2e:	4829      	ldr	r0, [pc, #164]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b30:	f002 f896 	bl	8004c60 <HAL_TIM_PWM_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002b3a:	f7ff fd9b 	bl	8002674 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002b3e:	4825      	ldr	r0, [pc, #148]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b40:	f002 f836 	bl	8004bb0 <HAL_TIM_OC_Init>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <MX_TIM4_Init+0xa2>
  {
    Error_Handler();
 8002b4a:	f7ff fd93 	bl	8002674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b52:	2300      	movs	r3, #0
 8002b54:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002b56:	f107 0320 	add.w	r3, r7, #32
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	481d      	ldr	r0, [pc, #116]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b5e:	f002 fe03 	bl	8005768 <HAL_TIMEx_MasterConfigSynchronization>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <MX_TIM4_Init+0xc0>
  {
    Error_Handler();
 8002b68:	f7ff fd84 	bl	8002674 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b6c:	2360      	movs	r3, #96	; 0x60
 8002b6e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b7c:	1d3b      	adds	r3, r7, #4
 8002b7e:	2204      	movs	r2, #4
 8002b80:	4619      	mov	r1, r3
 8002b82:	4814      	ldr	r0, [pc, #80]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b84:	f002 f9c2 	bl	8004f0c <HAL_TIM_PWM_ConfigChannel>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 8002b8e:	f7ff fd71 	bl	8002674 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002b92:	2300      	movs	r3, #0
 8002b94:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002b96:	1d3b      	adds	r3, r7, #4
 8002b98:	2208      	movs	r2, #8
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	480d      	ldr	r0, [pc, #52]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002b9e:	f002 f959 	bl	8004e54 <HAL_TIM_OC_ConfigChannel>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 8002ba8:	f7ff fd64 	bl	8002674 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bac:	2360      	movs	r3, #96	; 0x60
 8002bae:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	220c      	movs	r2, #12
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4807      	ldr	r0, [pc, #28]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002bb8:	f002 f9a8 	bl	8004f0c <HAL_TIM_PWM_ConfigChannel>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8002bc2:	f7ff fd57 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002bc6:	4803      	ldr	r0, [pc, #12]	; (8002bd4 <MX_TIM4_Init+0x128>)
 8002bc8:	f000 f860 	bl	8002c8c <HAL_TIM_MspPostInit>

}
 8002bcc:	bf00      	nop
 8002bce:	3738      	adds	r7, #56	; 0x38
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	200003b4 	.word	0x200003b4
 8002bd8:	40000800 	.word	0x40000800

08002bdc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b087      	sub	sp, #28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a24      	ldr	r2, [pc, #144]	; (8002c7c <HAL_TIM_Base_MspInit+0xa0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d10c      	bne.n	8002c08 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bee:	4b24      	ldr	r3, [pc, #144]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	4a23      	ldr	r2, [pc, #140]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002bf4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bf8:	6193      	str	r3, [r2, #24]
 8002bfa:	4b21      	ldr	r3, [pc, #132]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002bfc:	699b      	ldr	r3, [r3, #24]
 8002bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002c06:	e034      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM2)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c10:	d10c      	bne.n	8002c2c <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c12:	4b1b      	ldr	r3, [pc, #108]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	4a1a      	ldr	r2, [pc, #104]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c18:	f043 0301 	orr.w	r3, r3, #1
 8002c1c:	61d3      	str	r3, [r2, #28]
 8002c1e:	4b18      	ldr	r3, [pc, #96]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	613b      	str	r3, [r7, #16]
 8002c28:	693b      	ldr	r3, [r7, #16]
}
 8002c2a:	e022      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM3)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <HAL_TIM_Base_MspInit+0xa8>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d10c      	bne.n	8002c50 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c36:	4b12      	ldr	r3, [pc, #72]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	4a11      	ldr	r2, [pc, #68]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c3c:	f043 0302 	orr.w	r3, r3, #2
 8002c40:	61d3      	str	r3, [r2, #28]
 8002c42:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
}
 8002c4e:	e010      	b.n	8002c72 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM4)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a0c      	ldr	r2, [pc, #48]	; (8002c88 <HAL_TIM_Base_MspInit+0xac>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d10b      	bne.n	8002c72 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c5a:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	4a08      	ldr	r2, [pc, #32]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	61d3      	str	r3, [r2, #28]
 8002c66:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <HAL_TIM_Base_MspInit+0xa4>)
 8002c68:	69db      	ldr	r3, [r3, #28]
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	60bb      	str	r3, [r7, #8]
 8002c70:	68bb      	ldr	r3, [r7, #8]
}
 8002c72:	bf00      	nop
 8002c74:	371c      	adds	r7, #28
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr
 8002c7c:	40012c00 	.word	0x40012c00
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40000400 	.word	0x40000400
 8002c88:	40000800 	.word	0x40000800

08002c8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c94:	f107 0310 	add.w	r3, r7, #16
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	605a      	str	r2, [r3, #4]
 8002c9e:	609a      	str	r2, [r3, #8]
 8002ca0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a10      	ldr	r2, [pc, #64]	; (8002ce8 <HAL_TIM_MspPostInit+0x5c>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d118      	bne.n	8002cde <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cac:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <HAL_TIM_MspPostInit+0x60>)
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	4a0e      	ldr	r2, [pc, #56]	; (8002cec <HAL_TIM_MspPostInit+0x60>)
 8002cb2:	f043 0308 	orr.w	r3, r3, #8
 8002cb6:	6193      	str	r3, [r2, #24]
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <HAL_TIM_MspPostInit+0x60>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f003 0308 	and.w	r3, r3, #8
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002cc4:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002cc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cd2:	f107 0310 	add.w	r3, r7, #16
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <HAL_TIM_MspPostInit+0x64>)
 8002cda:	f000 ff87 	bl	8003bec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002cde:	bf00      	nop
 8002ce0:	3720      	adds	r7, #32
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40000800 	.word	0x40000800
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40010c00 	.word	0x40010c00

08002cf4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002cf8:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002cfa:	4a12      	ldr	r2, [pc, #72]	; (8002d44 <MX_USART1_UART_Init+0x50>)
 8002cfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d00:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d06:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d12:	4b0b      	ldr	r3, [pc, #44]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d18:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d1a:	220c      	movs	r2, #12
 8002d1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d2a:	4805      	ldr	r0, [pc, #20]	; (8002d40 <MX_USART1_UART_Init+0x4c>)
 8002d2c:	f002 fd7a 	bl	8005824 <HAL_UART_Init>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d001      	beq.n	8002d3a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d36:	f7ff fc9d 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	200003fc 	.word	0x200003fc
 8002d44:	40013800 	.word	0x40013800

08002d48 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d4c:	4b11      	ldr	r3, [pc, #68]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d4e:	4a12      	ldr	r2, [pc, #72]	; (8002d98 <MX_USART3_UART_Init+0x50>)
 8002d50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d52:	4b10      	ldr	r3, [pc, #64]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d5a:	4b0e      	ldr	r3, [pc, #56]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d60:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d66:	4b0b      	ldr	r3, [pc, #44]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d6c:	4b09      	ldr	r3, [pc, #36]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d6e:	220c      	movs	r2, #12
 8002d70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d72:	4b08      	ldr	r3, [pc, #32]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d78:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d7e:	4805      	ldr	r0, [pc, #20]	; (8002d94 <MX_USART3_UART_Init+0x4c>)
 8002d80:	f002 fd50 	bl	8005824 <HAL_UART_Init>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002d8a:	f7ff fc73 	bl	8002674 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d8e:	bf00      	nop
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000444 	.word	0x20000444
 8002d98:	40004800 	.word	0x40004800

08002d9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b08a      	sub	sp, #40	; 0x28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da4:	f107 0318 	add.w	r3, r7, #24
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]
 8002dac:	605a      	str	r2, [r3, #4]
 8002dae:	609a      	str	r2, [r3, #8]
 8002db0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a3c      	ldr	r2, [pc, #240]	; (8002ea8 <HAL_UART_MspInit+0x10c>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d13a      	bne.n	8002e32 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dbc:	4b3b      	ldr	r3, [pc, #236]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002dbe:	699b      	ldr	r3, [r3, #24]
 8002dc0:	4a3a      	ldr	r2, [pc, #232]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002dc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dc6:	6193      	str	r3, [r2, #24]
 8002dc8:	4b38      	ldr	r3, [pc, #224]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dd0:	617b      	str	r3, [r7, #20]
 8002dd2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dd4:	4b35      	ldr	r3, [pc, #212]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002dd6:	699b      	ldr	r3, [r3, #24]
 8002dd8:	4a34      	ldr	r2, [pc, #208]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002dda:	f043 0304 	orr.w	r3, r3, #4
 8002dde:	6193      	str	r3, [r2, #24]
 8002de0:	4b32      	ldr	r3, [pc, #200]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002dec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df2:	2302      	movs	r3, #2
 8002df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002df6:	2303      	movs	r3, #3
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfa:	f107 0318 	add.w	r3, r7, #24
 8002dfe:	4619      	mov	r1, r3
 8002e00:	482b      	ldr	r0, [pc, #172]	; (8002eb0 <HAL_UART_MspInit+0x114>)
 8002e02:	f000 fef3 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e14:	f107 0318 	add.w	r3, r7, #24
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4825      	ldr	r0, [pc, #148]	; (8002eb0 <HAL_UART_MspInit+0x114>)
 8002e1c:	f000 fee6 	bl	8003bec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e20:	2200      	movs	r2, #0
 8002e22:	2100      	movs	r1, #0
 8002e24:	2025      	movs	r0, #37	; 0x25
 8002e26:	f000 fdf8 	bl	8003a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e2a:	2025      	movs	r0, #37	; 0x25
 8002e2c:	f000 fe11 	bl	8003a52 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002e30:	e036      	b.n	8002ea0 <HAL_UART_MspInit+0x104>
  else if(uartHandle->Instance==USART3)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a1f      	ldr	r2, [pc, #124]	; (8002eb4 <HAL_UART_MspInit+0x118>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d131      	bne.n	8002ea0 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e3c:	4b1b      	ldr	r3, [pc, #108]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002e3e:	69db      	ldr	r3, [r3, #28]
 8002e40:	4a1a      	ldr	r2, [pc, #104]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002e42:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e46:	61d3      	str	r3, [r2, #28]
 8002e48:	4b18      	ldr	r3, [pc, #96]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e50:	60fb      	str	r3, [r7, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e54:	4b15      	ldr	r3, [pc, #84]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	4a14      	ldr	r2, [pc, #80]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002e5a:	f043 0308 	orr.w	r3, r3, #8
 8002e5e:	6193      	str	r3, [r2, #24]
 8002e60:	4b12      	ldr	r3, [pc, #72]	; (8002eac <HAL_UART_MspInit+0x110>)
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	60bb      	str	r3, [r7, #8]
 8002e6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e72:	2302      	movs	r3, #2
 8002e74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e76:	2303      	movs	r3, #3
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7a:	f107 0318 	add.w	r3, r7, #24
 8002e7e:	4619      	mov	r1, r3
 8002e80:	480d      	ldr	r0, [pc, #52]	; (8002eb8 <HAL_UART_MspInit+0x11c>)
 8002e82:	f000 feb3 	bl	8003bec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002e86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e90:	2300      	movs	r3, #0
 8002e92:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 0318 	add.w	r3, r7, #24
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4807      	ldr	r0, [pc, #28]	; (8002eb8 <HAL_UART_MspInit+0x11c>)
 8002e9c:	f000 fea6 	bl	8003bec <HAL_GPIO_Init>
}
 8002ea0:	bf00      	nop
 8002ea2:	3728      	adds	r7, #40	; 0x28
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	40013800 	.word	0x40013800
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	40010800 	.word	0x40010800
 8002eb4:	40004800 	.word	0x40004800
 8002eb8:	40010c00 	.word	0x40010c00

08002ebc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ebc:	f7ff fd04 	bl	80028c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ec0:	480b      	ldr	r0, [pc, #44]	; (8002ef0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ec2:	490c      	ldr	r1, [pc, #48]	; (8002ef4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ec4:	4a0c      	ldr	r2, [pc, #48]	; (8002ef8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a09      	ldr	r2, [pc, #36]	; (8002efc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002ed8:	4c09      	ldr	r4, [pc, #36]	; (8002f00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ee6:	f003 fb1f 	bl	8006528 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002eea:	f7fe ff53 	bl	8001d94 <main>
  bx lr
 8002eee:	4770      	bx	lr
  ldr r0, =_sdata
 8002ef0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ef4:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002ef8:	08009994 	.word	0x08009994
  ldr r2, =_sbss
 8002efc:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002f00:	200004a0 	.word	0x200004a0

08002f04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f04:	e7fe      	b.n	8002f04 <ADC1_2_IRQHandler>
	...

08002f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f0c:	4b08      	ldr	r3, [pc, #32]	; (8002f30 <HAL_Init+0x28>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a07      	ldr	r2, [pc, #28]	; (8002f30 <HAL_Init+0x28>)
 8002f12:	f043 0310 	orr.w	r3, r3, #16
 8002f16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f18:	2003      	movs	r0, #3
 8002f1a:	f000 fd73 	bl	8003a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f1e:	200f      	movs	r0, #15
 8002f20:	f000 f808 	bl	8002f34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f24:	f7ff fbac 	bl	8002680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	40022000 	.word	0x40022000

08002f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f3c:	4b12      	ldr	r3, [pc, #72]	; (8002f88 <HAL_InitTick+0x54>)
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	4b12      	ldr	r3, [pc, #72]	; (8002f8c <HAL_InitTick+0x58>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	4619      	mov	r1, r3
 8002f46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fd8b 	bl	8003a6e <HAL_SYSTICK_Config>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e00e      	b.n	8002f80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b0f      	cmp	r3, #15
 8002f66:	d80a      	bhi.n	8002f7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f68:	2200      	movs	r2, #0
 8002f6a:	6879      	ldr	r1, [r7, #4]
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f70:	f000 fd53 	bl	8003a1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f74:	4a06      	ldr	r2, [pc, #24]	; (8002f90 <HAL_InitTick+0x5c>)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	e000      	b.n	8002f80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3708      	adds	r7, #8
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	20000034 	.word	0x20000034
 8002f8c:	2000003c 	.word	0x2000003c
 8002f90:	20000038 	.word	0x20000038

08002f94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f98:	4b05      	ldr	r3, [pc, #20]	; (8002fb0 <HAL_IncTick+0x1c>)
 8002f9a:	781b      	ldrb	r3, [r3, #0]
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <HAL_IncTick+0x20>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	4a03      	ldr	r2, [pc, #12]	; (8002fb4 <HAL_IncTick+0x20>)
 8002fa6:	6013      	str	r3, [r2, #0]
}
 8002fa8:	bf00      	nop
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bc80      	pop	{r7}
 8002fae:	4770      	bx	lr
 8002fb0:	2000003c 	.word	0x2000003c
 8002fb4:	2000048c 	.word	0x2000048c

08002fb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
  return uwTick;
 8002fbc:	4b02      	ldr	r3, [pc, #8]	; (8002fc8 <HAL_GetTick+0x10>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bc80      	pop	{r7}
 8002fc6:	4770      	bx	lr
 8002fc8:	2000048c 	.word	0x2000048c

08002fcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fd4:	f7ff fff0 	bl	8002fb8 <HAL_GetTick>
 8002fd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe4:	d005      	beq.n	8002ff2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fe6:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <HAL_Delay+0x44>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	461a      	mov	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4413      	add	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ff2:	bf00      	nop
 8002ff4:	f7ff ffe0 	bl	8002fb8 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	429a      	cmp	r2, r3
 8003002:	d8f7      	bhi.n	8002ff4 <HAL_Delay+0x28>
  {
  }
}
 8003004:	bf00      	nop
 8003006:	bf00      	nop
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	2000003c 	.word	0x2000003c

08003014 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800301c:	2300      	movs	r3, #0
 800301e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003024:	2300      	movs	r3, #0
 8003026:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e0be      	b.n	80031b4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	2b00      	cmp	r3, #0
 8003042:	d109      	bne.n	8003058 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003052:	6878      	ldr	r0, [r7, #4]
 8003054:	f7fe f932 	bl	80012bc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003058:	6878      	ldr	r0, [r7, #4]
 800305a:	f000 fbc5 	bl	80037e8 <ADC_ConversionStop_Disable>
 800305e:	4603      	mov	r3, r0
 8003060:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003066:	f003 0310 	and.w	r3, r3, #16
 800306a:	2b00      	cmp	r3, #0
 800306c:	f040 8099 	bne.w	80031a2 <HAL_ADC_Init+0x18e>
 8003070:	7dfb      	ldrb	r3, [r7, #23]
 8003072:	2b00      	cmp	r3, #0
 8003074:	f040 8095 	bne.w	80031a2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003080:	f023 0302 	bic.w	r3, r3, #2
 8003084:	f043 0202 	orr.w	r2, r3, #2
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003094:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	7b1b      	ldrb	r3, [r3, #12]
 800309a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800309c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030ac:	d003      	beq.n	80030b6 <HAL_ADC_Init+0xa2>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d102      	bne.n	80030bc <HAL_ADC_Init+0xa8>
 80030b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030ba:	e000      	b.n	80030be <HAL_ADC_Init+0xaa>
 80030bc:	2300      	movs	r3, #0
 80030be:	693a      	ldr	r2, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7d1b      	ldrb	r3, [r3, #20]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d119      	bne.n	8003100 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	7b1b      	ldrb	r3, [r3, #12]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d109      	bne.n	80030e8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	3b01      	subs	r3, #1
 80030da:	035a      	lsls	r2, r3, #13
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	4313      	orrs	r3, r2
 80030e0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	e00b      	b.n	8003100 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ec:	f043 0220 	orr.w	r2, r3, #32
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f8:	f043 0201 	orr.w	r2, r3, #1
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	430a      	orrs	r2, r1
 8003112:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_ADC_Init+0x1a8>)
 800311c:	4013      	ands	r3, r2
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6812      	ldr	r2, [r2, #0]
 8003122:	68b9      	ldr	r1, [r7, #8]
 8003124:	430b      	orrs	r3, r1
 8003126:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003130:	d003      	beq.n	800313a <HAL_ADC_Init+0x126>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d104      	bne.n	8003144 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	691b      	ldr	r3, [r3, #16]
 800313e:	3b01      	subs	r3, #1
 8003140:	051b      	lsls	r3, r3, #20
 8003142:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800314a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68fa      	ldr	r2, [r7, #12]
 8003154:	430a      	orrs	r2, r1
 8003156:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689a      	ldr	r2, [r3, #8]
 800315e:	4b18      	ldr	r3, [pc, #96]	; (80031c0 <HAL_ADC_Init+0x1ac>)
 8003160:	4013      	ands	r3, r2
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	429a      	cmp	r2, r3
 8003166:	d10b      	bne.n	8003180 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003172:	f023 0303 	bic.w	r3, r3, #3
 8003176:	f043 0201 	orr.w	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800317e:	e018      	b.n	80031b2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003184:	f023 0312 	bic.w	r3, r3, #18
 8003188:	f043 0210 	orr.w	r2, r3, #16
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031a0:	e007      	b.n	80031b2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a6:	f043 0210 	orr.w	r2, r3, #16
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	ffe1f7fd 	.word	0xffe1f7fd
 80031c0:	ff1f0efe 	.word	0xff1f0efe

080031c4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031cc:	2300      	movs	r3, #0
 80031ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d101      	bne.n	80031de <HAL_ADC_Start+0x1a>
 80031da:	2302      	movs	r3, #2
 80031dc:	e098      	b.n	8003310 <HAL_ADC_Start+0x14c>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2201      	movs	r2, #1
 80031e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 faa4 	bl	8003734 <ADC_Enable>
 80031ec:	4603      	mov	r3, r0
 80031ee:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f040 8087 	bne.w	8003306 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003200:	f023 0301 	bic.w	r3, r3, #1
 8003204:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a41      	ldr	r2, [pc, #260]	; (8003318 <HAL_ADC_Start+0x154>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d105      	bne.n	8003222 <HAL_ADC_Start+0x5e>
 8003216:	4b41      	ldr	r3, [pc, #260]	; (800331c <HAL_ADC_Start+0x158>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d115      	bne.n	800324e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003238:	2b00      	cmp	r3, #0
 800323a:	d026      	beq.n	800328a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003240:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003244:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800324c:	e01d      	b.n	800328a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003252:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a2f      	ldr	r2, [pc, #188]	; (800331c <HAL_ADC_Start+0x158>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d004      	beq.n	800326e <HAL_ADC_Start+0xaa>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a2b      	ldr	r2, [pc, #172]	; (8003318 <HAL_ADC_Start+0x154>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d10d      	bne.n	800328a <HAL_ADC_Start+0xc6>
 800326e:	4b2b      	ldr	r3, [pc, #172]	; (800331c <HAL_ADC_Start+0x158>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003276:	2b00      	cmp	r3, #0
 8003278:	d007      	beq.n	800328a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003282:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d006      	beq.n	80032a4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329a:	f023 0206 	bic.w	r2, r3, #6
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80032a2:	e002      	b.n	80032aa <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f06f 0202 	mvn.w	r2, #2
 80032ba:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80032c6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80032ca:	d113      	bne.n	80032f4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032d0:	4a11      	ldr	r2, [pc, #68]	; (8003318 <HAL_ADC_Start+0x154>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d105      	bne.n	80032e2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80032d6:	4b11      	ldr	r3, [pc, #68]	; (800331c <HAL_ADC_Start+0x158>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d108      	bne.n	80032f4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80032f0:	609a      	str	r2, [r3, #8]
 80032f2:	e00c      	b.n	800330e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003302:	609a      	str	r2, [r3, #8]
 8003304:	e003      	b.n	800330e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800330e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40012800 	.word	0x40012800
 800331c:	40012400 	.word	0x40012400

08003320 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003320:	b590      	push	{r4, r7, lr}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800332a:	2300      	movs	r3, #0
 800332c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003332:	2300      	movs	r3, #0
 8003334:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003336:	f7ff fe3f 	bl	8002fb8 <HAL_GetTick>
 800333a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00b      	beq.n	8003362 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334e:	f043 0220 	orr.w	r2, r3, #32
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e0d3      	b.n	800350a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800336c:	2b00      	cmp	r3, #0
 800336e:	d131      	bne.n	80033d4 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003376:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800337a:	2b00      	cmp	r3, #0
 800337c:	d12a      	bne.n	80033d4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800337e:	e021      	b.n	80033c4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003386:	d01d      	beq.n	80033c4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d007      	beq.n	800339e <HAL_ADC_PollForConversion+0x7e>
 800338e:	f7ff fe13 	bl	8002fb8 <HAL_GetTick>
 8003392:	4602      	mov	r2, r0
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	429a      	cmp	r2, r3
 800339c:	d212      	bcs.n	80033c4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10b      	bne.n	80033c4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b0:	f043 0204 	orr.w	r2, r3, #4
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e0a2      	b.n	800350a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d0d6      	beq.n	8003380 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80033d2:	e070      	b.n	80034b6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80033d4:	4b4f      	ldr	r3, [pc, #316]	; (8003514 <HAL_ADC_PollForConversion+0x1f4>)
 80033d6:	681c      	ldr	r4, [r3, #0]
 80033d8:	2002      	movs	r0, #2
 80033da:	f001 fa99 	bl	8004910 <HAL_RCCEx_GetPeriphCLKFreq>
 80033de:	4603      	mov	r3, r0
 80033e0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6919      	ldr	r1, [r3, #16]
 80033ea:	4b4b      	ldr	r3, [pc, #300]	; (8003518 <HAL_ADC_PollForConversion+0x1f8>)
 80033ec:	400b      	ands	r3, r1
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d118      	bne.n	8003424 <HAL_ADC_PollForConversion+0x104>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68d9      	ldr	r1, [r3, #12]
 80033f8:	4b48      	ldr	r3, [pc, #288]	; (800351c <HAL_ADC_PollForConversion+0x1fc>)
 80033fa:	400b      	ands	r3, r1
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d111      	bne.n	8003424 <HAL_ADC_PollForConversion+0x104>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6919      	ldr	r1, [r3, #16]
 8003406:	4b46      	ldr	r3, [pc, #280]	; (8003520 <HAL_ADC_PollForConversion+0x200>)
 8003408:	400b      	ands	r3, r1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d108      	bne.n	8003420 <HAL_ADC_PollForConversion+0x100>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	68d9      	ldr	r1, [r3, #12]
 8003414:	4b43      	ldr	r3, [pc, #268]	; (8003524 <HAL_ADC_PollForConversion+0x204>)
 8003416:	400b      	ands	r3, r1
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <HAL_ADC_PollForConversion+0x100>
 800341c:	2314      	movs	r3, #20
 800341e:	e020      	b.n	8003462 <HAL_ADC_PollForConversion+0x142>
 8003420:	2329      	movs	r3, #41	; 0x29
 8003422:	e01e      	b.n	8003462 <HAL_ADC_PollForConversion+0x142>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6919      	ldr	r1, [r3, #16]
 800342a:	4b3d      	ldr	r3, [pc, #244]	; (8003520 <HAL_ADC_PollForConversion+0x200>)
 800342c:	400b      	ands	r3, r1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d106      	bne.n	8003440 <HAL_ADC_PollForConversion+0x120>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68d9      	ldr	r1, [r3, #12]
 8003438:	4b3a      	ldr	r3, [pc, #232]	; (8003524 <HAL_ADC_PollForConversion+0x204>)
 800343a:	400b      	ands	r3, r1
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00d      	beq.n	800345c <HAL_ADC_PollForConversion+0x13c>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	6919      	ldr	r1, [r3, #16]
 8003446:	4b38      	ldr	r3, [pc, #224]	; (8003528 <HAL_ADC_PollForConversion+0x208>)
 8003448:	400b      	ands	r3, r1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d108      	bne.n	8003460 <HAL_ADC_PollForConversion+0x140>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68d9      	ldr	r1, [r3, #12]
 8003454:	4b34      	ldr	r3, [pc, #208]	; (8003528 <HAL_ADC_PollForConversion+0x208>)
 8003456:	400b      	ands	r3, r1
 8003458:	2b00      	cmp	r3, #0
 800345a:	d101      	bne.n	8003460 <HAL_ADC_PollForConversion+0x140>
 800345c:	2354      	movs	r3, #84	; 0x54
 800345e:	e000      	b.n	8003462 <HAL_ADC_PollForConversion+0x142>
 8003460:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003462:	fb02 f303 	mul.w	r3, r2, r3
 8003466:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003468:	e021      	b.n	80034ae <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003470:	d01a      	beq.n	80034a8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d007      	beq.n	8003488 <HAL_ADC_PollForConversion+0x168>
 8003478:	f7ff fd9e 	bl	8002fb8 <HAL_GetTick>
 800347c:	4602      	mov	r2, r0
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	683a      	ldr	r2, [r7, #0]
 8003484:	429a      	cmp	r2, r3
 8003486:	d20f      	bcs.n	80034a8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	429a      	cmp	r2, r3
 800348e:	d90b      	bls.n	80034a8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003494:	f043 0204 	orr.w	r2, r3, #4
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e030      	b.n	800350a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	3301      	adds	r3, #1
 80034ac:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d8d9      	bhi.n	800346a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f06f 0212 	mvn.w	r2, #18
 80034be:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80034d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80034da:	d115      	bne.n	8003508 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d111      	bne.n	8003508 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d105      	bne.n	8003508 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003500:	f043 0201 	orr.w	r2, r3, #1
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	371c      	adds	r7, #28
 800350e:	46bd      	mov	sp, r7
 8003510:	bd90      	pop	{r4, r7, pc}
 8003512:	bf00      	nop
 8003514:	20000034 	.word	0x20000034
 8003518:	24924924 	.word	0x24924924
 800351c:	00924924 	.word	0x00924924
 8003520:	12492492 	.word	0x12492492
 8003524:	00492492 	.word	0x00492492
 8003528:	00249249 	.word	0x00249249

0800352c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800352c:	b480      	push	{r7}
 800352e:	b083      	sub	sp, #12
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	bc80      	pop	{r7}
 8003542:	4770      	bx	lr

08003544 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800354e:	2300      	movs	r3, #0
 8003550:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003552:	2300      	movs	r3, #0
 8003554:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800355c:	2b01      	cmp	r3, #1
 800355e:	d101      	bne.n	8003564 <HAL_ADC_ConfigChannel+0x20>
 8003560:	2302      	movs	r3, #2
 8003562:	e0dc      	b.n	800371e <HAL_ADC_ConfigChannel+0x1da>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	2b06      	cmp	r3, #6
 8003572:	d81c      	bhi.n	80035ae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685a      	ldr	r2, [r3, #4]
 800357e:	4613      	mov	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	4413      	add	r3, r2
 8003584:	3b05      	subs	r3, #5
 8003586:	221f      	movs	r2, #31
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	4019      	ands	r1, r3
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6818      	ldr	r0, [r3, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	3b05      	subs	r3, #5
 80035a0:	fa00 f203 	lsl.w	r2, r0, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	430a      	orrs	r2, r1
 80035aa:	635a      	str	r2, [r3, #52]	; 0x34
 80035ac:	e03c      	b.n	8003628 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	2b0c      	cmp	r3, #12
 80035b4:	d81c      	bhi.n	80035f0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685a      	ldr	r2, [r3, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	4413      	add	r3, r2
 80035c6:	3b23      	subs	r3, #35	; 0x23
 80035c8:	221f      	movs	r2, #31
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	43db      	mvns	r3, r3
 80035d0:	4019      	ands	r1, r3
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	6818      	ldr	r0, [r3, #0]
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	4613      	mov	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4413      	add	r3, r2
 80035e0:	3b23      	subs	r3, #35	; 0x23
 80035e2:	fa00 f203 	lsl.w	r2, r0, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	631a      	str	r2, [r3, #48]	; 0x30
 80035ee:	e01b      	b.n	8003628 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	4413      	add	r3, r2
 8003600:	3b41      	subs	r3, #65	; 0x41
 8003602:	221f      	movs	r2, #31
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	43db      	mvns	r3, r3
 800360a:	4019      	ands	r1, r3
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	6818      	ldr	r0, [r3, #0]
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	685a      	ldr	r2, [r3, #4]
 8003614:	4613      	mov	r3, r2
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	4413      	add	r3, r2
 800361a:	3b41      	subs	r3, #65	; 0x41
 800361c:	fa00 f203 	lsl.w	r2, r0, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2b09      	cmp	r3, #9
 800362e:	d91c      	bls.n	800366a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68d9      	ldr	r1, [r3, #12]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4613      	mov	r3, r2
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	4413      	add	r3, r2
 8003640:	3b1e      	subs	r3, #30
 8003642:	2207      	movs	r2, #7
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	4019      	ands	r1, r3
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	6898      	ldr	r0, [r3, #8]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4413      	add	r3, r2
 800365a:	3b1e      	subs	r3, #30
 800365c:	fa00 f203 	lsl.w	r2, r0, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	60da      	str	r2, [r3, #12]
 8003668:	e019      	b.n	800369e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6919      	ldr	r1, [r3, #16]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	4613      	mov	r3, r2
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	4413      	add	r3, r2
 800367a:	2207      	movs	r2, #7
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	4019      	ands	r1, r3
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	6898      	ldr	r0, [r3, #8]
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	005b      	lsls	r3, r3, #1
 8003690:	4413      	add	r3, r2
 8003692:	fa00 f203 	lsl.w	r2, r0, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2b10      	cmp	r3, #16
 80036a4:	d003      	beq.n	80036ae <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036aa:	2b11      	cmp	r3, #17
 80036ac:	d132      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a1d      	ldr	r2, [pc, #116]	; (8003728 <HAL_ADC_ConfigChannel+0x1e4>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d125      	bne.n	8003704 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d126      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80036d4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d11a      	bne.n	8003714 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036de:	4b13      	ldr	r3, [pc, #76]	; (800372c <HAL_ADC_ConfigChannel+0x1e8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a13      	ldr	r2, [pc, #76]	; (8003730 <HAL_ADC_ConfigChannel+0x1ec>)
 80036e4:	fba2 2303 	umull	r2, r3, r2, r3
 80036e8:	0c9a      	lsrs	r2, r3, #18
 80036ea:	4613      	mov	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4413      	add	r3, r2
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036f4:	e002      	b.n	80036fc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f9      	bne.n	80036f6 <HAL_ADC_ConfigChannel+0x1b2>
 8003702:	e007      	b.n	8003714 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003708:	f043 0220 	orr.w	r2, r3, #32
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2200      	movs	r2, #0
 8003718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800371c:	7bfb      	ldrb	r3, [r7, #15]
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	40012400 	.word	0x40012400
 800372c:	20000034 	.word	0x20000034
 8003730:	431bde83 	.word	0x431bde83

08003734 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b01      	cmp	r3, #1
 8003750:	d040      	beq.n	80037d4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	689a      	ldr	r2, [r3, #8]
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f042 0201 	orr.w	r2, r2, #1
 8003760:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003762:	4b1f      	ldr	r3, [pc, #124]	; (80037e0 <ADC_Enable+0xac>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a1f      	ldr	r2, [pc, #124]	; (80037e4 <ADC_Enable+0xb0>)
 8003768:	fba2 2303 	umull	r2, r3, r2, r3
 800376c:	0c9b      	lsrs	r3, r3, #18
 800376e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003770:	e002      	b.n	8003778 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	3b01      	subs	r3, #1
 8003776:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1f9      	bne.n	8003772 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800377e:	f7ff fc1b 	bl	8002fb8 <HAL_GetTick>
 8003782:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003784:	e01f      	b.n	80037c6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003786:	f7ff fc17 	bl	8002fb8 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d918      	bls.n	80037c6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d011      	beq.n	80037c6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a6:	f043 0210 	orr.w	r2, r3, #16
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b2:	f043 0201 	orr.w	r2, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e007      	b.n	80037d6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 0301 	and.w	r3, r3, #1
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d1d8      	bne.n	8003786 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	20000034 	.word	0x20000034
 80037e4:	431bde83 	.word	0x431bde83

080037e8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d12e      	bne.n	8003860 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f022 0201 	bic.w	r2, r2, #1
 8003810:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003812:	f7ff fbd1 	bl	8002fb8 <HAL_GetTick>
 8003816:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003818:	e01b      	b.n	8003852 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800381a:	f7ff fbcd 	bl	8002fb8 <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	2b02      	cmp	r3, #2
 8003826:	d914      	bls.n	8003852 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b01      	cmp	r3, #1
 8003834:	d10d      	bne.n	8003852 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383a:	f043 0210 	orr.w	r2, r3, #16
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003846:	f043 0201 	orr.w	r2, r3, #1
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e007      	b.n	8003862 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	f003 0301 	and.w	r3, r3, #1
 800385c:	2b01      	cmp	r3, #1
 800385e:	d0dc      	beq.n	800381a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800386c:	b480      	push	{r7}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800387c:	4b0c      	ldr	r3, [pc, #48]	; (80038b0 <__NVIC_SetPriorityGrouping+0x44>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003882:	68ba      	ldr	r2, [r7, #8]
 8003884:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003888:	4013      	ands	r3, r2
 800388a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003894:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003898:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800389c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800389e:	4a04      	ldr	r2, [pc, #16]	; (80038b0 <__NVIC_SetPriorityGrouping+0x44>)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	60d3      	str	r3, [r2, #12]
}
 80038a4:	bf00      	nop
 80038a6:	3714      	adds	r7, #20
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bc80      	pop	{r7}
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000ed00 	.word	0xe000ed00

080038b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038b8:	4b04      	ldr	r3, [pc, #16]	; (80038cc <__NVIC_GetPriorityGrouping+0x18>)
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	0a1b      	lsrs	r3, r3, #8
 80038be:	f003 0307 	and.w	r3, r3, #7
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	4603      	mov	r3, r0
 80038d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	db0b      	blt.n	80038fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038e2:	79fb      	ldrb	r3, [r7, #7]
 80038e4:	f003 021f 	and.w	r2, r3, #31
 80038e8:	4906      	ldr	r1, [pc, #24]	; (8003904 <__NVIC_EnableIRQ+0x34>)
 80038ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ee:	095b      	lsrs	r3, r3, #5
 80038f0:	2001      	movs	r0, #1
 80038f2:	fa00 f202 	lsl.w	r2, r0, r2
 80038f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038fa:	bf00      	nop
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	bc80      	pop	{r7}
 8003902:	4770      	bx	lr
 8003904:	e000e100 	.word	0xe000e100

08003908 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	4603      	mov	r3, r0
 8003910:	6039      	str	r1, [r7, #0]
 8003912:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003918:	2b00      	cmp	r3, #0
 800391a:	db0a      	blt.n	8003932 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	b2da      	uxtb	r2, r3
 8003920:	490c      	ldr	r1, [pc, #48]	; (8003954 <__NVIC_SetPriority+0x4c>)
 8003922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003926:	0112      	lsls	r2, r2, #4
 8003928:	b2d2      	uxtb	r2, r2
 800392a:	440b      	add	r3, r1
 800392c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003930:	e00a      	b.n	8003948 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	b2da      	uxtb	r2, r3
 8003936:	4908      	ldr	r1, [pc, #32]	; (8003958 <__NVIC_SetPriority+0x50>)
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	f003 030f 	and.w	r3, r3, #15
 800393e:	3b04      	subs	r3, #4
 8003940:	0112      	lsls	r2, r2, #4
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	440b      	add	r3, r1
 8003946:	761a      	strb	r2, [r3, #24]
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	e000e100 	.word	0xe000e100
 8003958:	e000ed00 	.word	0xe000ed00

0800395c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800395c:	b480      	push	{r7}
 800395e:	b089      	sub	sp, #36	; 0x24
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f003 0307 	and.w	r3, r3, #7
 800396e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f1c3 0307 	rsb	r3, r3, #7
 8003976:	2b04      	cmp	r3, #4
 8003978:	bf28      	it	cs
 800397a:	2304      	movcs	r3, #4
 800397c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3304      	adds	r3, #4
 8003982:	2b06      	cmp	r3, #6
 8003984:	d902      	bls.n	800398c <NVIC_EncodePriority+0x30>
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	3b03      	subs	r3, #3
 800398a:	e000      	b.n	800398e <NVIC_EncodePriority+0x32>
 800398c:	2300      	movs	r3, #0
 800398e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003990:	f04f 32ff 	mov.w	r2, #4294967295
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	fa02 f303 	lsl.w	r3, r2, r3
 800399a:	43da      	mvns	r2, r3
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	401a      	ands	r2, r3
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039a4:	f04f 31ff 	mov.w	r1, #4294967295
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	fa01 f303 	lsl.w	r3, r1, r3
 80039ae:	43d9      	mvns	r1, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039b4:	4313      	orrs	r3, r2
         );
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3724      	adds	r7, #36	; 0x24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr

080039c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	3b01      	subs	r3, #1
 80039cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039d0:	d301      	bcc.n	80039d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039d2:	2301      	movs	r3, #1
 80039d4:	e00f      	b.n	80039f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039d6:	4a0a      	ldr	r2, [pc, #40]	; (8003a00 <SysTick_Config+0x40>)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	3b01      	subs	r3, #1
 80039dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039de:	210f      	movs	r1, #15
 80039e0:	f04f 30ff 	mov.w	r0, #4294967295
 80039e4:	f7ff ff90 	bl	8003908 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039e8:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <SysTick_Config+0x40>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ee:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <SysTick_Config+0x40>)
 80039f0:	2207      	movs	r2, #7
 80039f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3708      	adds	r7, #8
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	e000e010 	.word	0xe000e010

08003a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ff2d 	bl	800386c <__NVIC_SetPriorityGrouping>
}
 8003a12:	bf00      	nop
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b086      	sub	sp, #24
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	4603      	mov	r3, r0
 8003a22:	60b9      	str	r1, [r7, #8]
 8003a24:	607a      	str	r2, [r7, #4]
 8003a26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a2c:	f7ff ff42 	bl	80038b4 <__NVIC_GetPriorityGrouping>
 8003a30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	68b9      	ldr	r1, [r7, #8]
 8003a36:	6978      	ldr	r0, [r7, #20]
 8003a38:	f7ff ff90 	bl	800395c <NVIC_EncodePriority>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a42:	4611      	mov	r1, r2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff ff5f 	bl	8003908 <__NVIC_SetPriority>
}
 8003a4a:	bf00      	nop
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}

08003a52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b082      	sub	sp, #8
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	4603      	mov	r3, r0
 8003a5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff ff35 	bl	80038d0 <__NVIC_EnableIRQ>
}
 8003a66:	bf00      	nop
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b082      	sub	sp, #8
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff ffa2 	bl	80039c0 <SysTick_Config>
 8003a7c:	4603      	mov	r3, r0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b085      	sub	sp, #20
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d008      	beq.n	8003ab0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2204      	movs	r2, #4
 8003aa2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e020      	b.n	8003af2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 020e 	bic.w	r2, r2, #14
 8003abe:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f022 0201 	bic.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ad8:	2101      	movs	r1, #1
 8003ada:	fa01 f202 	lsl.w	r2, r1, r2
 8003ade:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3714      	adds	r7, #20
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr

08003afc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b04:	2300      	movs	r3, #0
 8003b06:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d005      	beq.n	8003b20 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2204      	movs	r2, #4
 8003b18:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	73fb      	strb	r3, [r7, #15]
 8003b1e:	e051      	b.n	8003bc4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f022 020e 	bic.w	r2, r2, #14
 8003b2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0201 	bic.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a22      	ldr	r2, [pc, #136]	; (8003bd0 <HAL_DMA_Abort_IT+0xd4>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d029      	beq.n	8003b9e <HAL_DMA_Abort_IT+0xa2>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a21      	ldr	r2, [pc, #132]	; (8003bd4 <HAL_DMA_Abort_IT+0xd8>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d022      	beq.n	8003b9a <HAL_DMA_Abort_IT+0x9e>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a1f      	ldr	r2, [pc, #124]	; (8003bd8 <HAL_DMA_Abort_IT+0xdc>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d01a      	beq.n	8003b94 <HAL_DMA_Abort_IT+0x98>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a1e      	ldr	r2, [pc, #120]	; (8003bdc <HAL_DMA_Abort_IT+0xe0>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d012      	beq.n	8003b8e <HAL_DMA_Abort_IT+0x92>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a1c      	ldr	r2, [pc, #112]	; (8003be0 <HAL_DMA_Abort_IT+0xe4>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d00a      	beq.n	8003b88 <HAL_DMA_Abort_IT+0x8c>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a1b      	ldr	r2, [pc, #108]	; (8003be4 <HAL_DMA_Abort_IT+0xe8>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d102      	bne.n	8003b82 <HAL_DMA_Abort_IT+0x86>
 8003b7c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b80:	e00e      	b.n	8003ba0 <HAL_DMA_Abort_IT+0xa4>
 8003b82:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b86:	e00b      	b.n	8003ba0 <HAL_DMA_Abort_IT+0xa4>
 8003b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003b8c:	e008      	b.n	8003ba0 <HAL_DMA_Abort_IT+0xa4>
 8003b8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b92:	e005      	b.n	8003ba0 <HAL_DMA_Abort_IT+0xa4>
 8003b94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b98:	e002      	b.n	8003ba0 <HAL_DMA_Abort_IT+0xa4>
 8003b9a:	2310      	movs	r3, #16
 8003b9c:	e000      	b.n	8003ba0 <HAL_DMA_Abort_IT+0xa4>
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	4a11      	ldr	r2, [pc, #68]	; (8003be8 <HAL_DMA_Abort_IT+0xec>)
 8003ba2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bc0:	6878      	ldr	r0, [r7, #4]
 8003bc2:	4798      	blx	r3
    } 
  }
  return status;
 8003bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40020008 	.word	0x40020008
 8003bd4:	4002001c 	.word	0x4002001c
 8003bd8:	40020030 	.word	0x40020030
 8003bdc:	40020044 	.word	0x40020044
 8003be0:	40020058 	.word	0x40020058
 8003be4:	4002006c 	.word	0x4002006c
 8003be8:	40020000 	.word	0x40020000

08003bec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b08b      	sub	sp, #44	; 0x2c
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bfe:	e169      	b.n	8003ed4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c00:	2201      	movs	r2, #1
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	4013      	ands	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c14:	69ba      	ldr	r2, [r7, #24]
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	f040 8158 	bne.w	8003ece <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4a9a      	ldr	r2, [pc, #616]	; (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d05e      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c28:	4a98      	ldr	r2, [pc, #608]	; (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d875      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c2e:	4a98      	ldr	r2, [pc, #608]	; (8003e90 <HAL_GPIO_Init+0x2a4>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d058      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c34:	4a96      	ldr	r2, [pc, #600]	; (8003e90 <HAL_GPIO_Init+0x2a4>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d86f      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c3a:	4a96      	ldr	r2, [pc, #600]	; (8003e94 <HAL_GPIO_Init+0x2a8>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d052      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c40:	4a94      	ldr	r2, [pc, #592]	; (8003e94 <HAL_GPIO_Init+0x2a8>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d869      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c46:	4a94      	ldr	r2, [pc, #592]	; (8003e98 <HAL_GPIO_Init+0x2ac>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d04c      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c4c:	4a92      	ldr	r2, [pc, #584]	; (8003e98 <HAL_GPIO_Init+0x2ac>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d863      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c52:	4a92      	ldr	r2, [pc, #584]	; (8003e9c <HAL_GPIO_Init+0x2b0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d046      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
 8003c58:	4a90      	ldr	r2, [pc, #576]	; (8003e9c <HAL_GPIO_Init+0x2b0>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d85d      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c5e:	2b12      	cmp	r3, #18
 8003c60:	d82a      	bhi.n	8003cb8 <HAL_GPIO_Init+0xcc>
 8003c62:	2b12      	cmp	r3, #18
 8003c64:	d859      	bhi.n	8003d1a <HAL_GPIO_Init+0x12e>
 8003c66:	a201      	add	r2, pc, #4	; (adr r2, 8003c6c <HAL_GPIO_Init+0x80>)
 8003c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6c:	08003ce7 	.word	0x08003ce7
 8003c70:	08003cc1 	.word	0x08003cc1
 8003c74:	08003cd3 	.word	0x08003cd3
 8003c78:	08003d15 	.word	0x08003d15
 8003c7c:	08003d1b 	.word	0x08003d1b
 8003c80:	08003d1b 	.word	0x08003d1b
 8003c84:	08003d1b 	.word	0x08003d1b
 8003c88:	08003d1b 	.word	0x08003d1b
 8003c8c:	08003d1b 	.word	0x08003d1b
 8003c90:	08003d1b 	.word	0x08003d1b
 8003c94:	08003d1b 	.word	0x08003d1b
 8003c98:	08003d1b 	.word	0x08003d1b
 8003c9c:	08003d1b 	.word	0x08003d1b
 8003ca0:	08003d1b 	.word	0x08003d1b
 8003ca4:	08003d1b 	.word	0x08003d1b
 8003ca8:	08003d1b 	.word	0x08003d1b
 8003cac:	08003d1b 	.word	0x08003d1b
 8003cb0:	08003cc9 	.word	0x08003cc9
 8003cb4:	08003cdd 	.word	0x08003cdd
 8003cb8:	4a79      	ldr	r2, [pc, #484]	; (8003ea0 <HAL_GPIO_Init+0x2b4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d013      	beq.n	8003ce6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003cbe:	e02c      	b.n	8003d1a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	623b      	str	r3, [r7, #32]
          break;
 8003cc6:	e029      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	3304      	adds	r3, #4
 8003cce:	623b      	str	r3, [r7, #32]
          break;
 8003cd0:	e024      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	3308      	adds	r3, #8
 8003cd8:	623b      	str	r3, [r7, #32]
          break;
 8003cda:	e01f      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	330c      	adds	r3, #12
 8003ce2:	623b      	str	r3, [r7, #32]
          break;
 8003ce4:	e01a      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d102      	bne.n	8003cf4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003cee:	2304      	movs	r3, #4
 8003cf0:	623b      	str	r3, [r7, #32]
          break;
 8003cf2:	e013      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d105      	bne.n	8003d08 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cfc:	2308      	movs	r3, #8
 8003cfe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	69fa      	ldr	r2, [r7, #28]
 8003d04:	611a      	str	r2, [r3, #16]
          break;
 8003d06:	e009      	b.n	8003d1c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d08:	2308      	movs	r3, #8
 8003d0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	69fa      	ldr	r2, [r7, #28]
 8003d10:	615a      	str	r2, [r3, #20]
          break;
 8003d12:	e003      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d14:	2300      	movs	r3, #0
 8003d16:	623b      	str	r3, [r7, #32]
          break;
 8003d18:	e000      	b.n	8003d1c <HAL_GPIO_Init+0x130>
          break;
 8003d1a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d1c:	69bb      	ldr	r3, [r7, #24]
 8003d1e:	2bff      	cmp	r3, #255	; 0xff
 8003d20:	d801      	bhi.n	8003d26 <HAL_GPIO_Init+0x13a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	e001      	b.n	8003d2a <HAL_GPIO_Init+0x13e>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3304      	adds	r3, #4
 8003d2a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	2bff      	cmp	r3, #255	; 0xff
 8003d30:	d802      	bhi.n	8003d38 <HAL_GPIO_Init+0x14c>
 8003d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	e002      	b.n	8003d3e <HAL_GPIO_Init+0x152>
 8003d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3a:	3b08      	subs	r3, #8
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	210f      	movs	r1, #15
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	fa01 f303 	lsl.w	r3, r1, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	401a      	ands	r2, r3
 8003d50:	6a39      	ldr	r1, [r7, #32]
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	fa01 f303 	lsl.w	r3, r1, r3
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	f000 80b1 	beq.w	8003ece <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d6c:	4b4d      	ldr	r3, [pc, #308]	; (8003ea4 <HAL_GPIO_Init+0x2b8>)
 8003d6e:	699b      	ldr	r3, [r3, #24]
 8003d70:	4a4c      	ldr	r2, [pc, #304]	; (8003ea4 <HAL_GPIO_Init+0x2b8>)
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	6193      	str	r3, [r2, #24]
 8003d78:	4b4a      	ldr	r3, [pc, #296]	; (8003ea4 <HAL_GPIO_Init+0x2b8>)
 8003d7a:	699b      	ldr	r3, [r3, #24]
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	60bb      	str	r3, [r7, #8]
 8003d82:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d84:	4a48      	ldr	r2, [pc, #288]	; (8003ea8 <HAL_GPIO_Init+0x2bc>)
 8003d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d88:	089b      	lsrs	r3, r3, #2
 8003d8a:	3302      	adds	r3, #2
 8003d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d90:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	f003 0303 	and.w	r3, r3, #3
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	220f      	movs	r2, #15
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	4013      	ands	r3, r2
 8003da6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a40      	ldr	r2, [pc, #256]	; (8003eac <HAL_GPIO_Init+0x2c0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d013      	beq.n	8003dd8 <HAL_GPIO_Init+0x1ec>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a3f      	ldr	r2, [pc, #252]	; (8003eb0 <HAL_GPIO_Init+0x2c4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d00d      	beq.n	8003dd4 <HAL_GPIO_Init+0x1e8>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a3e      	ldr	r2, [pc, #248]	; (8003eb4 <HAL_GPIO_Init+0x2c8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d007      	beq.n	8003dd0 <HAL_GPIO_Init+0x1e4>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a3d      	ldr	r2, [pc, #244]	; (8003eb8 <HAL_GPIO_Init+0x2cc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d101      	bne.n	8003dcc <HAL_GPIO_Init+0x1e0>
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e006      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dcc:	2304      	movs	r3, #4
 8003dce:	e004      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	e002      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e000      	b.n	8003dda <HAL_GPIO_Init+0x1ee>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ddc:	f002 0203 	and.w	r2, r2, #3
 8003de0:	0092      	lsls	r2, r2, #2
 8003de2:	4093      	lsls	r3, r2
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003dea:	492f      	ldr	r1, [pc, #188]	; (8003ea8 <HAL_GPIO_Init+0x2bc>)
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	089b      	lsrs	r3, r3, #2
 8003df0:	3302      	adds	r3, #2
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d006      	beq.n	8003e12 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e04:	4b2d      	ldr	r3, [pc, #180]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e06:	689a      	ldr	r2, [r3, #8]
 8003e08:	492c      	ldr	r1, [pc, #176]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	608b      	str	r3, [r1, #8]
 8003e10:	e006      	b.n	8003e20 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e12:	4b2a      	ldr	r3, [pc, #168]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	43db      	mvns	r3, r3
 8003e1a:	4928      	ldr	r1, [pc, #160]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d006      	beq.n	8003e3a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e2c:	4b23      	ldr	r3, [pc, #140]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e2e:	68da      	ldr	r2, [r3, #12]
 8003e30:	4922      	ldr	r1, [pc, #136]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	60cb      	str	r3, [r1, #12]
 8003e38:	e006      	b.n	8003e48 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e3a:	4b20      	ldr	r3, [pc, #128]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	43db      	mvns	r3, r3
 8003e42:	491e      	ldr	r1, [pc, #120]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d006      	beq.n	8003e62 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e54:	4b19      	ldr	r3, [pc, #100]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e56:	685a      	ldr	r2, [r3, #4]
 8003e58:	4918      	ldr	r1, [pc, #96]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	604b      	str	r3, [r1, #4]
 8003e60:	e006      	b.n	8003e70 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e62:	4b16      	ldr	r3, [pc, #88]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	4914      	ldr	r1, [pc, #80]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d021      	beq.n	8003ec0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e7c:	4b0f      	ldr	r3, [pc, #60]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	490e      	ldr	r1, [pc, #56]	; (8003ebc <HAL_GPIO_Init+0x2d0>)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	600b      	str	r3, [r1, #0]
 8003e88:	e021      	b.n	8003ece <HAL_GPIO_Init+0x2e2>
 8003e8a:	bf00      	nop
 8003e8c:	10320000 	.word	0x10320000
 8003e90:	10310000 	.word	0x10310000
 8003e94:	10220000 	.word	0x10220000
 8003e98:	10210000 	.word	0x10210000
 8003e9c:	10120000 	.word	0x10120000
 8003ea0:	10110000 	.word	0x10110000
 8003ea4:	40021000 	.word	0x40021000
 8003ea8:	40010000 	.word	0x40010000
 8003eac:	40010800 	.word	0x40010800
 8003eb0:	40010c00 	.word	0x40010c00
 8003eb4:	40011000 	.word	0x40011000
 8003eb8:	40011400 	.word	0x40011400
 8003ebc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	; (8003ef0 <HAL_GPIO_Init+0x304>)
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	4909      	ldr	r1, [pc, #36]	; (8003ef0 <HAL_GPIO_Init+0x304>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	fa22 f303 	lsr.w	r3, r2, r3
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f47f ae8e 	bne.w	8003c00 <HAL_GPIO_Init+0x14>
  }
}
 8003ee4:	bf00      	nop
 8003ee6:	bf00      	nop
 8003ee8:	372c      	adds	r7, #44	; 0x2c
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr
 8003ef0:	40010400 	.word	0x40010400

08003ef4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b085      	sub	sp, #20
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	460b      	mov	r3, r1
 8003efe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	887b      	ldrh	r3, [r7, #2]
 8003f06:	4013      	ands	r3, r2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d002      	beq.n	8003f12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	73fb      	strb	r3, [r7, #15]
 8003f10:	e001      	b.n	8003f16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f12:	2300      	movs	r3, #0
 8003f14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3714      	adds	r7, #20
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bc80      	pop	{r7}
 8003f20:	4770      	bx	lr

08003f22 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	807b      	strh	r3, [r7, #2]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f32:	787b      	ldrb	r3, [r7, #1]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f38:	887a      	ldrh	r2, [r7, #2]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f3e:	e003      	b.n	8003f48 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f40:	887b      	ldrh	r3, [r7, #2]
 8003f42:	041a      	lsls	r2, r3, #16
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	611a      	str	r2, [r3, #16]
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bc80      	pop	{r7}
 8003f50:	4770      	bx	lr

08003f52 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f52:	b480      	push	{r7}
 8003f54:	b085      	sub	sp, #20
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f64:	887a      	ldrh	r2, [r7, #2]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	4013      	ands	r3, r2
 8003f6a:	041a      	lsls	r2, r3, #16
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	43d9      	mvns	r1, r3
 8003f70:	887b      	ldrh	r3, [r7, #2]
 8003f72:	400b      	ands	r3, r1
 8003f74:	431a      	orrs	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	611a      	str	r2, [r3, #16]
}
 8003f7a:	bf00      	nop
 8003f7c:	3714      	adds	r7, #20
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr

08003f84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d101      	bne.n	8003f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e272      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	f000 8087 	beq.w	80040b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003fa4:	4b92      	ldr	r3, [pc, #584]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f003 030c 	and.w	r3, r3, #12
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d00c      	beq.n	8003fca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003fb0:	4b8f      	ldr	r3, [pc, #572]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d112      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x5e>
 8003fbc:	4b8c      	ldr	r3, [pc, #560]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fc8:	d10b      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fca:	4b89      	ldr	r3, [pc, #548]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d06c      	beq.n	80040b0 <HAL_RCC_OscConfig+0x12c>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d168      	bne.n	80040b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e24c      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fea:	d106      	bne.n	8003ffa <HAL_RCC_OscConfig+0x76>
 8003fec:	4b80      	ldr	r3, [pc, #512]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a7f      	ldr	r2, [pc, #508]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8003ff2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	e02e      	b.n	8004058 <HAL_RCC_OscConfig+0xd4>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10c      	bne.n	800401c <HAL_RCC_OscConfig+0x98>
 8004002:	4b7b      	ldr	r3, [pc, #492]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a7a      	ldr	r2, [pc, #488]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004008:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800400c:	6013      	str	r3, [r2, #0]
 800400e:	4b78      	ldr	r3, [pc, #480]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a77      	ldr	r2, [pc, #476]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004014:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	e01d      	b.n	8004058 <HAL_RCC_OscConfig+0xd4>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004024:	d10c      	bne.n	8004040 <HAL_RCC_OscConfig+0xbc>
 8004026:	4b72      	ldr	r3, [pc, #456]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a71      	ldr	r2, [pc, #452]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800402c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	4b6f      	ldr	r3, [pc, #444]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a6e      	ldr	r2, [pc, #440]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800403c:	6013      	str	r3, [r2, #0]
 800403e:	e00b      	b.n	8004058 <HAL_RCC_OscConfig+0xd4>
 8004040:	4b6b      	ldr	r3, [pc, #428]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a6a      	ldr	r2, [pc, #424]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800404a:	6013      	str	r3, [r2, #0]
 800404c:	4b68      	ldr	r3, [pc, #416]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a67      	ldr	r2, [pc, #412]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004052:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004056:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d013      	beq.n	8004088 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004060:	f7fe ffaa 	bl	8002fb8 <HAL_GetTick>
 8004064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004066:	e008      	b.n	800407a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004068:	f7fe ffa6 	bl	8002fb8 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	2b64      	cmp	r3, #100	; 0x64
 8004074:	d901      	bls.n	800407a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e200      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800407a:	4b5d      	ldr	r3, [pc, #372]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004082:	2b00      	cmp	r3, #0
 8004084:	d0f0      	beq.n	8004068 <HAL_RCC_OscConfig+0xe4>
 8004086:	e014      	b.n	80040b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004088:	f7fe ff96 	bl	8002fb8 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004090:	f7fe ff92 	bl	8002fb8 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b64      	cmp	r3, #100	; 0x64
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e1ec      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040a2:	4b53      	ldr	r3, [pc, #332]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f0      	bne.n	8004090 <HAL_RCC_OscConfig+0x10c>
 80040ae:	e000      	b.n	80040b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d063      	beq.n	8004186 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040be:	4b4c      	ldr	r3, [pc, #304]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f003 030c 	and.w	r3, r3, #12
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00b      	beq.n	80040e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80040ca:	4b49      	ldr	r3, [pc, #292]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f003 030c 	and.w	r3, r3, #12
 80040d2:	2b08      	cmp	r3, #8
 80040d4:	d11c      	bne.n	8004110 <HAL_RCC_OscConfig+0x18c>
 80040d6:	4b46      	ldr	r3, [pc, #280]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d116      	bne.n	8004110 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040e2:	4b43      	ldr	r3, [pc, #268]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_RCC_OscConfig+0x176>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d001      	beq.n	80040fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	e1c0      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040fa:	4b3d      	ldr	r3, [pc, #244]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4939      	ldr	r1, [pc, #228]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800410a:	4313      	orrs	r3, r2
 800410c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800410e:	e03a      	b.n	8004186 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d020      	beq.n	800415a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004118:	4b36      	ldr	r3, [pc, #216]	; (80041f4 <HAL_RCC_OscConfig+0x270>)
 800411a:	2201      	movs	r2, #1
 800411c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411e:	f7fe ff4b 	bl	8002fb8 <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004126:	f7fe ff47 	bl	8002fb8 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e1a1      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004138:	4b2d      	ldr	r3, [pc, #180]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004144:	4b2a      	ldr	r3, [pc, #168]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	695b      	ldr	r3, [r3, #20]
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	4927      	ldr	r1, [pc, #156]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 8004154:	4313      	orrs	r3, r2
 8004156:	600b      	str	r3, [r1, #0]
 8004158:	e015      	b.n	8004186 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800415a:	4b26      	ldr	r3, [pc, #152]	; (80041f4 <HAL_RCC_OscConfig+0x270>)
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004160:	f7fe ff2a 	bl	8002fb8 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004166:	e008      	b.n	800417a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004168:	f7fe ff26 	bl	8002fb8 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b02      	cmp	r3, #2
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e180      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800417a:	4b1d      	ldr	r3, [pc, #116]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0302 	and.w	r3, r3, #2
 8004182:	2b00      	cmp	r3, #0
 8004184:	d1f0      	bne.n	8004168 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0308 	and.w	r3, r3, #8
 800418e:	2b00      	cmp	r3, #0
 8004190:	d03a      	beq.n	8004208 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d019      	beq.n	80041ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800419a:	4b17      	ldr	r3, [pc, #92]	; (80041f8 <HAL_RCC_OscConfig+0x274>)
 800419c:	2201      	movs	r2, #1
 800419e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041a0:	f7fe ff0a 	bl	8002fb8 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a8:	f7fe ff06 	bl	8002fb8 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e160      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041ba:	4b0d      	ldr	r3, [pc, #52]	; (80041f0 <HAL_RCC_OscConfig+0x26c>)
 80041bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80041c6:	2001      	movs	r0, #1
 80041c8:	f000 face 	bl	8004768 <RCC_Delay>
 80041cc:	e01c      	b.n	8004208 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041ce:	4b0a      	ldr	r3, [pc, #40]	; (80041f8 <HAL_RCC_OscConfig+0x274>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041d4:	f7fe fef0 	bl	8002fb8 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041da:	e00f      	b.n	80041fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041dc:	f7fe feec 	bl	8002fb8 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d908      	bls.n	80041fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e146      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
 80041f4:	42420000 	.word	0x42420000
 80041f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041fc:	4b92      	ldr	r3, [pc, #584]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80041fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004200:	f003 0302 	and.w	r3, r3, #2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e9      	bne.n	80041dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	2b00      	cmp	r3, #0
 8004212:	f000 80a6 	beq.w	8004362 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004216:	2300      	movs	r3, #0
 8004218:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800421a:	4b8b      	ldr	r3, [pc, #556]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10d      	bne.n	8004242 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004226:	4b88      	ldr	r3, [pc, #544]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004228:	69db      	ldr	r3, [r3, #28]
 800422a:	4a87      	ldr	r2, [pc, #540]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800422c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004230:	61d3      	str	r3, [r2, #28]
 8004232:	4b85      	ldr	r3, [pc, #532]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004234:	69db      	ldr	r3, [r3, #28]
 8004236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800423a:	60bb      	str	r3, [r7, #8]
 800423c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800423e:	2301      	movs	r3, #1
 8004240:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004242:	4b82      	ldr	r3, [pc, #520]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800424a:	2b00      	cmp	r3, #0
 800424c:	d118      	bne.n	8004280 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800424e:	4b7f      	ldr	r3, [pc, #508]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a7e      	ldr	r2, [pc, #504]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004258:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800425a:	f7fe fead 	bl	8002fb8 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004260:	e008      	b.n	8004274 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004262:	f7fe fea9 	bl	8002fb8 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b64      	cmp	r3, #100	; 0x64
 800426e:	d901      	bls.n	8004274 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e103      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004274:	4b75      	ldr	r3, [pc, #468]	; (800444c <HAL_RCC_OscConfig+0x4c8>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800427c:	2b00      	cmp	r3, #0
 800427e:	d0f0      	beq.n	8004262 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d106      	bne.n	8004296 <HAL_RCC_OscConfig+0x312>
 8004288:	4b6f      	ldr	r3, [pc, #444]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800428a:	6a1b      	ldr	r3, [r3, #32]
 800428c:	4a6e      	ldr	r2, [pc, #440]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800428e:	f043 0301 	orr.w	r3, r3, #1
 8004292:	6213      	str	r3, [r2, #32]
 8004294:	e02d      	b.n	80042f2 <HAL_RCC_OscConfig+0x36e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10c      	bne.n	80042b8 <HAL_RCC_OscConfig+0x334>
 800429e:	4b6a      	ldr	r3, [pc, #424]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	4a69      	ldr	r2, [pc, #420]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	6213      	str	r3, [r2, #32]
 80042aa:	4b67      	ldr	r3, [pc, #412]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	4a66      	ldr	r2, [pc, #408]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042b0:	f023 0304 	bic.w	r3, r3, #4
 80042b4:	6213      	str	r3, [r2, #32]
 80042b6:	e01c      	b.n	80042f2 <HAL_RCC_OscConfig+0x36e>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	2b05      	cmp	r3, #5
 80042be:	d10c      	bne.n	80042da <HAL_RCC_OscConfig+0x356>
 80042c0:	4b61      	ldr	r3, [pc, #388]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	4a60      	ldr	r2, [pc, #384]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042c6:	f043 0304 	orr.w	r3, r3, #4
 80042ca:	6213      	str	r3, [r2, #32]
 80042cc:	4b5e      	ldr	r3, [pc, #376]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	4a5d      	ldr	r2, [pc, #372]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042d2:	f043 0301 	orr.w	r3, r3, #1
 80042d6:	6213      	str	r3, [r2, #32]
 80042d8:	e00b      	b.n	80042f2 <HAL_RCC_OscConfig+0x36e>
 80042da:	4b5b      	ldr	r3, [pc, #364]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042dc:	6a1b      	ldr	r3, [r3, #32]
 80042de:	4a5a      	ldr	r2, [pc, #360]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042e0:	f023 0301 	bic.w	r3, r3, #1
 80042e4:	6213      	str	r3, [r2, #32]
 80042e6:	4b58      	ldr	r3, [pc, #352]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4a57      	ldr	r2, [pc, #348]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80042ec:	f023 0304 	bic.w	r3, r3, #4
 80042f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d015      	beq.n	8004326 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042fa:	f7fe fe5d 	bl	8002fb8 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004300:	e00a      	b.n	8004318 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004302:	f7fe fe59 	bl	8002fb8 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004310:	4293      	cmp	r3, r2
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e0b1      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004318:	4b4b      	ldr	r3, [pc, #300]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0ee      	beq.n	8004302 <HAL_RCC_OscConfig+0x37e>
 8004324:	e014      	b.n	8004350 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004326:	f7fe fe47 	bl	8002fb8 <HAL_GetTick>
 800432a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800432c:	e00a      	b.n	8004344 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800432e:	f7fe fe43 	bl	8002fb8 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	f241 3288 	movw	r2, #5000	; 0x1388
 800433c:	4293      	cmp	r3, r2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e09b      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004344:	4b40      	ldr	r3, [pc, #256]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1ee      	bne.n	800432e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004350:	7dfb      	ldrb	r3, [r7, #23]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d105      	bne.n	8004362 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004356:	4b3c      	ldr	r3, [pc, #240]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	4a3b      	ldr	r2, [pc, #236]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800435c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004360:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	2b00      	cmp	r3, #0
 8004368:	f000 8087 	beq.w	800447a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800436c:	4b36      	ldr	r3, [pc, #216]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	f003 030c 	and.w	r3, r3, #12
 8004374:	2b08      	cmp	r3, #8
 8004376:	d061      	beq.n	800443c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	69db      	ldr	r3, [r3, #28]
 800437c:	2b02      	cmp	r3, #2
 800437e:	d146      	bne.n	800440e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004380:	4b33      	ldr	r3, [pc, #204]	; (8004450 <HAL_RCC_OscConfig+0x4cc>)
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004386:	f7fe fe17 	bl	8002fb8 <HAL_GetTick>
 800438a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800438c:	e008      	b.n	80043a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438e:	f7fe fe13 	bl	8002fb8 <HAL_GetTick>
 8004392:	4602      	mov	r2, r0
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d901      	bls.n	80043a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e06d      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043a0:	4b29      	ldr	r3, [pc, #164]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1f0      	bne.n	800438e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b4:	d108      	bne.n	80043c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043b6:	4b24      	ldr	r3, [pc, #144]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	4921      	ldr	r1, [pc, #132]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043c8:	4b1f      	ldr	r3, [pc, #124]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a19      	ldr	r1, [r3, #32]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d8:	430b      	orrs	r3, r1
 80043da:	491b      	ldr	r1, [pc, #108]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043e0:	4b1b      	ldr	r3, [pc, #108]	; (8004450 <HAL_RCC_OscConfig+0x4cc>)
 80043e2:	2201      	movs	r2, #1
 80043e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e6:	f7fe fde7 	bl	8002fb8 <HAL_GetTick>
 80043ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043ec:	e008      	b.n	8004400 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ee:	f7fe fde3 	bl	8002fb8 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d901      	bls.n	8004400 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e03d      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004400:	4b11      	ldr	r3, [pc, #68]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d0f0      	beq.n	80043ee <HAL_RCC_OscConfig+0x46a>
 800440c:	e035      	b.n	800447a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800440e:	4b10      	ldr	r3, [pc, #64]	; (8004450 <HAL_RCC_OscConfig+0x4cc>)
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004414:	f7fe fdd0 	bl	8002fb8 <HAL_GetTick>
 8004418:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800441a:	e008      	b.n	800442e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441c:	f7fe fdcc 	bl	8002fb8 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	2b02      	cmp	r3, #2
 8004428:	d901      	bls.n	800442e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e026      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800442e:	4b06      	ldr	r3, [pc, #24]	; (8004448 <HAL_RCC_OscConfig+0x4c4>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1f0      	bne.n	800441c <HAL_RCC_OscConfig+0x498>
 800443a:	e01e      	b.n	800447a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	69db      	ldr	r3, [r3, #28]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d107      	bne.n	8004454 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e019      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
 8004448:	40021000 	.word	0x40021000
 800444c:	40007000 	.word	0x40007000
 8004450:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004454:	4b0b      	ldr	r3, [pc, #44]	; (8004484 <HAL_RCC_OscConfig+0x500>)
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	429a      	cmp	r2, r3
 8004466:	d106      	bne.n	8004476 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004472:	429a      	cmp	r2, r3
 8004474:	d001      	beq.n	800447a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e000      	b.n	800447c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800447a:	2300      	movs	r3, #0
}
 800447c:	4618      	mov	r0, r3
 800447e:	3718      	adds	r7, #24
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	40021000 	.word	0x40021000

08004488 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d101      	bne.n	800449c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e0d0      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800449c:	4b6a      	ldr	r3, [pc, #424]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0307 	and.w	r3, r3, #7
 80044a4:	683a      	ldr	r2, [r7, #0]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d910      	bls.n	80044cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044aa:	4b67      	ldr	r3, [pc, #412]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f023 0207 	bic.w	r2, r3, #7
 80044b2:	4965      	ldr	r1, [pc, #404]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ba:	4b63      	ldr	r3, [pc, #396]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0307 	and.w	r3, r3, #7
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d001      	beq.n	80044cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e0b8      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d020      	beq.n	800451a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d005      	beq.n	80044f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044e4:	4b59      	ldr	r3, [pc, #356]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	4a58      	ldr	r2, [pc, #352]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80044ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d005      	beq.n	8004508 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044fc:	4b53      	ldr	r3, [pc, #332]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	4a52      	ldr	r2, [pc, #328]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004502:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004506:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004508:	4b50      	ldr	r3, [pc, #320]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	494d      	ldr	r1, [pc, #308]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004516:	4313      	orrs	r3, r2
 8004518:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d040      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d107      	bne.n	800453e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800452e:	4b47      	ldr	r3, [pc, #284]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d115      	bne.n	8004566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e07f      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b02      	cmp	r3, #2
 8004544:	d107      	bne.n	8004556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004546:	4b41      	ldr	r3, [pc, #260]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d109      	bne.n	8004566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e073      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004556:	4b3d      	ldr	r3, [pc, #244]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d101      	bne.n	8004566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e06b      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004566:	4b39      	ldr	r3, [pc, #228]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f023 0203 	bic.w	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	4936      	ldr	r1, [pc, #216]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004574:	4313      	orrs	r3, r2
 8004576:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004578:	f7fe fd1e 	bl	8002fb8 <HAL_GetTick>
 800457c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457e:	e00a      	b.n	8004596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004580:	f7fe fd1a 	bl	8002fb8 <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	f241 3288 	movw	r2, #5000	; 0x1388
 800458e:	4293      	cmp	r3, r2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e053      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004596:	4b2d      	ldr	r3, [pc, #180]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	f003 020c 	and.w	r2, r3, #12
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d1eb      	bne.n	8004580 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045a8:	4b27      	ldr	r3, [pc, #156]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d210      	bcs.n	80045d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b24      	ldr	r3, [pc, #144]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f023 0207 	bic.w	r2, r3, #7
 80045be:	4922      	ldr	r1, [pc, #136]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c6:	4b20      	ldr	r3, [pc, #128]	; (8004648 <HAL_RCC_ClockConfig+0x1c0>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d001      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e032      	b.n	800463e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0304 	and.w	r3, r3, #4
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045e4:	4b19      	ldr	r3, [pc, #100]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	4916      	ldr	r1, [pc, #88]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0308 	and.w	r3, r3, #8
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d009      	beq.n	8004616 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004602:	4b12      	ldr	r3, [pc, #72]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	490e      	ldr	r1, [pc, #56]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 8004612:	4313      	orrs	r3, r2
 8004614:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004616:	f000 f821 	bl	800465c <HAL_RCC_GetSysClockFreq>
 800461a:	4602      	mov	r2, r0
 800461c:	4b0b      	ldr	r3, [pc, #44]	; (800464c <HAL_RCC_ClockConfig+0x1c4>)
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	091b      	lsrs	r3, r3, #4
 8004622:	f003 030f 	and.w	r3, r3, #15
 8004626:	490a      	ldr	r1, [pc, #40]	; (8004650 <HAL_RCC_ClockConfig+0x1c8>)
 8004628:	5ccb      	ldrb	r3, [r1, r3]
 800462a:	fa22 f303 	lsr.w	r3, r2, r3
 800462e:	4a09      	ldr	r2, [pc, #36]	; (8004654 <HAL_RCC_ClockConfig+0x1cc>)
 8004630:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004632:	4b09      	ldr	r3, [pc, #36]	; (8004658 <HAL_RCC_ClockConfig+0x1d0>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f7fe fc7c 	bl	8002f34 <HAL_InitTick>

  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3710      	adds	r7, #16
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	40022000 	.word	0x40022000
 800464c:	40021000 	.word	0x40021000
 8004650:	0800956c 	.word	0x0800956c
 8004654:	20000034 	.word	0x20000034
 8004658:	20000038 	.word	0x20000038

0800465c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800465c:	b480      	push	{r7}
 800465e:	b087      	sub	sp, #28
 8004660:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	2300      	movs	r3, #0
 8004668:	60bb      	str	r3, [r7, #8]
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
 800466e:	2300      	movs	r3, #0
 8004670:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004676:	4b1e      	ldr	r3, [pc, #120]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 030c 	and.w	r3, r3, #12
 8004682:	2b04      	cmp	r3, #4
 8004684:	d002      	beq.n	800468c <HAL_RCC_GetSysClockFreq+0x30>
 8004686:	2b08      	cmp	r3, #8
 8004688:	d003      	beq.n	8004692 <HAL_RCC_GetSysClockFreq+0x36>
 800468a:	e027      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800468c:	4b19      	ldr	r3, [pc, #100]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 800468e:	613b      	str	r3, [r7, #16]
      break;
 8004690:	e027      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	0c9b      	lsrs	r3, r3, #18
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	4a17      	ldr	r2, [pc, #92]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800469c:	5cd3      	ldrb	r3, [r2, r3]
 800469e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d010      	beq.n	80046cc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80046aa:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <HAL_RCC_GetSysClockFreq+0x94>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	0c5b      	lsrs	r3, r3, #17
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	4a11      	ldr	r2, [pc, #68]	; (80046fc <HAL_RCC_GetSysClockFreq+0xa0>)
 80046b6:	5cd3      	ldrb	r3, [r2, r3]
 80046b8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a0d      	ldr	r2, [pc, #52]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046be:	fb03 f202 	mul.w	r2, r3, r2
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	617b      	str	r3, [r7, #20]
 80046ca:	e004      	b.n	80046d6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a0c      	ldr	r2, [pc, #48]	; (8004700 <HAL_RCC_GetSysClockFreq+0xa4>)
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	613b      	str	r3, [r7, #16]
      break;
 80046da:	e002      	b.n	80046e2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80046dc:	4b05      	ldr	r3, [pc, #20]	; (80046f4 <HAL_RCC_GetSysClockFreq+0x98>)
 80046de:	613b      	str	r3, [r7, #16]
      break;
 80046e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046e2:	693b      	ldr	r3, [r7, #16]
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	371c      	adds	r7, #28
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bc80      	pop	{r7}
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40021000 	.word	0x40021000
 80046f4:	007a1200 	.word	0x007a1200
 80046f8:	08009584 	.word	0x08009584
 80046fc:	08009594 	.word	0x08009594
 8004700:	003d0900 	.word	0x003d0900

08004704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004708:	4b02      	ldr	r3, [pc, #8]	; (8004714 <HAL_RCC_GetHCLKFreq+0x10>)
 800470a:	681b      	ldr	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr
 8004714:	20000034 	.word	0x20000034

08004718 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800471c:	f7ff fff2 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004720:	4602      	mov	r2, r0
 8004722:	4b05      	ldr	r3, [pc, #20]	; (8004738 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	0a1b      	lsrs	r3, r3, #8
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	4903      	ldr	r1, [pc, #12]	; (800473c <HAL_RCC_GetPCLK1Freq+0x24>)
 800472e:	5ccb      	ldrb	r3, [r1, r3]
 8004730:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004734:	4618      	mov	r0, r3
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40021000 	.word	0x40021000
 800473c:	0800957c 	.word	0x0800957c

08004740 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004744:	f7ff ffde 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004748:	4602      	mov	r2, r0
 800474a:	4b05      	ldr	r3, [pc, #20]	; (8004760 <HAL_RCC_GetPCLK2Freq+0x20>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	0adb      	lsrs	r3, r3, #11
 8004750:	f003 0307 	and.w	r3, r3, #7
 8004754:	4903      	ldr	r1, [pc, #12]	; (8004764 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004756:	5ccb      	ldrb	r3, [r1, r3]
 8004758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800475c:	4618      	mov	r0, r3
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40021000 	.word	0x40021000
 8004764:	0800957c 	.word	0x0800957c

08004768 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004770:	4b0a      	ldr	r3, [pc, #40]	; (800479c <RCC_Delay+0x34>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a0a      	ldr	r2, [pc, #40]	; (80047a0 <RCC_Delay+0x38>)
 8004776:	fba2 2303 	umull	r2, r3, r2, r3
 800477a:	0a5b      	lsrs	r3, r3, #9
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	fb02 f303 	mul.w	r3, r2, r3
 8004782:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004784:	bf00      	nop
  }
  while (Delay --);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	1e5a      	subs	r2, r3, #1
 800478a:	60fa      	str	r2, [r7, #12]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1f9      	bne.n	8004784 <RCC_Delay+0x1c>
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	3714      	adds	r7, #20
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr
 800479c:	20000034 	.word	0x20000034
 80047a0:	10624dd3 	.word	0x10624dd3

080047a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b086      	sub	sp, #24
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80047ac:	2300      	movs	r3, #0
 80047ae:	613b      	str	r3, [r7, #16]
 80047b0:	2300      	movs	r3, #0
 80047b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d07d      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80047c0:	2300      	movs	r3, #0
 80047c2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047c4:	4b4f      	ldr	r3, [pc, #316]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c6:	69db      	ldr	r3, [r3, #28]
 80047c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10d      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047d0:	4b4c      	ldr	r3, [pc, #304]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047d2:	69db      	ldr	r3, [r3, #28]
 80047d4:	4a4b      	ldr	r2, [pc, #300]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047da:	61d3      	str	r3, [r2, #28]
 80047dc:	4b49      	ldr	r3, [pc, #292]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047de:	69db      	ldr	r3, [r3, #28]
 80047e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e4:	60bb      	str	r3, [r7, #8]
 80047e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047e8:	2301      	movs	r3, #1
 80047ea:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ec:	4b46      	ldr	r3, [pc, #280]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d118      	bne.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047f8:	4b43      	ldr	r3, [pc, #268]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a42      	ldr	r2, [pc, #264]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80047fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004802:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004804:	f7fe fbd8 	bl	8002fb8 <HAL_GetTick>
 8004808:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800480a:	e008      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800480c:	f7fe fbd4 	bl	8002fb8 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b64      	cmp	r3, #100	; 0x64
 8004818:	d901      	bls.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e06d      	b.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481e:	4b3a      	ldr	r3, [pc, #232]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0f0      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800482a:	4b36      	ldr	r3, [pc, #216]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004832:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d02e      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	429a      	cmp	r2, r3
 8004846:	d027      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004848:	4b2e      	ldr	r3, [pc, #184]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800484a:	6a1b      	ldr	r3, [r3, #32]
 800484c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004850:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004852:	4b2e      	ldr	r3, [pc, #184]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004854:	2201      	movs	r2, #1
 8004856:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004858:	4b2c      	ldr	r3, [pc, #176]	; (800490c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800485e:	4a29      	ldr	r2, [pc, #164]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d014      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800486e:	f7fe fba3 	bl	8002fb8 <HAL_GetTick>
 8004872:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004874:	e00a      	b.n	800488c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004876:	f7fe fb9f 	bl	8002fb8 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	f241 3288 	movw	r2, #5000	; 0x1388
 8004884:	4293      	cmp	r3, r2
 8004886:	d901      	bls.n	800488c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e036      	b.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800488c:	4b1d      	ldr	r3, [pc, #116]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800488e:	6a1b      	ldr	r3, [r3, #32]
 8004890:	f003 0302 	and.w	r3, r3, #2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d0ee      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004898:	4b1a      	ldr	r3, [pc, #104]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	4917      	ldr	r1, [pc, #92]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80048aa:	7dfb      	ldrb	r3, [r7, #23]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d105      	bne.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048b0:	4b14      	ldr	r3, [pc, #80]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b2:	69db      	ldr	r3, [r3, #28]
 80048b4:	4a13      	ldr	r2, [pc, #76]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ba:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d008      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80048c8:	4b0e      	ldr	r3, [pc, #56]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	490b      	ldr	r1, [pc, #44]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 0310 	and.w	r3, r3, #16
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d008      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048e6:	4b07      	ldr	r3, [pc, #28]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	4904      	ldr	r1, [pc, #16]	; (8004904 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3718      	adds	r7, #24
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	40021000 	.word	0x40021000
 8004908:	40007000 	.word	0x40007000
 800490c:	42420440 	.word	0x42420440

08004910 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004918:	2300      	movs	r3, #0
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	2300      	movs	r3, #0
 800491e:	61fb      	str	r3, [r7, #28]
 8004920:	2300      	movs	r3, #0
 8004922:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004924:	2300      	movs	r3, #0
 8004926:	60fb      	str	r3, [r7, #12]
 8004928:	2300      	movs	r3, #0
 800492a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b10      	cmp	r3, #16
 8004930:	d00a      	beq.n	8004948 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b10      	cmp	r3, #16
 8004936:	f200 808a 	bhi.w	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d045      	beq.n	80049cc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2b02      	cmp	r3, #2
 8004944:	d075      	beq.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004946:	e082      	b.n	8004a4e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004948:	4b46      	ldr	r3, [pc, #280]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800494e:	4b45      	ldr	r3, [pc, #276]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004956:	2b00      	cmp	r3, #0
 8004958:	d07b      	beq.n	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	0c9b      	lsrs	r3, r3, #18
 800495e:	f003 030f 	and.w	r3, r3, #15
 8004962:	4a41      	ldr	r2, [pc, #260]	; (8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004964:	5cd3      	ldrb	r3, [r2, r3]
 8004966:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d015      	beq.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004972:	4b3c      	ldr	r3, [pc, #240]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	0c5b      	lsrs	r3, r3, #17
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	4a3b      	ldr	r2, [pc, #236]	; (8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800497e:	5cd3      	ldrb	r3, [r2, r3]
 8004980:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d00d      	beq.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800498c:	4a38      	ldr	r2, [pc, #224]	; (8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	fbb2 f2f3 	udiv	r2, r2, r3
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	fb02 f303 	mul.w	r3, r2, r3
 800499a:	61fb      	str	r3, [r7, #28]
 800499c:	e004      	b.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	4a34      	ldr	r2, [pc, #208]	; (8004a74 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80049a2:	fb02 f303 	mul.w	r3, r2, r3
 80049a6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80049a8:	4b2e      	ldr	r3, [pc, #184]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049b4:	d102      	bne.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	61bb      	str	r3, [r7, #24]
      break;
 80049ba:	e04a      	b.n	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	4a2d      	ldr	r2, [pc, #180]	; (8004a78 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80049c2:	fba2 2303 	umull	r2, r3, r2, r3
 80049c6:	085b      	lsrs	r3, r3, #1
 80049c8:	61bb      	str	r3, [r7, #24]
      break;
 80049ca:	e042      	b.n	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80049cc:	4b25      	ldr	r3, [pc, #148]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049dc:	d108      	bne.n	80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80049e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049ec:	61bb      	str	r3, [r7, #24]
 80049ee:	e01f      	b.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049fa:	d109      	bne.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80049fc:	4b19      	ldr	r3, [pc, #100]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d003      	beq.n	8004a10 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004a08:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004a0c:	61bb      	str	r3, [r7, #24]
 8004a0e:	e00f      	b.n	8004a30 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a1a:	d11c      	bne.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004a1c:	4b11      	ldr	r3, [pc, #68]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d016      	beq.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004a28:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004a2c:	61bb      	str	r3, [r7, #24]
      break;
 8004a2e:	e012      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004a30:	e011      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004a32:	f7ff fe85 	bl	8004740 <HAL_RCC_GetPCLK2Freq>
 8004a36:	4602      	mov	r2, r0
 8004a38:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	0b9b      	lsrs	r3, r3, #14
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	3301      	adds	r3, #1
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4a:	61bb      	str	r3, [r7, #24]
      break;
 8004a4c:	e004      	b.n	8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004a4e:	bf00      	nop
 8004a50:	e002      	b.n	8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004a52:	bf00      	nop
 8004a54:	e000      	b.n	8004a58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004a56:	bf00      	nop
    }
  }
  return (frequency);
 8004a58:	69bb      	ldr	r3, [r7, #24]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3720      	adds	r7, #32
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	40021000 	.word	0x40021000
 8004a68:	08009598 	.word	0x08009598
 8004a6c:	080095a8 	.word	0x080095a8
 8004a70:	007a1200 	.word	0x007a1200
 8004a74:	003d0900 	.word	0x003d0900
 8004a78:	aaaaaaab 	.word	0xaaaaaaab

08004a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b082      	sub	sp, #8
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e041      	b.n	8004b12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fe f89a 	bl	8002bdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	3304      	adds	r3, #4
 8004ab8:	4619      	mov	r1, r3
 8004aba:	4610      	mov	r0, r2
 8004abc:	f000 fbb0 	bl	8005220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}
	...

08004b1c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d001      	beq.n	8004b34 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004b30:	2301      	movs	r3, #1
 8004b32:	e032      	b.n	8004b9a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a18      	ldr	r2, [pc, #96]	; (8004ba4 <HAL_TIM_Base_Start+0x88>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00e      	beq.n	8004b64 <HAL_TIM_Base_Start+0x48>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b4e:	d009      	beq.n	8004b64 <HAL_TIM_Base_Start+0x48>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a14      	ldr	r2, [pc, #80]	; (8004ba8 <HAL_TIM_Base_Start+0x8c>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d004      	beq.n	8004b64 <HAL_TIM_Base_Start+0x48>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a13      	ldr	r2, [pc, #76]	; (8004bac <HAL_TIM_Base_Start+0x90>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d111      	bne.n	8004b88 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2b06      	cmp	r3, #6
 8004b74:	d010      	beq.n	8004b98 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f042 0201 	orr.w	r2, r2, #1
 8004b84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b86:	e007      	b.n	8004b98 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f042 0201 	orr.w	r2, r2, #1
 8004b96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bc80      	pop	{r7}
 8004ba2:	4770      	bx	lr
 8004ba4:	40012c00 	.word	0x40012c00
 8004ba8:	40000400 	.word	0x40000400
 8004bac:	40000800 	.word	0x40000800

08004bb0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e041      	b.n	8004c46 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d106      	bne.n	8004bdc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f839 	bl	8004c4e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	3304      	adds	r3, #4
 8004bec:	4619      	mov	r1, r3
 8004bee:	4610      	mov	r0, r2
 8004bf0:	f000 fb16 	bl	8005220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004c56:	bf00      	nop
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr

08004c60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d101      	bne.n	8004c72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e041      	b.n	8004cf6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d106      	bne.n	8004c8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f839 	bl	8004cfe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3304      	adds	r3, #4
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	f000 fabe 	bl	8005220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004d06:	bf00      	nop
 8004d08:	370c      	adds	r7, #12
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d109      	bne.n	8004d34 <HAL_TIM_PWM_Start+0x24>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	bf14      	ite	ne
 8004d2c:	2301      	movne	r3, #1
 8004d2e:	2300      	moveq	r3, #0
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	e022      	b.n	8004d7a <HAL_TIM_PWM_Start+0x6a>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	2b04      	cmp	r3, #4
 8004d38:	d109      	bne.n	8004d4e <HAL_TIM_PWM_Start+0x3e>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	bf14      	ite	ne
 8004d46:	2301      	movne	r3, #1
 8004d48:	2300      	moveq	r3, #0
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	e015      	b.n	8004d7a <HAL_TIM_PWM_Start+0x6a>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	2b08      	cmp	r3, #8
 8004d52:	d109      	bne.n	8004d68 <HAL_TIM_PWM_Start+0x58>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	bf14      	ite	ne
 8004d60:	2301      	movne	r3, #1
 8004d62:	2300      	moveq	r3, #0
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	e008      	b.n	8004d7a <HAL_TIM_PWM_Start+0x6a>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	bf14      	ite	ne
 8004d74:	2301      	movne	r3, #1
 8004d76:	2300      	moveq	r3, #0
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d001      	beq.n	8004d82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e05e      	b.n	8004e40 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d104      	bne.n	8004d92 <HAL_TIM_PWM_Start+0x82>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d90:	e013      	b.n	8004dba <HAL_TIM_PWM_Start+0xaa>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	2b04      	cmp	r3, #4
 8004d96:	d104      	bne.n	8004da2 <HAL_TIM_PWM_Start+0x92>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004da0:	e00b      	b.n	8004dba <HAL_TIM_PWM_Start+0xaa>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d104      	bne.n	8004db2 <HAL_TIM_PWM_Start+0xa2>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004db0:	e003      	b.n	8004dba <HAL_TIM_PWM_Start+0xaa>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2202      	movs	r2, #2
 8004db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	6839      	ldr	r1, [r7, #0]
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fcac 	bl	8005720 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a1e      	ldr	r2, [pc, #120]	; (8004e48 <HAL_TIM_PWM_Start+0x138>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d107      	bne.n	8004de2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004de0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a18      	ldr	r2, [pc, #96]	; (8004e48 <HAL_TIM_PWM_Start+0x138>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d00e      	beq.n	8004e0a <HAL_TIM_PWM_Start+0xfa>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004df4:	d009      	beq.n	8004e0a <HAL_TIM_PWM_Start+0xfa>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a14      	ldr	r2, [pc, #80]	; (8004e4c <HAL_TIM_PWM_Start+0x13c>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d004      	beq.n	8004e0a <HAL_TIM_PWM_Start+0xfa>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a12      	ldr	r2, [pc, #72]	; (8004e50 <HAL_TIM_PWM_Start+0x140>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d111      	bne.n	8004e2e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2b06      	cmp	r3, #6
 8004e1a:	d010      	beq.n	8004e3e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f042 0201 	orr.w	r2, r2, #1
 8004e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e2c:	e007      	b.n	8004e3e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f042 0201 	orr.w	r2, r2, #1
 8004e3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	40012c00 	.word	0x40012c00
 8004e4c:	40000400 	.word	0x40000400
 8004e50:	40000800 	.word	0x40000800

08004e54 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e60:	2300      	movs	r3, #0
 8004e62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d101      	bne.n	8004e72 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e048      	b.n	8004f04 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b0c      	cmp	r3, #12
 8004e7e:	d839      	bhi.n	8004ef4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004e80:	a201      	add	r2, pc, #4	; (adr r2, 8004e88 <HAL_TIM_OC_ConfigChannel+0x34>)
 8004e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e86:	bf00      	nop
 8004e88:	08004ebd 	.word	0x08004ebd
 8004e8c:	08004ef5 	.word	0x08004ef5
 8004e90:	08004ef5 	.word	0x08004ef5
 8004e94:	08004ef5 	.word	0x08004ef5
 8004e98:	08004ecb 	.word	0x08004ecb
 8004e9c:	08004ef5 	.word	0x08004ef5
 8004ea0:	08004ef5 	.word	0x08004ef5
 8004ea4:	08004ef5 	.word	0x08004ef5
 8004ea8:	08004ed9 	.word	0x08004ed9
 8004eac:	08004ef5 	.word	0x08004ef5
 8004eb0:	08004ef5 	.word	0x08004ef5
 8004eb4:	08004ef5 	.word	0x08004ef5
 8004eb8:	08004ee7 	.word	0x08004ee7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 fa0e 	bl	80052e4 <TIM_OC1_SetConfig>
      break;
 8004ec8:	e017      	b.n	8004efa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68b9      	ldr	r1, [r7, #8]
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f000 fa6d 	bl	80053b0 <TIM_OC2_SetConfig>
      break;
 8004ed6:	e010      	b.n	8004efa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68b9      	ldr	r1, [r7, #8]
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 fad0 	bl	8005484 <TIM_OC3_SetConfig>
      break;
 8004ee4:	e009      	b.n	8004efa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68b9      	ldr	r1, [r7, #8]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f000 fb33 	bl	8005558 <TIM_OC4_SetConfig>
      break;
 8004ef2:	e002      	b.n	8004efa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	75fb      	strb	r3, [r7, #23]
      break;
 8004ef8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3718      	adds	r7, #24
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d101      	bne.n	8004f2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f26:	2302      	movs	r3, #2
 8004f28:	e0ae      	b.n	8005088 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b0c      	cmp	r3, #12
 8004f36:	f200 809f 	bhi.w	8005078 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f3a:	a201      	add	r2, pc, #4	; (adr r2, 8004f40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f40:	08004f75 	.word	0x08004f75
 8004f44:	08005079 	.word	0x08005079
 8004f48:	08005079 	.word	0x08005079
 8004f4c:	08005079 	.word	0x08005079
 8004f50:	08004fb5 	.word	0x08004fb5
 8004f54:	08005079 	.word	0x08005079
 8004f58:	08005079 	.word	0x08005079
 8004f5c:	08005079 	.word	0x08005079
 8004f60:	08004ff7 	.word	0x08004ff7
 8004f64:	08005079 	.word	0x08005079
 8004f68:	08005079 	.word	0x08005079
 8004f6c:	08005079 	.word	0x08005079
 8004f70:	08005037 	.word	0x08005037
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68b9      	ldr	r1, [r7, #8]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f000 f9b2 	bl	80052e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	699a      	ldr	r2, [r3, #24]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f042 0208 	orr.w	r2, r2, #8
 8004f8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699a      	ldr	r2, [r3, #24]
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 0204 	bic.w	r2, r2, #4
 8004f9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6999      	ldr	r1, [r3, #24]
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	691a      	ldr	r2, [r3, #16]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	619a      	str	r2, [r3, #24]
      break;
 8004fb2:	e064      	b.n	800507e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68b9      	ldr	r1, [r7, #8]
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f000 f9f8 	bl	80053b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	699a      	ldr	r2, [r3, #24]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6999      	ldr	r1, [r3, #24]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	021a      	lsls	r2, r3, #8
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	619a      	str	r2, [r3, #24]
      break;
 8004ff4:	e043      	b.n	800507e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68b9      	ldr	r1, [r7, #8]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f000 fa41 	bl	8005484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	69da      	ldr	r2, [r3, #28]
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f042 0208 	orr.w	r2, r2, #8
 8005010:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	69da      	ldr	r2, [r3, #28]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 0204 	bic.w	r2, r2, #4
 8005020:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69d9      	ldr	r1, [r3, #28]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	61da      	str	r2, [r3, #28]
      break;
 8005034:	e023      	b.n	800507e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68b9      	ldr	r1, [r7, #8]
 800503c:	4618      	mov	r0, r3
 800503e:	f000 fa8b 	bl	8005558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69da      	ldr	r2, [r3, #28]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	69da      	ldr	r2, [r3, #28]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69d9      	ldr	r1, [r3, #28]
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	021a      	lsls	r2, r3, #8
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	430a      	orrs	r2, r1
 8005074:	61da      	str	r2, [r3, #28]
      break;
 8005076:	e002      	b.n	800507e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	75fb      	strb	r3, [r7, #23]
      break;
 800507c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005086:	7dfb      	ldrb	r3, [r7, #23]
}
 8005088:	4618      	mov	r0, r3
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800509a:	2300      	movs	r3, #0
 800509c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d101      	bne.n	80050ac <HAL_TIM_ConfigClockSource+0x1c>
 80050a8:	2302      	movs	r3, #2
 80050aa:	e0b4      	b.n	8005216 <HAL_TIM_ConfigClockSource+0x186>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050e4:	d03e      	beq.n	8005164 <HAL_TIM_ConfigClockSource+0xd4>
 80050e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050ea:	f200 8087 	bhi.w	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 80050ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050f2:	f000 8086 	beq.w	8005202 <HAL_TIM_ConfigClockSource+0x172>
 80050f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050fa:	d87f      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 80050fc:	2b70      	cmp	r3, #112	; 0x70
 80050fe:	d01a      	beq.n	8005136 <HAL_TIM_ConfigClockSource+0xa6>
 8005100:	2b70      	cmp	r3, #112	; 0x70
 8005102:	d87b      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 8005104:	2b60      	cmp	r3, #96	; 0x60
 8005106:	d050      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x11a>
 8005108:	2b60      	cmp	r3, #96	; 0x60
 800510a:	d877      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 800510c:	2b50      	cmp	r3, #80	; 0x50
 800510e:	d03c      	beq.n	800518a <HAL_TIM_ConfigClockSource+0xfa>
 8005110:	2b50      	cmp	r3, #80	; 0x50
 8005112:	d873      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 8005114:	2b40      	cmp	r3, #64	; 0x40
 8005116:	d058      	beq.n	80051ca <HAL_TIM_ConfigClockSource+0x13a>
 8005118:	2b40      	cmp	r3, #64	; 0x40
 800511a:	d86f      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 800511c:	2b30      	cmp	r3, #48	; 0x30
 800511e:	d064      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005120:	2b30      	cmp	r3, #48	; 0x30
 8005122:	d86b      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d060      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005128:	2b20      	cmp	r3, #32
 800512a:	d867      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d05c      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005130:	2b10      	cmp	r3, #16
 8005132:	d05a      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005134:	e062      	b.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6899      	ldr	r1, [r3, #8]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f000 facc 	bl	80056e2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005158:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	609a      	str	r2, [r3, #8]
      break;
 8005162:	e04f      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6818      	ldr	r0, [r3, #0]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	6899      	ldr	r1, [r3, #8]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f000 fab5 	bl	80056e2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005186:	609a      	str	r2, [r3, #8]
      break;
 8005188:	e03c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6859      	ldr	r1, [r3, #4]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	461a      	mov	r2, r3
 8005198:	f000 fa2c 	bl	80055f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2150      	movs	r1, #80	; 0x50
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fa83 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051a8:	e02c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6818      	ldr	r0, [r3, #0]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	6859      	ldr	r1, [r3, #4]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	461a      	mov	r2, r3
 80051b8:	f000 fa4a 	bl	8005650 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2160      	movs	r1, #96	; 0x60
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 fa73 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051c8:	e01c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6818      	ldr	r0, [r3, #0]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	6859      	ldr	r1, [r3, #4]
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	461a      	mov	r2, r3
 80051d8:	f000 fa0c 	bl	80055f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2140      	movs	r1, #64	; 0x40
 80051e2:	4618      	mov	r0, r3
 80051e4:	f000 fa63 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051e8:	e00c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4619      	mov	r1, r3
 80051f4:	4610      	mov	r0, r2
 80051f6:	f000 fa5a 	bl	80056ae <TIM_ITRx_SetConfig>
      break;
 80051fa:	e003      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005200:	e000      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005202:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005214:	7bfb      	ldrb	r3, [r7, #15]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}
	...

08005220 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	4a29      	ldr	r2, [pc, #164]	; (80052d8 <TIM_Base_SetConfig+0xb8>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d00b      	beq.n	8005250 <TIM_Base_SetConfig+0x30>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800523e:	d007      	beq.n	8005250 <TIM_Base_SetConfig+0x30>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	4a26      	ldr	r2, [pc, #152]	; (80052dc <TIM_Base_SetConfig+0xbc>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d003      	beq.n	8005250 <TIM_Base_SetConfig+0x30>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	4a25      	ldr	r2, [pc, #148]	; (80052e0 <TIM_Base_SetConfig+0xc0>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d108      	bne.n	8005262 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005256:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	68fa      	ldr	r2, [r7, #12]
 800525e:	4313      	orrs	r3, r2
 8005260:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a1c      	ldr	r2, [pc, #112]	; (80052d8 <TIM_Base_SetConfig+0xb8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d00b      	beq.n	8005282 <TIM_Base_SetConfig+0x62>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005270:	d007      	beq.n	8005282 <TIM_Base_SetConfig+0x62>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a19      	ldr	r2, [pc, #100]	; (80052dc <TIM_Base_SetConfig+0xbc>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d003      	beq.n	8005282 <TIM_Base_SetConfig+0x62>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a18      	ldr	r2, [pc, #96]	; (80052e0 <TIM_Base_SetConfig+0xc0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d108      	bne.n	8005294 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4313      	orrs	r3, r2
 8005292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	4313      	orrs	r3, r2
 80052a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	689a      	ldr	r2, [r3, #8]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	4a07      	ldr	r2, [pc, #28]	; (80052d8 <TIM_Base_SetConfig+0xb8>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d103      	bne.n	80052c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	615a      	str	r2, [r3, #20]
}
 80052ce:	bf00      	nop
 80052d0:	3714      	adds	r7, #20
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bc80      	pop	{r7}
 80052d6:	4770      	bx	lr
 80052d8:	40012c00 	.word	0x40012c00
 80052dc:	40000400 	.word	0x40000400
 80052e0:	40000800 	.word	0x40000800

080052e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a1b      	ldr	r3, [r3, #32]
 80052f8:	f023 0201 	bic.w	r2, r3, #1
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	699b      	ldr	r3, [r3, #24]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005312:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f023 0303 	bic.w	r3, r3, #3
 800531a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f023 0302 	bic.w	r3, r3, #2
 800532c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	4313      	orrs	r3, r2
 8005336:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a1c      	ldr	r2, [pc, #112]	; (80053ac <TIM_OC1_SetConfig+0xc8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d10c      	bne.n	800535a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f023 0308 	bic.w	r3, r3, #8
 8005346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	4313      	orrs	r3, r2
 8005350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f023 0304 	bic.w	r3, r3, #4
 8005358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a13      	ldr	r2, [pc, #76]	; (80053ac <TIM_OC1_SetConfig+0xc8>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d111      	bne.n	8005386 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005368:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005370:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	699b      	ldr	r3, [r3, #24]
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	4313      	orrs	r3, r2
 8005384:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	68fa      	ldr	r2, [r7, #12]
 8005390:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	697a      	ldr	r2, [r7, #20]
 800539e:	621a      	str	r2, [r3, #32]
}
 80053a0:	bf00      	nop
 80053a2:	371c      	adds	r7, #28
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bc80      	pop	{r7}
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	40012c00 	.word	0x40012c00

080053b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6a1b      	ldr	r3, [r3, #32]
 80053be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	f023 0210 	bic.w	r2, r3, #16
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	021b      	lsls	r3, r3, #8
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	f023 0320 	bic.w	r3, r3, #32
 80053fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	011b      	lsls	r3, r3, #4
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	4313      	orrs	r3, r2
 8005406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a1d      	ldr	r2, [pc, #116]	; (8005480 <TIM_OC2_SetConfig+0xd0>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d10d      	bne.n	800542c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	697a      	ldr	r2, [r7, #20]
 8005420:	4313      	orrs	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800542a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a14      	ldr	r2, [pc, #80]	; (8005480 <TIM_OC2_SetConfig+0xd0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d113      	bne.n	800545c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800543a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005442:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	621a      	str	r2, [r3, #32]
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	bc80      	pop	{r7}
 800547e:	4770      	bx	lr
 8005480:	40012c00 	.word	0x40012c00

08005484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005484:	b480      	push	{r7}
 8005486:	b087      	sub	sp, #28
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	69db      	ldr	r3, [r3, #28]
 80054aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f023 0303 	bic.w	r3, r3, #3
 80054ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	021b      	lsls	r3, r3, #8
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	4313      	orrs	r3, r2
 80054d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a1d      	ldr	r2, [pc, #116]	; (8005554 <TIM_OC3_SetConfig+0xd0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d10d      	bne.n	80054fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	021b      	lsls	r3, r3, #8
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a14      	ldr	r2, [pc, #80]	; (8005554 <TIM_OC3_SetConfig+0xd0>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d113      	bne.n	800552e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800550c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005514:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	011b      	lsls	r3, r3, #4
 8005528:	693a      	ldr	r2, [r7, #16]
 800552a:	4313      	orrs	r3, r2
 800552c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	697a      	ldr	r2, [r7, #20]
 8005546:	621a      	str	r2, [r3, #32]
}
 8005548:	bf00      	nop
 800554a:	371c      	adds	r7, #28
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40012c00 	.word	0x40012c00

08005558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005558:	b480      	push	{r7}
 800555a:	b087      	sub	sp, #28
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800558e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	021b      	lsls	r3, r3, #8
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	4313      	orrs	r3, r2
 800559a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80055a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	031b      	lsls	r3, r3, #12
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a0f      	ldr	r2, [pc, #60]	; (80055f0 <TIM_OC4_SetConfig+0x98>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d109      	bne.n	80055cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	019b      	lsls	r3, r3, #6
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	685a      	ldr	r2, [r3, #4]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	621a      	str	r2, [r3, #32]
}
 80055e6:	bf00      	nop
 80055e8:	371c      	adds	r7, #28
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr
 80055f0:	40012c00 	.word	0x40012c00

080055f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b087      	sub	sp, #28
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a1b      	ldr	r3, [r3, #32]
 8005604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f023 0201 	bic.w	r2, r3, #1
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800561e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4313      	orrs	r3, r2
 8005628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f023 030a 	bic.w	r3, r3, #10
 8005630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	4313      	orrs	r3, r2
 8005638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	697a      	ldr	r2, [r7, #20]
 8005644:	621a      	str	r2, [r3, #32]
}
 8005646:	bf00      	nop
 8005648:	371c      	adds	r7, #28
 800564a:	46bd      	mov	sp, r7
 800564c:	bc80      	pop	{r7}
 800564e:	4770      	bx	lr

08005650 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005650:	b480      	push	{r7}
 8005652:	b087      	sub	sp, #28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a1b      	ldr	r3, [r3, #32]
 8005660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	f023 0210 	bic.w	r2, r3, #16
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800567a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	031b      	lsls	r3, r3, #12
 8005680:	693a      	ldr	r2, [r7, #16]
 8005682:	4313      	orrs	r3, r2
 8005684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800568c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	011b      	lsls	r3, r3, #4
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	4313      	orrs	r3, r2
 8005696:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	621a      	str	r2, [r3, #32]
}
 80056a4:	bf00      	nop
 80056a6:	371c      	adds	r7, #28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr

080056ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b085      	sub	sp, #20
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056c6:	683a      	ldr	r2, [r7, #0]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	f043 0307 	orr.w	r3, r3, #7
 80056d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	609a      	str	r2, [r3, #8]
}
 80056d8:	bf00      	nop
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	bc80      	pop	{r7}
 80056e0:	4770      	bx	lr

080056e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80056e2:	b480      	push	{r7}
 80056e4:	b087      	sub	sp, #28
 80056e6:	af00      	add	r7, sp, #0
 80056e8:	60f8      	str	r0, [r7, #12]
 80056ea:	60b9      	str	r1, [r7, #8]
 80056ec:	607a      	str	r2, [r7, #4]
 80056ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	021a      	lsls	r2, r3, #8
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	431a      	orrs	r2, r3
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	4313      	orrs	r3, r2
 800570a:	697a      	ldr	r2, [r7, #20]
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	609a      	str	r2, [r3, #8]
}
 8005716:	bf00      	nop
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	bc80      	pop	{r7}
 800571e:	4770      	bx	lr

08005720 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005720:	b480      	push	{r7}
 8005722:	b087      	sub	sp, #28
 8005724:	af00      	add	r7, sp, #0
 8005726:	60f8      	str	r0, [r7, #12]
 8005728:	60b9      	str	r1, [r7, #8]
 800572a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	f003 031f 	and.w	r3, r3, #31
 8005732:	2201      	movs	r2, #1
 8005734:	fa02 f303 	lsl.w	r3, r2, r3
 8005738:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a1a      	ldr	r2, [r3, #32]
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	43db      	mvns	r3, r3
 8005742:	401a      	ands	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6a1a      	ldr	r2, [r3, #32]
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f003 031f 	and.w	r3, r3, #31
 8005752:	6879      	ldr	r1, [r7, #4]
 8005754:	fa01 f303 	lsl.w	r3, r1, r3
 8005758:	431a      	orrs	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	621a      	str	r2, [r3, #32]
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr

08005768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800577c:	2302      	movs	r3, #2
 800577e:	e046      	b.n	800580e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a16      	ldr	r2, [pc, #88]	; (8005818 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00e      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057cc:	d009      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a12      	ldr	r2, [pc, #72]	; (800581c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d004      	beq.n	80057e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a10      	ldr	r2, [pc, #64]	; (8005820 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d10c      	bne.n	80057fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	4313      	orrs	r3, r2
 80057f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800580c:	2300      	movs	r3, #0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	bc80      	pop	{r7}
 8005816:	4770      	bx	lr
 8005818:	40012c00 	.word	0x40012c00
 800581c:	40000400 	.word	0x40000400
 8005820:	40000800 	.word	0x40000800

08005824 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e042      	b.n	80058bc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7fd faa6 	bl	8002d9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2224      	movs	r2, #36	; 0x24
 8005854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005866:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	f000 fdc5 	bl	80063f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	691a      	ldr	r2, [r3, #16]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800587c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695a      	ldr	r2, [r3, #20]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800588c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68da      	ldr	r2, [r3, #12]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800589c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3708      	adds	r7, #8
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b08a      	sub	sp, #40	; 0x28
 80058c8:	af02      	add	r7, sp, #8
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	603b      	str	r3, [r7, #0]
 80058d0:	4613      	mov	r3, r2
 80058d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80058d4:	2300      	movs	r3, #0
 80058d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b20      	cmp	r3, #32
 80058e2:	d16d      	bne.n	80059c0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <HAL_UART_Transmit+0x2c>
 80058ea:	88fb      	ldrh	r3, [r7, #6]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d101      	bne.n	80058f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e066      	b.n	80059c2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2221      	movs	r2, #33	; 0x21
 80058fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005902:	f7fd fb59 	bl	8002fb8 <HAL_GetTick>
 8005906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	88fa      	ldrh	r2, [r7, #6]
 800590c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	88fa      	ldrh	r2, [r7, #6]
 8005912:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800591c:	d108      	bne.n	8005930 <HAL_UART_Transmit+0x6c>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d104      	bne.n	8005930 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005926:	2300      	movs	r3, #0
 8005928:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	61bb      	str	r3, [r7, #24]
 800592e:	e003      	b.n	8005938 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005934:	2300      	movs	r3, #0
 8005936:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005938:	e02a      	b.n	8005990 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2200      	movs	r2, #0
 8005942:	2180      	movs	r1, #128	; 0x80
 8005944:	68f8      	ldr	r0, [r7, #12]
 8005946:	f000 fb14 	bl	8005f72 <UART_WaitOnFlagUntilTimeout>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d001      	beq.n	8005954 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e036      	b.n	80059c2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10b      	bne.n	8005972 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005968:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	3302      	adds	r3, #2
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	e007      	b.n	8005982 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	781a      	ldrb	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	3301      	adds	r3, #1
 8005980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005986:	b29b      	uxth	r3, r3
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005994:	b29b      	uxth	r3, r3
 8005996:	2b00      	cmp	r3, #0
 8005998:	d1cf      	bne.n	800593a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	2200      	movs	r2, #0
 80059a2:	2140      	movs	r1, #64	; 0x40
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 fae4 	bl	8005f72 <UART_WaitOnFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80059b0:	2303      	movs	r3, #3
 80059b2:	e006      	b.n	80059c2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80059bc:	2300      	movs	r3, #0
 80059be:	e000      	b.n	80059c2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80059c0:	2302      	movs	r3, #2
  }
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3720      	adds	r7, #32
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b084      	sub	sp, #16
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	4613      	mov	r3, r2
 80059d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	2b20      	cmp	r3, #32
 80059e2:	d112      	bne.n	8005a0a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <HAL_UART_Receive_IT+0x26>
 80059ea:	88fb      	ldrh	r3, [r7, #6]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e00b      	b.n	8005a0c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	461a      	mov	r2, r3
 80059fe:	68b9      	ldr	r1, [r7, #8]
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 fb24 	bl	800604e <UART_Start_Receive_IT>
 8005a06:	4603      	mov	r3, r0
 8005a08:	e000      	b.n	8005a0c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005a0a:	2302      	movs	r3, #2
  }
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b0ba      	sub	sp, #232	; 0xe8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10f      	bne.n	8005a7a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a5e:	f003 0320 	and.w	r3, r3, #32
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d009      	beq.n	8005a7a <HAL_UART_IRQHandler+0x66>
 8005a66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a6a:	f003 0320 	and.w	r3, r3, #32
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fc01 	bl	800627a <UART_Receive_IT>
      return;
 8005a78:	e25b      	b.n	8005f32 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 80de 	beq.w	8005c40 <HAL_UART_IRQHandler+0x22c>
 8005a84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a88:	f003 0301 	and.w	r3, r3, #1
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d106      	bne.n	8005a9e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a94:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 80d1 	beq.w	8005c40 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00b      	beq.n	8005ac2 <HAL_UART_IRQHandler+0xae>
 8005aaa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d005      	beq.n	8005ac2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aba:	f043 0201 	orr.w	r2, r3, #1
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d00b      	beq.n	8005ae6 <HAL_UART_IRQHandler+0xd2>
 8005ace:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ad2:	f003 0301 	and.w	r3, r3, #1
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d005      	beq.n	8005ae6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ade:	f043 0202 	orr.w	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <HAL_UART_IRQHandler+0xf6>
 8005af2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d005      	beq.n	8005b0a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b02:	f043 0204 	orr.w	r2, r3, #4
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b0e:	f003 0308 	and.w	r3, r3, #8
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d011      	beq.n	8005b3a <HAL_UART_IRQHandler+0x126>
 8005b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b1a:	f003 0320 	and.w	r3, r3, #32
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d105      	bne.n	8005b2e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d005      	beq.n	8005b3a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b32:	f043 0208 	orr.w	r2, r3, #8
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	f000 81f2 	beq.w	8005f28 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b48:	f003 0320 	and.w	r3, r3, #32
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d008      	beq.n	8005b62 <HAL_UART_IRQHandler+0x14e>
 8005b50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b54:	f003 0320 	and.w	r3, r3, #32
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 fb8c 	bl	800627a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	bf14      	ite	ne
 8005b70:	2301      	movne	r3, #1
 8005b72:	2300      	moveq	r3, #0
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d103      	bne.n	8005b8e <HAL_UART_IRQHandler+0x17a>
 8005b86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d04f      	beq.n	8005c2e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 fa96 	bl	80060c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d041      	beq.n	8005c26 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	3314      	adds	r3, #20
 8005ba8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bb0:	e853 3f00 	ldrex	r3, [r3]
 8005bb4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005bb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005bbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	3314      	adds	r3, #20
 8005bca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bce:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005bda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005be6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1d9      	bne.n	8005ba2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d013      	beq.n	8005c1e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bfa:	4a7e      	ldr	r2, [pc, #504]	; (8005df4 <HAL_UART_IRQHandler+0x3e0>)
 8005bfc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fd ff7a 	bl	8003afc <HAL_DMA_Abort_IT>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d016      	beq.n	8005c3c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005c18:	4610      	mov	r0, r2
 8005c1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c1c:	e00e      	b.n	8005c3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 f993 	bl	8005f4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c24:	e00a      	b.n	8005c3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 f98f 	bl	8005f4a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c2c:	e006      	b.n	8005c3c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f98b 	bl	8005f4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005c3a:	e175      	b.n	8005f28 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c3c:	bf00      	nop
    return;
 8005c3e:	e173      	b.n	8005f28 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	f040 814f 	bne.w	8005ee8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c4e:	f003 0310 	and.w	r3, r3, #16
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 8148 	beq.w	8005ee8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c5c:	f003 0310 	and.w	r3, r3, #16
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 8141 	beq.w	8005ee8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c66:	2300      	movs	r3, #0
 8005c68:	60bb      	str	r3, [r7, #8]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60bb      	str	r3, [r7, #8]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	60bb      	str	r3, [r7, #8]
 8005c7a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f000 80b6 	beq.w	8005df8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c98:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 8145 	beq.w	8005f2c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005ca6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005caa:	429a      	cmp	r2, r3
 8005cac:	f080 813e 	bcs.w	8005f2c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cb6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	2b20      	cmp	r3, #32
 8005cc0:	f000 8088 	beq.w	8005dd4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cce:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005cd2:	e853 3f00 	ldrex	r3, [r3]
 8005cd6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005cda:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005cde:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ce2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	330c      	adds	r3, #12
 8005cec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005cf0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005cf4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005cfc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d00:	e841 2300 	strex	r3, r2, [r1]
 8005d04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1d9      	bne.n	8005cc4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3314      	adds	r3, #20
 8005d16:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d18:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d1a:	e853 3f00 	ldrex	r3, [r3]
 8005d1e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d22:	f023 0301 	bic.w	r3, r3, #1
 8005d26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	3314      	adds	r3, #20
 8005d30:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d34:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d38:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d3c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d40:	e841 2300 	strex	r3, r2, [r1]
 8005d44:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1e1      	bne.n	8005d10 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	3314      	adds	r3, #20
 8005d52:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d56:	e853 3f00 	ldrex	r3, [r3]
 8005d5a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d5c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3314      	adds	r3, #20
 8005d6c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d70:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d72:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d74:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d76:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d78:	e841 2300 	strex	r3, r2, [r1]
 8005d7c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d1e3      	bne.n	8005d4c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2220      	movs	r2, #32
 8005d88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	330c      	adds	r3, #12
 8005d98:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d9c:	e853 3f00 	ldrex	r3, [r3]
 8005da0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005da2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005da4:	f023 0310 	bic.w	r3, r3, #16
 8005da8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	330c      	adds	r3, #12
 8005db2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005db6:	65ba      	str	r2, [r7, #88]	; 0x58
 8005db8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dba:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005dbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005dbe:	e841 2300 	strex	r3, r2, [r1]
 8005dc2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005dc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1e3      	bne.n	8005d92 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7fd fe59 	bl	8003a86 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005de2:	b29b      	uxth	r3, r3
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	4619      	mov	r1, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f8b6 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005df0:	e09c      	b.n	8005f2c <HAL_UART_IRQHandler+0x518>
 8005df2:	bf00      	nop
 8005df4:	08006185 	.word	0x08006185
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	f000 808e 	beq.w	8005f30 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005e14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f000 8089 	beq.w	8005f30 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	330c      	adds	r3, #12
 8005e24:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e28:	e853 3f00 	ldrex	r3, [r3]
 8005e2c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	330c      	adds	r3, #12
 8005e3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005e42:	647a      	str	r2, [r7, #68]	; 0x44
 8005e44:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e46:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e4a:	e841 2300 	strex	r3, r2, [r1]
 8005e4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d1e3      	bne.n	8005e1e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3314      	adds	r3, #20
 8005e5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	e853 3f00 	ldrex	r3, [r3]
 8005e64:	623b      	str	r3, [r7, #32]
   return(result);
 8005e66:	6a3b      	ldr	r3, [r7, #32]
 8005e68:	f023 0301 	bic.w	r3, r3, #1
 8005e6c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	3314      	adds	r3, #20
 8005e76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e7a:	633a      	str	r2, [r7, #48]	; 0x30
 8005e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e82:	e841 2300 	strex	r3, r2, [r1]
 8005e86:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1e3      	bne.n	8005e56 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2220      	movs	r2, #32
 8005e92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	330c      	adds	r3, #12
 8005ea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	e853 3f00 	ldrex	r3, [r3]
 8005eaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f023 0310 	bic.w	r3, r3, #16
 8005eb2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	330c      	adds	r3, #12
 8005ebc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ec0:	61fa      	str	r2, [r7, #28]
 8005ec2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec4:	69b9      	ldr	r1, [r7, #24]
 8005ec6:	69fa      	ldr	r2, [r7, #28]
 8005ec8:	e841 2300 	strex	r3, r2, [r1]
 8005ecc:	617b      	str	r3, [r7, #20]
   return(result);
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1e3      	bne.n	8005e9c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005eda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005ede:	4619      	mov	r1, r3
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 f83b 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ee6:	e023      	b.n	8005f30 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d009      	beq.n	8005f08 <HAL_UART_IRQHandler+0x4f4>
 8005ef4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d003      	beq.n	8005f08 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 f953 	bl	80061ac <UART_Transmit_IT>
    return;
 8005f06:	e014      	b.n	8005f32 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d00e      	beq.n	8005f32 <HAL_UART_IRQHandler+0x51e>
 8005f14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d008      	beq.n	8005f32 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f000 f992 	bl	800624a <UART_EndTransmit_IT>
    return;
 8005f26:	e004      	b.n	8005f32 <HAL_UART_IRQHandler+0x51e>
    return;
 8005f28:	bf00      	nop
 8005f2a:	e002      	b.n	8005f32 <HAL_UART_IRQHandler+0x51e>
      return;
 8005f2c:	bf00      	nop
 8005f2e:	e000      	b.n	8005f32 <HAL_UART_IRQHandler+0x51e>
      return;
 8005f30:	bf00      	nop
  }
}
 8005f32:	37e8      	adds	r7, #232	; 0xe8
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bd80      	pop	{r7, pc}

08005f38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f40:	bf00      	nop
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bc80      	pop	{r7}
 8005f48:	4770      	bx	lr

08005f4a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b083      	sub	sp, #12
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f52:	bf00      	nop
 8005f54:	370c      	adds	r7, #12
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bc80      	pop	{r7}
 8005f5a:	4770      	bx	lr

08005f5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	460b      	mov	r3, r1
 8005f66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr

08005f72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f72:	b580      	push	{r7, lr}
 8005f74:	b090      	sub	sp, #64	; 0x40
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	60f8      	str	r0, [r7, #12]
 8005f7a:	60b9      	str	r1, [r7, #8]
 8005f7c:	603b      	str	r3, [r7, #0]
 8005f7e:	4613      	mov	r3, r2
 8005f80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f82:	e050      	b.n	8006026 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f8a:	d04c      	beq.n	8006026 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d007      	beq.n	8005fa2 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f92:	f7fd f811 	bl	8002fb8 <HAL_GetTick>
 8005f96:	4602      	mov	r2, r0
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d241      	bcs.n	8006026 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	330c      	adds	r3, #12
 8005fa8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fac:	e853 3f00 	ldrex	r3, [r3]
 8005fb0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	330c      	adds	r3, #12
 8005fc0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005fc2:	637a      	str	r2, [r7, #52]	; 0x34
 8005fc4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005fc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005fca:	e841 2300 	strex	r3, r2, [r1]
 8005fce:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1e5      	bne.n	8005fa2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3314      	adds	r3, #20
 8005fdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	e853 3f00 	ldrex	r3, [r3]
 8005fe4:	613b      	str	r3, [r7, #16]
   return(result);
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	f023 0301 	bic.w	r3, r3, #1
 8005fec:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	3314      	adds	r3, #20
 8005ff4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ff6:	623a      	str	r2, [r7, #32]
 8005ff8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	69f9      	ldr	r1, [r7, #28]
 8005ffc:	6a3a      	ldr	r2, [r7, #32]
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	61bb      	str	r3, [r7, #24]
   return(result);
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e5      	bne.n	8005fd6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2220      	movs	r2, #32
 800600e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2220      	movs	r2, #32
 8006016:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e00f      	b.n	8006046 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	4013      	ands	r3, r2
 8006030:	68ba      	ldr	r2, [r7, #8]
 8006032:	429a      	cmp	r2, r3
 8006034:	bf0c      	ite	eq
 8006036:	2301      	moveq	r3, #1
 8006038:	2300      	movne	r3, #0
 800603a:	b2db      	uxtb	r3, r3
 800603c:	461a      	mov	r2, r3
 800603e:	79fb      	ldrb	r3, [r7, #7]
 8006040:	429a      	cmp	r2, r3
 8006042:	d09f      	beq.n	8005f84 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3740      	adds	r7, #64	; 0x40
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}

0800604e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800604e:	b480      	push	{r7}
 8006050:	b085      	sub	sp, #20
 8006052:	af00      	add	r7, sp, #0
 8006054:	60f8      	str	r0, [r7, #12]
 8006056:	60b9      	str	r1, [r7, #8]
 8006058:	4613      	mov	r3, r2
 800605a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	88fa      	ldrh	r2, [r7, #6]
 8006066:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	88fa      	ldrh	r2, [r7, #6]
 800606c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2222      	movs	r2, #34	; 0x22
 8006078:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d007      	beq.n	8006094 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68da      	ldr	r2, [r3, #12]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006092:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695a      	ldr	r2, [r3, #20]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f042 0201 	orr.w	r2, r2, #1
 80060a2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68da      	ldr	r2, [r3, #12]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f042 0220 	orr.w	r2, r2, #32
 80060b2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80060b4:	2300      	movs	r3, #0
}
 80060b6:	4618      	mov	r0, r3
 80060b8:	3714      	adds	r7, #20
 80060ba:	46bd      	mov	sp, r7
 80060bc:	bc80      	pop	{r7}
 80060be:	4770      	bx	lr

080060c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b095      	sub	sp, #84	; 0x54
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	330c      	adds	r3, #12
 80060ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d2:	e853 3f00 	ldrex	r3, [r3]
 80060d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80060de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	330c      	adds	r3, #12
 80060e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80060e8:	643a      	str	r2, [r7, #64]	; 0x40
 80060ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80060ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060f0:	e841 2300 	strex	r3, r2, [r1]
 80060f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1e5      	bne.n	80060c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	3314      	adds	r3, #20
 8006102:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	e853 3f00 	ldrex	r3, [r3]
 800610a:	61fb      	str	r3, [r7, #28]
   return(result);
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	f023 0301 	bic.w	r3, r3, #1
 8006112:	64bb      	str	r3, [r7, #72]	; 0x48
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	3314      	adds	r3, #20
 800611a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800611c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800611e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006120:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006122:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006124:	e841 2300 	strex	r3, r2, [r1]
 8006128:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800612a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1e5      	bne.n	80060fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006134:	2b01      	cmp	r3, #1
 8006136:	d119      	bne.n	800616c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	330c      	adds	r3, #12
 800613e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	e853 3f00 	ldrex	r3, [r3]
 8006146:	60bb      	str	r3, [r7, #8]
   return(result);
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f023 0310 	bic.w	r3, r3, #16
 800614e:	647b      	str	r3, [r7, #68]	; 0x44
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	330c      	adds	r3, #12
 8006156:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006158:	61ba      	str	r2, [r7, #24]
 800615a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800615c:	6979      	ldr	r1, [r7, #20]
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	e841 2300 	strex	r3, r2, [r1]
 8006164:	613b      	str	r3, [r7, #16]
   return(result);
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d1e5      	bne.n	8006138 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	631a      	str	r2, [r3, #48]	; 0x30
}
 800617a:	bf00      	nop
 800617c:	3754      	adds	r7, #84	; 0x54
 800617e:	46bd      	mov	sp, r7
 8006180:	bc80      	pop	{r7}
 8006182:	4770      	bx	lr

08006184 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006190:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800619e:	68f8      	ldr	r0, [r7, #12]
 80061a0:	f7ff fed3 	bl	8005f4a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061a4:	bf00      	nop
 80061a6:	3710      	adds	r7, #16
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	2b21      	cmp	r3, #33	; 0x21
 80061be:	d13e      	bne.n	800623e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061c8:	d114      	bne.n	80061f4 <UART_Transmit_IT+0x48>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	691b      	ldr	r3, [r3, #16]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d110      	bne.n	80061f4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	881b      	ldrh	r3, [r3, #0]
 80061dc:	461a      	mov	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061e6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	1c9a      	adds	r2, r3, #2
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	621a      	str	r2, [r3, #32]
 80061f2:	e008      	b.n	8006206 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a1b      	ldr	r3, [r3, #32]
 80061f8:	1c59      	adds	r1, r3, #1
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6211      	str	r1, [r2, #32]
 80061fe:	781a      	ldrb	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800620a:	b29b      	uxth	r3, r3
 800620c:	3b01      	subs	r3, #1
 800620e:	b29b      	uxth	r3, r3
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	4619      	mov	r1, r3
 8006214:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006216:	2b00      	cmp	r3, #0
 8006218:	d10f      	bne.n	800623a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006228:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006238:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800623a:	2300      	movs	r3, #0
 800623c:	e000      	b.n	8006240 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800623e:	2302      	movs	r3, #2
  }
}
 8006240:	4618      	mov	r0, r3
 8006242:	3714      	adds	r7, #20
 8006244:	46bd      	mov	sp, r7
 8006246:	bc80      	pop	{r7}
 8006248:	4770      	bx	lr

0800624a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b082      	sub	sp, #8
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68da      	ldr	r2, [r3, #12]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006260:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2220      	movs	r2, #32
 8006266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7ff fe64 	bl	8005f38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b08c      	sub	sp, #48	; 0x30
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006288:	b2db      	uxtb	r3, r3
 800628a:	2b22      	cmp	r3, #34	; 0x22
 800628c:	f040 80ae 	bne.w	80063ec <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006298:	d117      	bne.n	80062ca <UART_Receive_IT+0x50>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d113      	bne.n	80062ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80062a2:	2300      	movs	r3, #0
 80062a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062aa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c2:	1c9a      	adds	r2, r3, #2
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	629a      	str	r2, [r3, #40]	; 0x28
 80062c8:	e026      	b.n	8006318 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80062d0:	2300      	movs	r3, #0
 80062d2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062dc:	d007      	beq.n	80062ee <UART_Receive_IT+0x74>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10a      	bne.n	80062fc <UART_Receive_IT+0x82>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	691b      	ldr	r3, [r3, #16]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062f8:	701a      	strb	r2, [r3, #0]
 80062fa:	e008      	b.n	800630e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	b2db      	uxtb	r3, r3
 8006304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006308:	b2da      	uxtb	r2, r3
 800630a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800630c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006312:	1c5a      	adds	r2, r3, #1
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800631c:	b29b      	uxth	r3, r3
 800631e:	3b01      	subs	r3, #1
 8006320:	b29b      	uxth	r3, r3
 8006322:	687a      	ldr	r2, [r7, #4]
 8006324:	4619      	mov	r1, r3
 8006326:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006328:	2b00      	cmp	r3, #0
 800632a:	d15d      	bne.n	80063e8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68da      	ldr	r2, [r3, #12]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0220 	bic.w	r2, r2, #32
 800633a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68da      	ldr	r2, [r3, #12]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800634a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	695a      	ldr	r2, [r3, #20]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 0201 	bic.w	r2, r2, #1
 800635a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2220      	movs	r2, #32
 8006360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800636e:	2b01      	cmp	r3, #1
 8006370:	d135      	bne.n	80063de <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	330c      	adds	r3, #12
 800637e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	e853 3f00 	ldrex	r3, [r3]
 8006386:	613b      	str	r3, [r7, #16]
   return(result);
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	f023 0310 	bic.w	r3, r3, #16
 800638e:	627b      	str	r3, [r7, #36]	; 0x24
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	330c      	adds	r3, #12
 8006396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006398:	623a      	str	r2, [r7, #32]
 800639a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639c:	69f9      	ldr	r1, [r7, #28]
 800639e:	6a3a      	ldr	r2, [r7, #32]
 80063a0:	e841 2300 	strex	r3, r2, [r1]
 80063a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d1e5      	bne.n	8006378 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0310 	and.w	r3, r3, #16
 80063b6:	2b10      	cmp	r3, #16
 80063b8:	d10a      	bne.n	80063d0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063ba:	2300      	movs	r3, #0
 80063bc:	60fb      	str	r3, [r7, #12]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	60fb      	str	r3, [r7, #12]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	60fb      	str	r3, [r7, #12]
 80063ce:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063d4:	4619      	mov	r1, r3
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7ff fdc0 	bl	8005f5c <HAL_UARTEx_RxEventCallback>
 80063dc:	e002      	b.n	80063e4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f7fb fd96 	bl	8001f10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	e002      	b.n	80063ee <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80063e8:	2300      	movs	r3, #0
 80063ea:	e000      	b.n	80063ee <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80063ec:	2302      	movs	r3, #2
  }
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3730      	adds	r7, #48	; 0x30
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
	...

080063f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	68da      	ldr	r2, [r3, #12]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	689a      	ldr	r2, [r3, #8]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	431a      	orrs	r2, r3
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	695b      	ldr	r3, [r3, #20]
 8006424:	4313      	orrs	r3, r2
 8006426:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006432:	f023 030c 	bic.w	r3, r3, #12
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	6812      	ldr	r2, [r2, #0]
 800643a:	68b9      	ldr	r1, [r7, #8]
 800643c:	430b      	orrs	r3, r1
 800643e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	699a      	ldr	r2, [r3, #24]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	430a      	orrs	r2, r1
 8006454:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a2c      	ldr	r2, [pc, #176]	; (800650c <UART_SetConfig+0x114>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d103      	bne.n	8006468 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006460:	f7fe f96e 	bl	8004740 <HAL_RCC_GetPCLK2Freq>
 8006464:	60f8      	str	r0, [r7, #12]
 8006466:	e002      	b.n	800646e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006468:	f7fe f956 	bl	8004718 <HAL_RCC_GetPCLK1Freq>
 800646c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	009a      	lsls	r2, r3, #2
 8006478:	441a      	add	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	fbb2 f3f3 	udiv	r3, r2, r3
 8006484:	4a22      	ldr	r2, [pc, #136]	; (8006510 <UART_SetConfig+0x118>)
 8006486:	fba2 2303 	umull	r2, r3, r2, r3
 800648a:	095b      	lsrs	r3, r3, #5
 800648c:	0119      	lsls	r1, r3, #4
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4613      	mov	r3, r2
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	4413      	add	r3, r2
 8006496:	009a      	lsls	r2, r3, #2
 8006498:	441a      	add	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80064a4:	4b1a      	ldr	r3, [pc, #104]	; (8006510 <UART_SetConfig+0x118>)
 80064a6:	fba3 0302 	umull	r0, r3, r3, r2
 80064aa:	095b      	lsrs	r3, r3, #5
 80064ac:	2064      	movs	r0, #100	; 0x64
 80064ae:	fb00 f303 	mul.w	r3, r0, r3
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	011b      	lsls	r3, r3, #4
 80064b6:	3332      	adds	r3, #50	; 0x32
 80064b8:	4a15      	ldr	r2, [pc, #84]	; (8006510 <UART_SetConfig+0x118>)
 80064ba:	fba2 2303 	umull	r2, r3, r2, r3
 80064be:	095b      	lsrs	r3, r3, #5
 80064c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064c4:	4419      	add	r1, r3
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4613      	mov	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	009a      	lsls	r2, r3, #2
 80064d0:	441a      	add	r2, r3
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80064dc:	4b0c      	ldr	r3, [pc, #48]	; (8006510 <UART_SetConfig+0x118>)
 80064de:	fba3 0302 	umull	r0, r3, r3, r2
 80064e2:	095b      	lsrs	r3, r3, #5
 80064e4:	2064      	movs	r0, #100	; 0x64
 80064e6:	fb00 f303 	mul.w	r3, r0, r3
 80064ea:	1ad3      	subs	r3, r2, r3
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	3332      	adds	r3, #50	; 0x32
 80064f0:	4a07      	ldr	r2, [pc, #28]	; (8006510 <UART_SetConfig+0x118>)
 80064f2:	fba2 2303 	umull	r2, r3, r2, r3
 80064f6:	095b      	lsrs	r3, r3, #5
 80064f8:	f003 020f 	and.w	r2, r3, #15
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	440a      	add	r2, r1
 8006502:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006504:	bf00      	nop
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}
 800650c:	40013800 	.word	0x40013800
 8006510:	51eb851f 	.word	0x51eb851f

08006514 <atoi>:
 8006514:	220a      	movs	r2, #10
 8006516:	2100      	movs	r1, #0
 8006518:	f000 bd2e 	b.w	8006f78 <strtol>

0800651c <__errno>:
 800651c:	4b01      	ldr	r3, [pc, #4]	; (8006524 <__errno+0x8>)
 800651e:	6818      	ldr	r0, [r3, #0]
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	20000040 	.word	0x20000040

08006528 <__libc_init_array>:
 8006528:	b570      	push	{r4, r5, r6, lr}
 800652a:	2600      	movs	r6, #0
 800652c:	4d0c      	ldr	r5, [pc, #48]	; (8006560 <__libc_init_array+0x38>)
 800652e:	4c0d      	ldr	r4, [pc, #52]	; (8006564 <__libc_init_array+0x3c>)
 8006530:	1b64      	subs	r4, r4, r5
 8006532:	10a4      	asrs	r4, r4, #2
 8006534:	42a6      	cmp	r6, r4
 8006536:	d109      	bne.n	800654c <__libc_init_array+0x24>
 8006538:	f002 ffba 	bl	80094b0 <_init>
 800653c:	2600      	movs	r6, #0
 800653e:	4d0a      	ldr	r5, [pc, #40]	; (8006568 <__libc_init_array+0x40>)
 8006540:	4c0a      	ldr	r4, [pc, #40]	; (800656c <__libc_init_array+0x44>)
 8006542:	1b64      	subs	r4, r4, r5
 8006544:	10a4      	asrs	r4, r4, #2
 8006546:	42a6      	cmp	r6, r4
 8006548:	d105      	bne.n	8006556 <__libc_init_array+0x2e>
 800654a:	bd70      	pop	{r4, r5, r6, pc}
 800654c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006550:	4798      	blx	r3
 8006552:	3601      	adds	r6, #1
 8006554:	e7ee      	b.n	8006534 <__libc_init_array+0xc>
 8006556:	f855 3b04 	ldr.w	r3, [r5], #4
 800655a:	4798      	blx	r3
 800655c:	3601      	adds	r6, #1
 800655e:	e7f2      	b.n	8006546 <__libc_init_array+0x1e>
 8006560:	0800998c 	.word	0x0800998c
 8006564:	0800998c 	.word	0x0800998c
 8006568:	0800998c 	.word	0x0800998c
 800656c:	08009990 	.word	0x08009990

08006570 <memset>:
 8006570:	4603      	mov	r3, r0
 8006572:	4402      	add	r2, r0
 8006574:	4293      	cmp	r3, r2
 8006576:	d100      	bne.n	800657a <memset+0xa>
 8006578:	4770      	bx	lr
 800657a:	f803 1b01 	strb.w	r1, [r3], #1
 800657e:	e7f9      	b.n	8006574 <memset+0x4>

08006580 <__cvt>:
 8006580:	2b00      	cmp	r3, #0
 8006582:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006586:	461f      	mov	r7, r3
 8006588:	bfbb      	ittet	lt
 800658a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800658e:	461f      	movlt	r7, r3
 8006590:	2300      	movge	r3, #0
 8006592:	232d      	movlt	r3, #45	; 0x2d
 8006594:	b088      	sub	sp, #32
 8006596:	4614      	mov	r4, r2
 8006598:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800659a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800659c:	7013      	strb	r3, [r2, #0]
 800659e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80065a4:	f023 0820 	bic.w	r8, r3, #32
 80065a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065ac:	d005      	beq.n	80065ba <__cvt+0x3a>
 80065ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80065b2:	d100      	bne.n	80065b6 <__cvt+0x36>
 80065b4:	3501      	adds	r5, #1
 80065b6:	2302      	movs	r3, #2
 80065b8:	e000      	b.n	80065bc <__cvt+0x3c>
 80065ba:	2303      	movs	r3, #3
 80065bc:	aa07      	add	r2, sp, #28
 80065be:	9204      	str	r2, [sp, #16]
 80065c0:	aa06      	add	r2, sp, #24
 80065c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80065c6:	e9cd 3500 	strd	r3, r5, [sp]
 80065ca:	4622      	mov	r2, r4
 80065cc:	463b      	mov	r3, r7
 80065ce:	f000 fda3 	bl	8007118 <_dtoa_r>
 80065d2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065d6:	4606      	mov	r6, r0
 80065d8:	d102      	bne.n	80065e0 <__cvt+0x60>
 80065da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065dc:	07db      	lsls	r3, r3, #31
 80065de:	d522      	bpl.n	8006626 <__cvt+0xa6>
 80065e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065e4:	eb06 0905 	add.w	r9, r6, r5
 80065e8:	d110      	bne.n	800660c <__cvt+0x8c>
 80065ea:	7833      	ldrb	r3, [r6, #0]
 80065ec:	2b30      	cmp	r3, #48	; 0x30
 80065ee:	d10a      	bne.n	8006606 <__cvt+0x86>
 80065f0:	2200      	movs	r2, #0
 80065f2:	2300      	movs	r3, #0
 80065f4:	4620      	mov	r0, r4
 80065f6:	4639      	mov	r1, r7
 80065f8:	f7fa f9d6 	bl	80009a8 <__aeabi_dcmpeq>
 80065fc:	b918      	cbnz	r0, 8006606 <__cvt+0x86>
 80065fe:	f1c5 0501 	rsb	r5, r5, #1
 8006602:	f8ca 5000 	str.w	r5, [sl]
 8006606:	f8da 3000 	ldr.w	r3, [sl]
 800660a:	4499      	add	r9, r3
 800660c:	2200      	movs	r2, #0
 800660e:	2300      	movs	r3, #0
 8006610:	4620      	mov	r0, r4
 8006612:	4639      	mov	r1, r7
 8006614:	f7fa f9c8 	bl	80009a8 <__aeabi_dcmpeq>
 8006618:	b108      	cbz	r0, 800661e <__cvt+0x9e>
 800661a:	f8cd 901c 	str.w	r9, [sp, #28]
 800661e:	2230      	movs	r2, #48	; 0x30
 8006620:	9b07      	ldr	r3, [sp, #28]
 8006622:	454b      	cmp	r3, r9
 8006624:	d307      	bcc.n	8006636 <__cvt+0xb6>
 8006626:	4630      	mov	r0, r6
 8006628:	9b07      	ldr	r3, [sp, #28]
 800662a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800662c:	1b9b      	subs	r3, r3, r6
 800662e:	6013      	str	r3, [r2, #0]
 8006630:	b008      	add	sp, #32
 8006632:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006636:	1c59      	adds	r1, r3, #1
 8006638:	9107      	str	r1, [sp, #28]
 800663a:	701a      	strb	r2, [r3, #0]
 800663c:	e7f0      	b.n	8006620 <__cvt+0xa0>

0800663e <__exponent>:
 800663e:	4603      	mov	r3, r0
 8006640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006642:	2900      	cmp	r1, #0
 8006644:	f803 2b02 	strb.w	r2, [r3], #2
 8006648:	bfb6      	itet	lt
 800664a:	222d      	movlt	r2, #45	; 0x2d
 800664c:	222b      	movge	r2, #43	; 0x2b
 800664e:	4249      	neglt	r1, r1
 8006650:	2909      	cmp	r1, #9
 8006652:	7042      	strb	r2, [r0, #1]
 8006654:	dd2b      	ble.n	80066ae <__exponent+0x70>
 8006656:	f10d 0407 	add.w	r4, sp, #7
 800665a:	46a4      	mov	ip, r4
 800665c:	270a      	movs	r7, #10
 800665e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006662:	460a      	mov	r2, r1
 8006664:	46a6      	mov	lr, r4
 8006666:	fb07 1516 	mls	r5, r7, r6, r1
 800666a:	2a63      	cmp	r2, #99	; 0x63
 800666c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006670:	4631      	mov	r1, r6
 8006672:	f104 34ff 	add.w	r4, r4, #4294967295
 8006676:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800667a:	dcf0      	bgt.n	800665e <__exponent+0x20>
 800667c:	3130      	adds	r1, #48	; 0x30
 800667e:	f1ae 0502 	sub.w	r5, lr, #2
 8006682:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006686:	4629      	mov	r1, r5
 8006688:	1c44      	adds	r4, r0, #1
 800668a:	4561      	cmp	r1, ip
 800668c:	d30a      	bcc.n	80066a4 <__exponent+0x66>
 800668e:	f10d 0209 	add.w	r2, sp, #9
 8006692:	eba2 020e 	sub.w	r2, r2, lr
 8006696:	4565      	cmp	r5, ip
 8006698:	bf88      	it	hi
 800669a:	2200      	movhi	r2, #0
 800669c:	4413      	add	r3, r2
 800669e:	1a18      	subs	r0, r3, r0
 80066a0:	b003      	add	sp, #12
 80066a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066a4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066a8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80066ac:	e7ed      	b.n	800668a <__exponent+0x4c>
 80066ae:	2330      	movs	r3, #48	; 0x30
 80066b0:	3130      	adds	r1, #48	; 0x30
 80066b2:	7083      	strb	r3, [r0, #2]
 80066b4:	70c1      	strb	r1, [r0, #3]
 80066b6:	1d03      	adds	r3, r0, #4
 80066b8:	e7f1      	b.n	800669e <__exponent+0x60>
	...

080066bc <_printf_float>:
 80066bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066c0:	b091      	sub	sp, #68	; 0x44
 80066c2:	460c      	mov	r4, r1
 80066c4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80066c8:	4616      	mov	r6, r2
 80066ca:	461f      	mov	r7, r3
 80066cc:	4605      	mov	r5, r0
 80066ce:	f001 fb11 	bl	8007cf4 <_localeconv_r>
 80066d2:	6803      	ldr	r3, [r0, #0]
 80066d4:	4618      	mov	r0, r3
 80066d6:	9309      	str	r3, [sp, #36]	; 0x24
 80066d8:	f7f9 fd3a 	bl	8000150 <strlen>
 80066dc:	2300      	movs	r3, #0
 80066de:	930e      	str	r3, [sp, #56]	; 0x38
 80066e0:	f8d8 3000 	ldr.w	r3, [r8]
 80066e4:	900a      	str	r0, [sp, #40]	; 0x28
 80066e6:	3307      	adds	r3, #7
 80066e8:	f023 0307 	bic.w	r3, r3, #7
 80066ec:	f103 0208 	add.w	r2, r3, #8
 80066f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80066f4:	f8d4 b000 	ldr.w	fp, [r4]
 80066f8:	f8c8 2000 	str.w	r2, [r8]
 80066fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006700:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006704:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006708:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800670c:	930b      	str	r3, [sp, #44]	; 0x2c
 800670e:	f04f 32ff 	mov.w	r2, #4294967295
 8006712:	4640      	mov	r0, r8
 8006714:	4b9c      	ldr	r3, [pc, #624]	; (8006988 <_printf_float+0x2cc>)
 8006716:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006718:	f7fa f978 	bl	8000a0c <__aeabi_dcmpun>
 800671c:	bb70      	cbnz	r0, 800677c <_printf_float+0xc0>
 800671e:	f04f 32ff 	mov.w	r2, #4294967295
 8006722:	4640      	mov	r0, r8
 8006724:	4b98      	ldr	r3, [pc, #608]	; (8006988 <_printf_float+0x2cc>)
 8006726:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006728:	f7fa f952 	bl	80009d0 <__aeabi_dcmple>
 800672c:	bb30      	cbnz	r0, 800677c <_printf_float+0xc0>
 800672e:	2200      	movs	r2, #0
 8006730:	2300      	movs	r3, #0
 8006732:	4640      	mov	r0, r8
 8006734:	4651      	mov	r1, sl
 8006736:	f7fa f941 	bl	80009bc <__aeabi_dcmplt>
 800673a:	b110      	cbz	r0, 8006742 <_printf_float+0x86>
 800673c:	232d      	movs	r3, #45	; 0x2d
 800673e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006742:	4b92      	ldr	r3, [pc, #584]	; (800698c <_printf_float+0x2d0>)
 8006744:	4892      	ldr	r0, [pc, #584]	; (8006990 <_printf_float+0x2d4>)
 8006746:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800674a:	bf94      	ite	ls
 800674c:	4698      	movls	r8, r3
 800674e:	4680      	movhi	r8, r0
 8006750:	2303      	movs	r3, #3
 8006752:	f04f 0a00 	mov.w	sl, #0
 8006756:	6123      	str	r3, [r4, #16]
 8006758:	f02b 0304 	bic.w	r3, fp, #4
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	4633      	mov	r3, r6
 8006760:	4621      	mov	r1, r4
 8006762:	4628      	mov	r0, r5
 8006764:	9700      	str	r7, [sp, #0]
 8006766:	aa0f      	add	r2, sp, #60	; 0x3c
 8006768:	f000 f9d4 	bl	8006b14 <_printf_common>
 800676c:	3001      	adds	r0, #1
 800676e:	f040 8090 	bne.w	8006892 <_printf_float+0x1d6>
 8006772:	f04f 30ff 	mov.w	r0, #4294967295
 8006776:	b011      	add	sp, #68	; 0x44
 8006778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800677c:	4642      	mov	r2, r8
 800677e:	4653      	mov	r3, sl
 8006780:	4640      	mov	r0, r8
 8006782:	4651      	mov	r1, sl
 8006784:	f7fa f942 	bl	8000a0c <__aeabi_dcmpun>
 8006788:	b148      	cbz	r0, 800679e <_printf_float+0xe2>
 800678a:	f1ba 0f00 	cmp.w	sl, #0
 800678e:	bfb8      	it	lt
 8006790:	232d      	movlt	r3, #45	; 0x2d
 8006792:	4880      	ldr	r0, [pc, #512]	; (8006994 <_printf_float+0x2d8>)
 8006794:	bfb8      	it	lt
 8006796:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800679a:	4b7f      	ldr	r3, [pc, #508]	; (8006998 <_printf_float+0x2dc>)
 800679c:	e7d3      	b.n	8006746 <_printf_float+0x8a>
 800679e:	6863      	ldr	r3, [r4, #4]
 80067a0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80067a4:	1c5a      	adds	r2, r3, #1
 80067a6:	d142      	bne.n	800682e <_printf_float+0x172>
 80067a8:	2306      	movs	r3, #6
 80067aa:	6063      	str	r3, [r4, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	9206      	str	r2, [sp, #24]
 80067b0:	aa0e      	add	r2, sp, #56	; 0x38
 80067b2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80067b6:	aa0d      	add	r2, sp, #52	; 0x34
 80067b8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80067bc:	9203      	str	r2, [sp, #12]
 80067be:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80067c2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80067c6:	6023      	str	r3, [r4, #0]
 80067c8:	6863      	ldr	r3, [r4, #4]
 80067ca:	4642      	mov	r2, r8
 80067cc:	9300      	str	r3, [sp, #0]
 80067ce:	4628      	mov	r0, r5
 80067d0:	4653      	mov	r3, sl
 80067d2:	910b      	str	r1, [sp, #44]	; 0x2c
 80067d4:	f7ff fed4 	bl	8006580 <__cvt>
 80067d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80067da:	4680      	mov	r8, r0
 80067dc:	2947      	cmp	r1, #71	; 0x47
 80067de:	990d      	ldr	r1, [sp, #52]	; 0x34
 80067e0:	d108      	bne.n	80067f4 <_printf_float+0x138>
 80067e2:	1cc8      	adds	r0, r1, #3
 80067e4:	db02      	blt.n	80067ec <_printf_float+0x130>
 80067e6:	6863      	ldr	r3, [r4, #4]
 80067e8:	4299      	cmp	r1, r3
 80067ea:	dd40      	ble.n	800686e <_printf_float+0x1b2>
 80067ec:	f1a9 0902 	sub.w	r9, r9, #2
 80067f0:	fa5f f989 	uxtb.w	r9, r9
 80067f4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80067f8:	d81f      	bhi.n	800683a <_printf_float+0x17e>
 80067fa:	464a      	mov	r2, r9
 80067fc:	3901      	subs	r1, #1
 80067fe:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006802:	910d      	str	r1, [sp, #52]	; 0x34
 8006804:	f7ff ff1b 	bl	800663e <__exponent>
 8006808:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800680a:	4682      	mov	sl, r0
 800680c:	1813      	adds	r3, r2, r0
 800680e:	2a01      	cmp	r2, #1
 8006810:	6123      	str	r3, [r4, #16]
 8006812:	dc02      	bgt.n	800681a <_printf_float+0x15e>
 8006814:	6822      	ldr	r2, [r4, #0]
 8006816:	07d2      	lsls	r2, r2, #31
 8006818:	d501      	bpl.n	800681e <_printf_float+0x162>
 800681a:	3301      	adds	r3, #1
 800681c:	6123      	str	r3, [r4, #16]
 800681e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006822:	2b00      	cmp	r3, #0
 8006824:	d09b      	beq.n	800675e <_printf_float+0xa2>
 8006826:	232d      	movs	r3, #45	; 0x2d
 8006828:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800682c:	e797      	b.n	800675e <_printf_float+0xa2>
 800682e:	2947      	cmp	r1, #71	; 0x47
 8006830:	d1bc      	bne.n	80067ac <_printf_float+0xf0>
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1ba      	bne.n	80067ac <_printf_float+0xf0>
 8006836:	2301      	movs	r3, #1
 8006838:	e7b7      	b.n	80067aa <_printf_float+0xee>
 800683a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800683e:	d118      	bne.n	8006872 <_printf_float+0x1b6>
 8006840:	2900      	cmp	r1, #0
 8006842:	6863      	ldr	r3, [r4, #4]
 8006844:	dd0b      	ble.n	800685e <_printf_float+0x1a2>
 8006846:	6121      	str	r1, [r4, #16]
 8006848:	b913      	cbnz	r3, 8006850 <_printf_float+0x194>
 800684a:	6822      	ldr	r2, [r4, #0]
 800684c:	07d0      	lsls	r0, r2, #31
 800684e:	d502      	bpl.n	8006856 <_printf_float+0x19a>
 8006850:	3301      	adds	r3, #1
 8006852:	440b      	add	r3, r1
 8006854:	6123      	str	r3, [r4, #16]
 8006856:	f04f 0a00 	mov.w	sl, #0
 800685a:	65a1      	str	r1, [r4, #88]	; 0x58
 800685c:	e7df      	b.n	800681e <_printf_float+0x162>
 800685e:	b913      	cbnz	r3, 8006866 <_printf_float+0x1aa>
 8006860:	6822      	ldr	r2, [r4, #0]
 8006862:	07d2      	lsls	r2, r2, #31
 8006864:	d501      	bpl.n	800686a <_printf_float+0x1ae>
 8006866:	3302      	adds	r3, #2
 8006868:	e7f4      	b.n	8006854 <_printf_float+0x198>
 800686a:	2301      	movs	r3, #1
 800686c:	e7f2      	b.n	8006854 <_printf_float+0x198>
 800686e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006872:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006874:	4299      	cmp	r1, r3
 8006876:	db05      	blt.n	8006884 <_printf_float+0x1c8>
 8006878:	6823      	ldr	r3, [r4, #0]
 800687a:	6121      	str	r1, [r4, #16]
 800687c:	07d8      	lsls	r0, r3, #31
 800687e:	d5ea      	bpl.n	8006856 <_printf_float+0x19a>
 8006880:	1c4b      	adds	r3, r1, #1
 8006882:	e7e7      	b.n	8006854 <_printf_float+0x198>
 8006884:	2900      	cmp	r1, #0
 8006886:	bfcc      	ite	gt
 8006888:	2201      	movgt	r2, #1
 800688a:	f1c1 0202 	rsble	r2, r1, #2
 800688e:	4413      	add	r3, r2
 8006890:	e7e0      	b.n	8006854 <_printf_float+0x198>
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	055a      	lsls	r2, r3, #21
 8006896:	d407      	bmi.n	80068a8 <_printf_float+0x1ec>
 8006898:	6923      	ldr	r3, [r4, #16]
 800689a:	4642      	mov	r2, r8
 800689c:	4631      	mov	r1, r6
 800689e:	4628      	mov	r0, r5
 80068a0:	47b8      	blx	r7
 80068a2:	3001      	adds	r0, #1
 80068a4:	d12b      	bne.n	80068fe <_printf_float+0x242>
 80068a6:	e764      	b.n	8006772 <_printf_float+0xb6>
 80068a8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80068ac:	f240 80dd 	bls.w	8006a6a <_printf_float+0x3ae>
 80068b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068b4:	2200      	movs	r2, #0
 80068b6:	2300      	movs	r3, #0
 80068b8:	f7fa f876 	bl	80009a8 <__aeabi_dcmpeq>
 80068bc:	2800      	cmp	r0, #0
 80068be:	d033      	beq.n	8006928 <_printf_float+0x26c>
 80068c0:	2301      	movs	r3, #1
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	4a35      	ldr	r2, [pc, #212]	; (800699c <_printf_float+0x2e0>)
 80068c8:	47b8      	blx	r7
 80068ca:	3001      	adds	r0, #1
 80068cc:	f43f af51 	beq.w	8006772 <_printf_float+0xb6>
 80068d0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068d4:	429a      	cmp	r2, r3
 80068d6:	db02      	blt.n	80068de <_printf_float+0x222>
 80068d8:	6823      	ldr	r3, [r4, #0]
 80068da:	07d8      	lsls	r0, r3, #31
 80068dc:	d50f      	bpl.n	80068fe <_printf_float+0x242>
 80068de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068e2:	4631      	mov	r1, r6
 80068e4:	4628      	mov	r0, r5
 80068e6:	47b8      	blx	r7
 80068e8:	3001      	adds	r0, #1
 80068ea:	f43f af42 	beq.w	8006772 <_printf_float+0xb6>
 80068ee:	f04f 0800 	mov.w	r8, #0
 80068f2:	f104 091a 	add.w	r9, r4, #26
 80068f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068f8:	3b01      	subs	r3, #1
 80068fa:	4543      	cmp	r3, r8
 80068fc:	dc09      	bgt.n	8006912 <_printf_float+0x256>
 80068fe:	6823      	ldr	r3, [r4, #0]
 8006900:	079b      	lsls	r3, r3, #30
 8006902:	f100 8102 	bmi.w	8006b0a <_printf_float+0x44e>
 8006906:	68e0      	ldr	r0, [r4, #12]
 8006908:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800690a:	4298      	cmp	r0, r3
 800690c:	bfb8      	it	lt
 800690e:	4618      	movlt	r0, r3
 8006910:	e731      	b.n	8006776 <_printf_float+0xba>
 8006912:	2301      	movs	r3, #1
 8006914:	464a      	mov	r2, r9
 8006916:	4631      	mov	r1, r6
 8006918:	4628      	mov	r0, r5
 800691a:	47b8      	blx	r7
 800691c:	3001      	adds	r0, #1
 800691e:	f43f af28 	beq.w	8006772 <_printf_float+0xb6>
 8006922:	f108 0801 	add.w	r8, r8, #1
 8006926:	e7e6      	b.n	80068f6 <_printf_float+0x23a>
 8006928:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800692a:	2b00      	cmp	r3, #0
 800692c:	dc38      	bgt.n	80069a0 <_printf_float+0x2e4>
 800692e:	2301      	movs	r3, #1
 8006930:	4631      	mov	r1, r6
 8006932:	4628      	mov	r0, r5
 8006934:	4a19      	ldr	r2, [pc, #100]	; (800699c <_printf_float+0x2e0>)
 8006936:	47b8      	blx	r7
 8006938:	3001      	adds	r0, #1
 800693a:	f43f af1a 	beq.w	8006772 <_printf_float+0xb6>
 800693e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006942:	4313      	orrs	r3, r2
 8006944:	d102      	bne.n	800694c <_printf_float+0x290>
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	07d9      	lsls	r1, r3, #31
 800694a:	d5d8      	bpl.n	80068fe <_printf_float+0x242>
 800694c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006950:	4631      	mov	r1, r6
 8006952:	4628      	mov	r0, r5
 8006954:	47b8      	blx	r7
 8006956:	3001      	adds	r0, #1
 8006958:	f43f af0b 	beq.w	8006772 <_printf_float+0xb6>
 800695c:	f04f 0900 	mov.w	r9, #0
 8006960:	f104 0a1a 	add.w	sl, r4, #26
 8006964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006966:	425b      	negs	r3, r3
 8006968:	454b      	cmp	r3, r9
 800696a:	dc01      	bgt.n	8006970 <_printf_float+0x2b4>
 800696c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800696e:	e794      	b.n	800689a <_printf_float+0x1de>
 8006970:	2301      	movs	r3, #1
 8006972:	4652      	mov	r2, sl
 8006974:	4631      	mov	r1, r6
 8006976:	4628      	mov	r0, r5
 8006978:	47b8      	blx	r7
 800697a:	3001      	adds	r0, #1
 800697c:	f43f aef9 	beq.w	8006772 <_printf_float+0xb6>
 8006980:	f109 0901 	add.w	r9, r9, #1
 8006984:	e7ee      	b.n	8006964 <_printf_float+0x2a8>
 8006986:	bf00      	nop
 8006988:	7fefffff 	.word	0x7fefffff
 800698c:	080095b0 	.word	0x080095b0
 8006990:	080095b4 	.word	0x080095b4
 8006994:	080095bc 	.word	0x080095bc
 8006998:	080095b8 	.word	0x080095b8
 800699c:	080095c0 	.word	0x080095c0
 80069a0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069a4:	429a      	cmp	r2, r3
 80069a6:	bfa8      	it	ge
 80069a8:	461a      	movge	r2, r3
 80069aa:	2a00      	cmp	r2, #0
 80069ac:	4691      	mov	r9, r2
 80069ae:	dc37      	bgt.n	8006a20 <_printf_float+0x364>
 80069b0:	f04f 0b00 	mov.w	fp, #0
 80069b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069b8:	f104 021a 	add.w	r2, r4, #26
 80069bc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80069c0:	ebaa 0309 	sub.w	r3, sl, r9
 80069c4:	455b      	cmp	r3, fp
 80069c6:	dc33      	bgt.n	8006a30 <_printf_float+0x374>
 80069c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80069cc:	429a      	cmp	r2, r3
 80069ce:	db3b      	blt.n	8006a48 <_printf_float+0x38c>
 80069d0:	6823      	ldr	r3, [r4, #0]
 80069d2:	07da      	lsls	r2, r3, #31
 80069d4:	d438      	bmi.n	8006a48 <_printf_float+0x38c>
 80069d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80069da:	eba3 020a 	sub.w	r2, r3, sl
 80069de:	eba3 0901 	sub.w	r9, r3, r1
 80069e2:	4591      	cmp	r9, r2
 80069e4:	bfa8      	it	ge
 80069e6:	4691      	movge	r9, r2
 80069e8:	f1b9 0f00 	cmp.w	r9, #0
 80069ec:	dc34      	bgt.n	8006a58 <_printf_float+0x39c>
 80069ee:	f04f 0800 	mov.w	r8, #0
 80069f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069f6:	f104 0a1a 	add.w	sl, r4, #26
 80069fa:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80069fe:	1a9b      	subs	r3, r3, r2
 8006a00:	eba3 0309 	sub.w	r3, r3, r9
 8006a04:	4543      	cmp	r3, r8
 8006a06:	f77f af7a 	ble.w	80068fe <_printf_float+0x242>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	4652      	mov	r2, sl
 8006a0e:	4631      	mov	r1, r6
 8006a10:	4628      	mov	r0, r5
 8006a12:	47b8      	blx	r7
 8006a14:	3001      	adds	r0, #1
 8006a16:	f43f aeac 	beq.w	8006772 <_printf_float+0xb6>
 8006a1a:	f108 0801 	add.w	r8, r8, #1
 8006a1e:	e7ec      	b.n	80069fa <_printf_float+0x33e>
 8006a20:	4613      	mov	r3, r2
 8006a22:	4631      	mov	r1, r6
 8006a24:	4642      	mov	r2, r8
 8006a26:	4628      	mov	r0, r5
 8006a28:	47b8      	blx	r7
 8006a2a:	3001      	adds	r0, #1
 8006a2c:	d1c0      	bne.n	80069b0 <_printf_float+0x2f4>
 8006a2e:	e6a0      	b.n	8006772 <_printf_float+0xb6>
 8006a30:	2301      	movs	r3, #1
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a38:	47b8      	blx	r7
 8006a3a:	3001      	adds	r0, #1
 8006a3c:	f43f ae99 	beq.w	8006772 <_printf_float+0xb6>
 8006a40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a42:	f10b 0b01 	add.w	fp, fp, #1
 8006a46:	e7b9      	b.n	80069bc <_printf_float+0x300>
 8006a48:	4631      	mov	r1, r6
 8006a4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b8      	blx	r7
 8006a52:	3001      	adds	r0, #1
 8006a54:	d1bf      	bne.n	80069d6 <_printf_float+0x31a>
 8006a56:	e68c      	b.n	8006772 <_printf_float+0xb6>
 8006a58:	464b      	mov	r3, r9
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	eb08 020a 	add.w	r2, r8, sl
 8006a62:	47b8      	blx	r7
 8006a64:	3001      	adds	r0, #1
 8006a66:	d1c2      	bne.n	80069ee <_printf_float+0x332>
 8006a68:	e683      	b.n	8006772 <_printf_float+0xb6>
 8006a6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a6c:	2a01      	cmp	r2, #1
 8006a6e:	dc01      	bgt.n	8006a74 <_printf_float+0x3b8>
 8006a70:	07db      	lsls	r3, r3, #31
 8006a72:	d537      	bpl.n	8006ae4 <_printf_float+0x428>
 8006a74:	2301      	movs	r3, #1
 8006a76:	4642      	mov	r2, r8
 8006a78:	4631      	mov	r1, r6
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	47b8      	blx	r7
 8006a7e:	3001      	adds	r0, #1
 8006a80:	f43f ae77 	beq.w	8006772 <_printf_float+0xb6>
 8006a84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a88:	4631      	mov	r1, r6
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b8      	blx	r7
 8006a8e:	3001      	adds	r0, #1
 8006a90:	f43f ae6f 	beq.w	8006772 <_printf_float+0xb6>
 8006a94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a98:	2200      	movs	r2, #0
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	f7f9 ff84 	bl	80009a8 <__aeabi_dcmpeq>
 8006aa0:	b9d8      	cbnz	r0, 8006ada <_printf_float+0x41e>
 8006aa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006aa4:	f108 0201 	add.w	r2, r8, #1
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	4631      	mov	r1, r6
 8006aac:	4628      	mov	r0, r5
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d10e      	bne.n	8006ad2 <_printf_float+0x416>
 8006ab4:	e65d      	b.n	8006772 <_printf_float+0xb6>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	464a      	mov	r2, r9
 8006aba:	4631      	mov	r1, r6
 8006abc:	4628      	mov	r0, r5
 8006abe:	47b8      	blx	r7
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	f43f ae56 	beq.w	8006772 <_printf_float+0xb6>
 8006ac6:	f108 0801 	add.w	r8, r8, #1
 8006aca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006acc:	3b01      	subs	r3, #1
 8006ace:	4543      	cmp	r3, r8
 8006ad0:	dcf1      	bgt.n	8006ab6 <_printf_float+0x3fa>
 8006ad2:	4653      	mov	r3, sl
 8006ad4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ad8:	e6e0      	b.n	800689c <_printf_float+0x1e0>
 8006ada:	f04f 0800 	mov.w	r8, #0
 8006ade:	f104 091a 	add.w	r9, r4, #26
 8006ae2:	e7f2      	b.n	8006aca <_printf_float+0x40e>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	4642      	mov	r2, r8
 8006ae8:	e7df      	b.n	8006aaa <_printf_float+0x3ee>
 8006aea:	2301      	movs	r3, #1
 8006aec:	464a      	mov	r2, r9
 8006aee:	4631      	mov	r1, r6
 8006af0:	4628      	mov	r0, r5
 8006af2:	47b8      	blx	r7
 8006af4:	3001      	adds	r0, #1
 8006af6:	f43f ae3c 	beq.w	8006772 <_printf_float+0xb6>
 8006afa:	f108 0801 	add.w	r8, r8, #1
 8006afe:	68e3      	ldr	r3, [r4, #12]
 8006b00:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b02:	1a5b      	subs	r3, r3, r1
 8006b04:	4543      	cmp	r3, r8
 8006b06:	dcf0      	bgt.n	8006aea <_printf_float+0x42e>
 8006b08:	e6fd      	b.n	8006906 <_printf_float+0x24a>
 8006b0a:	f04f 0800 	mov.w	r8, #0
 8006b0e:	f104 0919 	add.w	r9, r4, #25
 8006b12:	e7f4      	b.n	8006afe <_printf_float+0x442>

08006b14 <_printf_common>:
 8006b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b18:	4616      	mov	r6, r2
 8006b1a:	4699      	mov	r9, r3
 8006b1c:	688a      	ldr	r2, [r1, #8]
 8006b1e:	690b      	ldr	r3, [r1, #16]
 8006b20:	4607      	mov	r7, r0
 8006b22:	4293      	cmp	r3, r2
 8006b24:	bfb8      	it	lt
 8006b26:	4613      	movlt	r3, r2
 8006b28:	6033      	str	r3, [r6, #0]
 8006b2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b2e:	460c      	mov	r4, r1
 8006b30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b34:	b10a      	cbz	r2, 8006b3a <_printf_common+0x26>
 8006b36:	3301      	adds	r3, #1
 8006b38:	6033      	str	r3, [r6, #0]
 8006b3a:	6823      	ldr	r3, [r4, #0]
 8006b3c:	0699      	lsls	r1, r3, #26
 8006b3e:	bf42      	ittt	mi
 8006b40:	6833      	ldrmi	r3, [r6, #0]
 8006b42:	3302      	addmi	r3, #2
 8006b44:	6033      	strmi	r3, [r6, #0]
 8006b46:	6825      	ldr	r5, [r4, #0]
 8006b48:	f015 0506 	ands.w	r5, r5, #6
 8006b4c:	d106      	bne.n	8006b5c <_printf_common+0x48>
 8006b4e:	f104 0a19 	add.w	sl, r4, #25
 8006b52:	68e3      	ldr	r3, [r4, #12]
 8006b54:	6832      	ldr	r2, [r6, #0]
 8006b56:	1a9b      	subs	r3, r3, r2
 8006b58:	42ab      	cmp	r3, r5
 8006b5a:	dc28      	bgt.n	8006bae <_printf_common+0x9a>
 8006b5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b60:	1e13      	subs	r3, r2, #0
 8006b62:	6822      	ldr	r2, [r4, #0]
 8006b64:	bf18      	it	ne
 8006b66:	2301      	movne	r3, #1
 8006b68:	0692      	lsls	r2, r2, #26
 8006b6a:	d42d      	bmi.n	8006bc8 <_printf_common+0xb4>
 8006b6c:	4649      	mov	r1, r9
 8006b6e:	4638      	mov	r0, r7
 8006b70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b74:	47c0      	blx	r8
 8006b76:	3001      	adds	r0, #1
 8006b78:	d020      	beq.n	8006bbc <_printf_common+0xa8>
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	68e5      	ldr	r5, [r4, #12]
 8006b7e:	f003 0306 	and.w	r3, r3, #6
 8006b82:	2b04      	cmp	r3, #4
 8006b84:	bf18      	it	ne
 8006b86:	2500      	movne	r5, #0
 8006b88:	6832      	ldr	r2, [r6, #0]
 8006b8a:	f04f 0600 	mov.w	r6, #0
 8006b8e:	68a3      	ldr	r3, [r4, #8]
 8006b90:	bf08      	it	eq
 8006b92:	1aad      	subeq	r5, r5, r2
 8006b94:	6922      	ldr	r2, [r4, #16]
 8006b96:	bf08      	it	eq
 8006b98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	bfc4      	itt	gt
 8006ba0:	1a9b      	subgt	r3, r3, r2
 8006ba2:	18ed      	addgt	r5, r5, r3
 8006ba4:	341a      	adds	r4, #26
 8006ba6:	42b5      	cmp	r5, r6
 8006ba8:	d11a      	bne.n	8006be0 <_printf_common+0xcc>
 8006baa:	2000      	movs	r0, #0
 8006bac:	e008      	b.n	8006bc0 <_printf_common+0xac>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	4652      	mov	r2, sl
 8006bb2:	4649      	mov	r1, r9
 8006bb4:	4638      	mov	r0, r7
 8006bb6:	47c0      	blx	r8
 8006bb8:	3001      	adds	r0, #1
 8006bba:	d103      	bne.n	8006bc4 <_printf_common+0xb0>
 8006bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bc4:	3501      	adds	r5, #1
 8006bc6:	e7c4      	b.n	8006b52 <_printf_common+0x3e>
 8006bc8:	2030      	movs	r0, #48	; 0x30
 8006bca:	18e1      	adds	r1, r4, r3
 8006bcc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006bd0:	1c5a      	adds	r2, r3, #1
 8006bd2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006bd6:	4422      	add	r2, r4
 8006bd8:	3302      	adds	r3, #2
 8006bda:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006bde:	e7c5      	b.n	8006b6c <_printf_common+0x58>
 8006be0:	2301      	movs	r3, #1
 8006be2:	4622      	mov	r2, r4
 8006be4:	4649      	mov	r1, r9
 8006be6:	4638      	mov	r0, r7
 8006be8:	47c0      	blx	r8
 8006bea:	3001      	adds	r0, #1
 8006bec:	d0e6      	beq.n	8006bbc <_printf_common+0xa8>
 8006bee:	3601      	adds	r6, #1
 8006bf0:	e7d9      	b.n	8006ba6 <_printf_common+0x92>
	...

08006bf4 <_printf_i>:
 8006bf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf8:	7e0f      	ldrb	r7, [r1, #24]
 8006bfa:	4691      	mov	r9, r2
 8006bfc:	2f78      	cmp	r7, #120	; 0x78
 8006bfe:	4680      	mov	r8, r0
 8006c00:	460c      	mov	r4, r1
 8006c02:	469a      	mov	sl, r3
 8006c04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c0a:	d807      	bhi.n	8006c1c <_printf_i+0x28>
 8006c0c:	2f62      	cmp	r7, #98	; 0x62
 8006c0e:	d80a      	bhi.n	8006c26 <_printf_i+0x32>
 8006c10:	2f00      	cmp	r7, #0
 8006c12:	f000 80d9 	beq.w	8006dc8 <_printf_i+0x1d4>
 8006c16:	2f58      	cmp	r7, #88	; 0x58
 8006c18:	f000 80a4 	beq.w	8006d64 <_printf_i+0x170>
 8006c1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c24:	e03a      	b.n	8006c9c <_printf_i+0xa8>
 8006c26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c2a:	2b15      	cmp	r3, #21
 8006c2c:	d8f6      	bhi.n	8006c1c <_printf_i+0x28>
 8006c2e:	a101      	add	r1, pc, #4	; (adr r1, 8006c34 <_printf_i+0x40>)
 8006c30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c34:	08006c8d 	.word	0x08006c8d
 8006c38:	08006ca1 	.word	0x08006ca1
 8006c3c:	08006c1d 	.word	0x08006c1d
 8006c40:	08006c1d 	.word	0x08006c1d
 8006c44:	08006c1d 	.word	0x08006c1d
 8006c48:	08006c1d 	.word	0x08006c1d
 8006c4c:	08006ca1 	.word	0x08006ca1
 8006c50:	08006c1d 	.word	0x08006c1d
 8006c54:	08006c1d 	.word	0x08006c1d
 8006c58:	08006c1d 	.word	0x08006c1d
 8006c5c:	08006c1d 	.word	0x08006c1d
 8006c60:	08006daf 	.word	0x08006daf
 8006c64:	08006cd1 	.word	0x08006cd1
 8006c68:	08006d91 	.word	0x08006d91
 8006c6c:	08006c1d 	.word	0x08006c1d
 8006c70:	08006c1d 	.word	0x08006c1d
 8006c74:	08006dd1 	.word	0x08006dd1
 8006c78:	08006c1d 	.word	0x08006c1d
 8006c7c:	08006cd1 	.word	0x08006cd1
 8006c80:	08006c1d 	.word	0x08006c1d
 8006c84:	08006c1d 	.word	0x08006c1d
 8006c88:	08006d99 	.word	0x08006d99
 8006c8c:	682b      	ldr	r3, [r5, #0]
 8006c8e:	1d1a      	adds	r2, r3, #4
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	602a      	str	r2, [r5, #0]
 8006c94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	e0a4      	b.n	8006dea <_printf_i+0x1f6>
 8006ca0:	6820      	ldr	r0, [r4, #0]
 8006ca2:	6829      	ldr	r1, [r5, #0]
 8006ca4:	0606      	lsls	r6, r0, #24
 8006ca6:	f101 0304 	add.w	r3, r1, #4
 8006caa:	d50a      	bpl.n	8006cc2 <_printf_i+0xce>
 8006cac:	680e      	ldr	r6, [r1, #0]
 8006cae:	602b      	str	r3, [r5, #0]
 8006cb0:	2e00      	cmp	r6, #0
 8006cb2:	da03      	bge.n	8006cbc <_printf_i+0xc8>
 8006cb4:	232d      	movs	r3, #45	; 0x2d
 8006cb6:	4276      	negs	r6, r6
 8006cb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cbc:	230a      	movs	r3, #10
 8006cbe:	485e      	ldr	r0, [pc, #376]	; (8006e38 <_printf_i+0x244>)
 8006cc0:	e019      	b.n	8006cf6 <_printf_i+0x102>
 8006cc2:	680e      	ldr	r6, [r1, #0]
 8006cc4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006cc8:	602b      	str	r3, [r5, #0]
 8006cca:	bf18      	it	ne
 8006ccc:	b236      	sxthne	r6, r6
 8006cce:	e7ef      	b.n	8006cb0 <_printf_i+0xbc>
 8006cd0:	682b      	ldr	r3, [r5, #0]
 8006cd2:	6820      	ldr	r0, [r4, #0]
 8006cd4:	1d19      	adds	r1, r3, #4
 8006cd6:	6029      	str	r1, [r5, #0]
 8006cd8:	0601      	lsls	r1, r0, #24
 8006cda:	d501      	bpl.n	8006ce0 <_printf_i+0xec>
 8006cdc:	681e      	ldr	r6, [r3, #0]
 8006cde:	e002      	b.n	8006ce6 <_printf_i+0xf2>
 8006ce0:	0646      	lsls	r6, r0, #25
 8006ce2:	d5fb      	bpl.n	8006cdc <_printf_i+0xe8>
 8006ce4:	881e      	ldrh	r6, [r3, #0]
 8006ce6:	2f6f      	cmp	r7, #111	; 0x6f
 8006ce8:	bf0c      	ite	eq
 8006cea:	2308      	moveq	r3, #8
 8006cec:	230a      	movne	r3, #10
 8006cee:	4852      	ldr	r0, [pc, #328]	; (8006e38 <_printf_i+0x244>)
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006cf6:	6865      	ldr	r5, [r4, #4]
 8006cf8:	2d00      	cmp	r5, #0
 8006cfa:	bfa8      	it	ge
 8006cfc:	6821      	ldrge	r1, [r4, #0]
 8006cfe:	60a5      	str	r5, [r4, #8]
 8006d00:	bfa4      	itt	ge
 8006d02:	f021 0104 	bicge.w	r1, r1, #4
 8006d06:	6021      	strge	r1, [r4, #0]
 8006d08:	b90e      	cbnz	r6, 8006d0e <_printf_i+0x11a>
 8006d0a:	2d00      	cmp	r5, #0
 8006d0c:	d04d      	beq.n	8006daa <_printf_i+0x1b6>
 8006d0e:	4615      	mov	r5, r2
 8006d10:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d14:	fb03 6711 	mls	r7, r3, r1, r6
 8006d18:	5dc7      	ldrb	r7, [r0, r7]
 8006d1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d1e:	4637      	mov	r7, r6
 8006d20:	42bb      	cmp	r3, r7
 8006d22:	460e      	mov	r6, r1
 8006d24:	d9f4      	bls.n	8006d10 <_printf_i+0x11c>
 8006d26:	2b08      	cmp	r3, #8
 8006d28:	d10b      	bne.n	8006d42 <_printf_i+0x14e>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	07de      	lsls	r6, r3, #31
 8006d2e:	d508      	bpl.n	8006d42 <_printf_i+0x14e>
 8006d30:	6923      	ldr	r3, [r4, #16]
 8006d32:	6861      	ldr	r1, [r4, #4]
 8006d34:	4299      	cmp	r1, r3
 8006d36:	bfde      	ittt	le
 8006d38:	2330      	movle	r3, #48	; 0x30
 8006d3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d42:	1b52      	subs	r2, r2, r5
 8006d44:	6122      	str	r2, [r4, #16]
 8006d46:	464b      	mov	r3, r9
 8006d48:	4621      	mov	r1, r4
 8006d4a:	4640      	mov	r0, r8
 8006d4c:	f8cd a000 	str.w	sl, [sp]
 8006d50:	aa03      	add	r2, sp, #12
 8006d52:	f7ff fedf 	bl	8006b14 <_printf_common>
 8006d56:	3001      	adds	r0, #1
 8006d58:	d14c      	bne.n	8006df4 <_printf_i+0x200>
 8006d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d5e:	b004      	add	sp, #16
 8006d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d64:	4834      	ldr	r0, [pc, #208]	; (8006e38 <_printf_i+0x244>)
 8006d66:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d6a:	6829      	ldr	r1, [r5, #0]
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d72:	6029      	str	r1, [r5, #0]
 8006d74:	061d      	lsls	r5, r3, #24
 8006d76:	d514      	bpl.n	8006da2 <_printf_i+0x1ae>
 8006d78:	07df      	lsls	r7, r3, #31
 8006d7a:	bf44      	itt	mi
 8006d7c:	f043 0320 	orrmi.w	r3, r3, #32
 8006d80:	6023      	strmi	r3, [r4, #0]
 8006d82:	b91e      	cbnz	r6, 8006d8c <_printf_i+0x198>
 8006d84:	6823      	ldr	r3, [r4, #0]
 8006d86:	f023 0320 	bic.w	r3, r3, #32
 8006d8a:	6023      	str	r3, [r4, #0]
 8006d8c:	2310      	movs	r3, #16
 8006d8e:	e7af      	b.n	8006cf0 <_printf_i+0xfc>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	f043 0320 	orr.w	r3, r3, #32
 8006d96:	6023      	str	r3, [r4, #0]
 8006d98:	2378      	movs	r3, #120	; 0x78
 8006d9a:	4828      	ldr	r0, [pc, #160]	; (8006e3c <_printf_i+0x248>)
 8006d9c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006da0:	e7e3      	b.n	8006d6a <_printf_i+0x176>
 8006da2:	0659      	lsls	r1, r3, #25
 8006da4:	bf48      	it	mi
 8006da6:	b2b6      	uxthmi	r6, r6
 8006da8:	e7e6      	b.n	8006d78 <_printf_i+0x184>
 8006daa:	4615      	mov	r5, r2
 8006dac:	e7bb      	b.n	8006d26 <_printf_i+0x132>
 8006dae:	682b      	ldr	r3, [r5, #0]
 8006db0:	6826      	ldr	r6, [r4, #0]
 8006db2:	1d18      	adds	r0, r3, #4
 8006db4:	6961      	ldr	r1, [r4, #20]
 8006db6:	6028      	str	r0, [r5, #0]
 8006db8:	0635      	lsls	r5, r6, #24
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	d501      	bpl.n	8006dc2 <_printf_i+0x1ce>
 8006dbe:	6019      	str	r1, [r3, #0]
 8006dc0:	e002      	b.n	8006dc8 <_printf_i+0x1d4>
 8006dc2:	0670      	lsls	r0, r6, #25
 8006dc4:	d5fb      	bpl.n	8006dbe <_printf_i+0x1ca>
 8006dc6:	8019      	strh	r1, [r3, #0]
 8006dc8:	2300      	movs	r3, #0
 8006dca:	4615      	mov	r5, r2
 8006dcc:	6123      	str	r3, [r4, #16]
 8006dce:	e7ba      	b.n	8006d46 <_printf_i+0x152>
 8006dd0:	682b      	ldr	r3, [r5, #0]
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	1d1a      	adds	r2, r3, #4
 8006dd6:	602a      	str	r2, [r5, #0]
 8006dd8:	681d      	ldr	r5, [r3, #0]
 8006dda:	6862      	ldr	r2, [r4, #4]
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f000 ff95 	bl	8007d0c <memchr>
 8006de2:	b108      	cbz	r0, 8006de8 <_printf_i+0x1f4>
 8006de4:	1b40      	subs	r0, r0, r5
 8006de6:	6060      	str	r0, [r4, #4]
 8006de8:	6863      	ldr	r3, [r4, #4]
 8006dea:	6123      	str	r3, [r4, #16]
 8006dec:	2300      	movs	r3, #0
 8006dee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006df2:	e7a8      	b.n	8006d46 <_printf_i+0x152>
 8006df4:	462a      	mov	r2, r5
 8006df6:	4649      	mov	r1, r9
 8006df8:	4640      	mov	r0, r8
 8006dfa:	6923      	ldr	r3, [r4, #16]
 8006dfc:	47d0      	blx	sl
 8006dfe:	3001      	adds	r0, #1
 8006e00:	d0ab      	beq.n	8006d5a <_printf_i+0x166>
 8006e02:	6823      	ldr	r3, [r4, #0]
 8006e04:	079b      	lsls	r3, r3, #30
 8006e06:	d413      	bmi.n	8006e30 <_printf_i+0x23c>
 8006e08:	68e0      	ldr	r0, [r4, #12]
 8006e0a:	9b03      	ldr	r3, [sp, #12]
 8006e0c:	4298      	cmp	r0, r3
 8006e0e:	bfb8      	it	lt
 8006e10:	4618      	movlt	r0, r3
 8006e12:	e7a4      	b.n	8006d5e <_printf_i+0x16a>
 8006e14:	2301      	movs	r3, #1
 8006e16:	4632      	mov	r2, r6
 8006e18:	4649      	mov	r1, r9
 8006e1a:	4640      	mov	r0, r8
 8006e1c:	47d0      	blx	sl
 8006e1e:	3001      	adds	r0, #1
 8006e20:	d09b      	beq.n	8006d5a <_printf_i+0x166>
 8006e22:	3501      	adds	r5, #1
 8006e24:	68e3      	ldr	r3, [r4, #12]
 8006e26:	9903      	ldr	r1, [sp, #12]
 8006e28:	1a5b      	subs	r3, r3, r1
 8006e2a:	42ab      	cmp	r3, r5
 8006e2c:	dcf2      	bgt.n	8006e14 <_printf_i+0x220>
 8006e2e:	e7eb      	b.n	8006e08 <_printf_i+0x214>
 8006e30:	2500      	movs	r5, #0
 8006e32:	f104 0619 	add.w	r6, r4, #25
 8006e36:	e7f5      	b.n	8006e24 <_printf_i+0x230>
 8006e38:	080095c2 	.word	0x080095c2
 8006e3c:	080095d3 	.word	0x080095d3

08006e40 <siprintf>:
 8006e40:	b40e      	push	{r1, r2, r3}
 8006e42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e46:	b500      	push	{lr}
 8006e48:	b09c      	sub	sp, #112	; 0x70
 8006e4a:	ab1d      	add	r3, sp, #116	; 0x74
 8006e4c:	9002      	str	r0, [sp, #8]
 8006e4e:	9006      	str	r0, [sp, #24]
 8006e50:	9107      	str	r1, [sp, #28]
 8006e52:	9104      	str	r1, [sp, #16]
 8006e54:	4808      	ldr	r0, [pc, #32]	; (8006e78 <siprintf+0x38>)
 8006e56:	4909      	ldr	r1, [pc, #36]	; (8006e7c <siprintf+0x3c>)
 8006e58:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e5c:	9105      	str	r1, [sp, #20]
 8006e5e:	6800      	ldr	r0, [r0, #0]
 8006e60:	a902      	add	r1, sp, #8
 8006e62:	9301      	str	r3, [sp, #4]
 8006e64:	f001 fc3c 	bl	80086e0 <_svfiprintf_r>
 8006e68:	2200      	movs	r2, #0
 8006e6a:	9b02      	ldr	r3, [sp, #8]
 8006e6c:	701a      	strb	r2, [r3, #0]
 8006e6e:	b01c      	add	sp, #112	; 0x70
 8006e70:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e74:	b003      	add	sp, #12
 8006e76:	4770      	bx	lr
 8006e78:	20000040 	.word	0x20000040
 8006e7c:	ffff0208 	.word	0xffff0208

08006e80 <_strtol_l.constprop.0>:
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e86:	4680      	mov	r8, r0
 8006e88:	d001      	beq.n	8006e8e <_strtol_l.constprop.0+0xe>
 8006e8a:	2b24      	cmp	r3, #36	; 0x24
 8006e8c:	d906      	bls.n	8006e9c <_strtol_l.constprop.0+0x1c>
 8006e8e:	f7ff fb45 	bl	800651c <__errno>
 8006e92:	2316      	movs	r3, #22
 8006e94:	6003      	str	r3, [r0, #0]
 8006e96:	2000      	movs	r0, #0
 8006e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e9c:	460d      	mov	r5, r1
 8006e9e:	4f35      	ldr	r7, [pc, #212]	; (8006f74 <_strtol_l.constprop.0+0xf4>)
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ea6:	5de6      	ldrb	r6, [r4, r7]
 8006ea8:	f016 0608 	ands.w	r6, r6, #8
 8006eac:	d1f8      	bne.n	8006ea0 <_strtol_l.constprop.0+0x20>
 8006eae:	2c2d      	cmp	r4, #45	; 0x2d
 8006eb0:	d12f      	bne.n	8006f12 <_strtol_l.constprop.0+0x92>
 8006eb2:	2601      	movs	r6, #1
 8006eb4:	782c      	ldrb	r4, [r5, #0]
 8006eb6:	1c85      	adds	r5, r0, #2
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d057      	beq.n	8006f6c <_strtol_l.constprop.0+0xec>
 8006ebc:	2b10      	cmp	r3, #16
 8006ebe:	d109      	bne.n	8006ed4 <_strtol_l.constprop.0+0x54>
 8006ec0:	2c30      	cmp	r4, #48	; 0x30
 8006ec2:	d107      	bne.n	8006ed4 <_strtol_l.constprop.0+0x54>
 8006ec4:	7828      	ldrb	r0, [r5, #0]
 8006ec6:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8006eca:	2858      	cmp	r0, #88	; 0x58
 8006ecc:	d149      	bne.n	8006f62 <_strtol_l.constprop.0+0xe2>
 8006ece:	2310      	movs	r3, #16
 8006ed0:	786c      	ldrb	r4, [r5, #1]
 8006ed2:	3502      	adds	r5, #2
 8006ed4:	2700      	movs	r7, #0
 8006ed6:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8006eda:	f10e 3eff 	add.w	lr, lr, #4294967295
 8006ede:	fbbe f9f3 	udiv	r9, lr, r3
 8006ee2:	4638      	mov	r0, r7
 8006ee4:	fb03 ea19 	mls	sl, r3, r9, lr
 8006ee8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8006eec:	f1bc 0f09 	cmp.w	ip, #9
 8006ef0:	d814      	bhi.n	8006f1c <_strtol_l.constprop.0+0x9c>
 8006ef2:	4664      	mov	r4, ip
 8006ef4:	42a3      	cmp	r3, r4
 8006ef6:	dd22      	ble.n	8006f3e <_strtol_l.constprop.0+0xbe>
 8006ef8:	2f00      	cmp	r7, #0
 8006efa:	db1d      	blt.n	8006f38 <_strtol_l.constprop.0+0xb8>
 8006efc:	4581      	cmp	r9, r0
 8006efe:	d31b      	bcc.n	8006f38 <_strtol_l.constprop.0+0xb8>
 8006f00:	d101      	bne.n	8006f06 <_strtol_l.constprop.0+0x86>
 8006f02:	45a2      	cmp	sl, r4
 8006f04:	db18      	blt.n	8006f38 <_strtol_l.constprop.0+0xb8>
 8006f06:	2701      	movs	r7, #1
 8006f08:	fb00 4003 	mla	r0, r0, r3, r4
 8006f0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f10:	e7ea      	b.n	8006ee8 <_strtol_l.constprop.0+0x68>
 8006f12:	2c2b      	cmp	r4, #43	; 0x2b
 8006f14:	bf04      	itt	eq
 8006f16:	782c      	ldrbeq	r4, [r5, #0]
 8006f18:	1c85      	addeq	r5, r0, #2
 8006f1a:	e7cd      	b.n	8006eb8 <_strtol_l.constprop.0+0x38>
 8006f1c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006f20:	f1bc 0f19 	cmp.w	ip, #25
 8006f24:	d801      	bhi.n	8006f2a <_strtol_l.constprop.0+0xaa>
 8006f26:	3c37      	subs	r4, #55	; 0x37
 8006f28:	e7e4      	b.n	8006ef4 <_strtol_l.constprop.0+0x74>
 8006f2a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006f2e:	f1bc 0f19 	cmp.w	ip, #25
 8006f32:	d804      	bhi.n	8006f3e <_strtol_l.constprop.0+0xbe>
 8006f34:	3c57      	subs	r4, #87	; 0x57
 8006f36:	e7dd      	b.n	8006ef4 <_strtol_l.constprop.0+0x74>
 8006f38:	f04f 37ff 	mov.w	r7, #4294967295
 8006f3c:	e7e6      	b.n	8006f0c <_strtol_l.constprop.0+0x8c>
 8006f3e:	2f00      	cmp	r7, #0
 8006f40:	da07      	bge.n	8006f52 <_strtol_l.constprop.0+0xd2>
 8006f42:	2322      	movs	r3, #34	; 0x22
 8006f44:	4670      	mov	r0, lr
 8006f46:	f8c8 3000 	str.w	r3, [r8]
 8006f4a:	2a00      	cmp	r2, #0
 8006f4c:	d0a4      	beq.n	8006e98 <_strtol_l.constprop.0+0x18>
 8006f4e:	1e69      	subs	r1, r5, #1
 8006f50:	e005      	b.n	8006f5e <_strtol_l.constprop.0+0xde>
 8006f52:	b106      	cbz	r6, 8006f56 <_strtol_l.constprop.0+0xd6>
 8006f54:	4240      	negs	r0, r0
 8006f56:	2a00      	cmp	r2, #0
 8006f58:	d09e      	beq.n	8006e98 <_strtol_l.constprop.0+0x18>
 8006f5a:	2f00      	cmp	r7, #0
 8006f5c:	d1f7      	bne.n	8006f4e <_strtol_l.constprop.0+0xce>
 8006f5e:	6011      	str	r1, [r2, #0]
 8006f60:	e79a      	b.n	8006e98 <_strtol_l.constprop.0+0x18>
 8006f62:	2430      	movs	r4, #48	; 0x30
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d1b5      	bne.n	8006ed4 <_strtol_l.constprop.0+0x54>
 8006f68:	2308      	movs	r3, #8
 8006f6a:	e7b3      	b.n	8006ed4 <_strtol_l.constprop.0+0x54>
 8006f6c:	2c30      	cmp	r4, #48	; 0x30
 8006f6e:	d0a9      	beq.n	8006ec4 <_strtol_l.constprop.0+0x44>
 8006f70:	230a      	movs	r3, #10
 8006f72:	e7af      	b.n	8006ed4 <_strtol_l.constprop.0+0x54>
 8006f74:	080095e5 	.word	0x080095e5

08006f78 <strtol>:
 8006f78:	4613      	mov	r3, r2
 8006f7a:	460a      	mov	r2, r1
 8006f7c:	4601      	mov	r1, r0
 8006f7e:	4802      	ldr	r0, [pc, #8]	; (8006f88 <strtol+0x10>)
 8006f80:	6800      	ldr	r0, [r0, #0]
 8006f82:	f7ff bf7d 	b.w	8006e80 <_strtol_l.constprop.0>
 8006f86:	bf00      	nop
 8006f88:	20000040 	.word	0x20000040

08006f8c <_vsniprintf_r>:
 8006f8c:	b530      	push	{r4, r5, lr}
 8006f8e:	4614      	mov	r4, r2
 8006f90:	2c00      	cmp	r4, #0
 8006f92:	4605      	mov	r5, r0
 8006f94:	461a      	mov	r2, r3
 8006f96:	b09b      	sub	sp, #108	; 0x6c
 8006f98:	da05      	bge.n	8006fa6 <_vsniprintf_r+0x1a>
 8006f9a:	238b      	movs	r3, #139	; 0x8b
 8006f9c:	6003      	str	r3, [r0, #0]
 8006f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa2:	b01b      	add	sp, #108	; 0x6c
 8006fa4:	bd30      	pop	{r4, r5, pc}
 8006fa6:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006faa:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006fae:	bf0c      	ite	eq
 8006fb0:	4623      	moveq	r3, r4
 8006fb2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006fb6:	9302      	str	r3, [sp, #8]
 8006fb8:	9305      	str	r3, [sp, #20]
 8006fba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006fbe:	9100      	str	r1, [sp, #0]
 8006fc0:	9104      	str	r1, [sp, #16]
 8006fc2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006fc6:	4669      	mov	r1, sp
 8006fc8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006fca:	f001 fb89 	bl	80086e0 <_svfiprintf_r>
 8006fce:	1c43      	adds	r3, r0, #1
 8006fd0:	bfbc      	itt	lt
 8006fd2:	238b      	movlt	r3, #139	; 0x8b
 8006fd4:	602b      	strlt	r3, [r5, #0]
 8006fd6:	2c00      	cmp	r4, #0
 8006fd8:	d0e3      	beq.n	8006fa2 <_vsniprintf_r+0x16>
 8006fda:	2200      	movs	r2, #0
 8006fdc:	9b00      	ldr	r3, [sp, #0]
 8006fde:	701a      	strb	r2, [r3, #0]
 8006fe0:	e7df      	b.n	8006fa2 <_vsniprintf_r+0x16>
	...

08006fe4 <vsniprintf>:
 8006fe4:	b507      	push	{r0, r1, r2, lr}
 8006fe6:	9300      	str	r3, [sp, #0]
 8006fe8:	4613      	mov	r3, r2
 8006fea:	460a      	mov	r2, r1
 8006fec:	4601      	mov	r1, r0
 8006fee:	4803      	ldr	r0, [pc, #12]	; (8006ffc <vsniprintf+0x18>)
 8006ff0:	6800      	ldr	r0, [r0, #0]
 8006ff2:	f7ff ffcb 	bl	8006f8c <_vsniprintf_r>
 8006ff6:	b003      	add	sp, #12
 8006ff8:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ffc:	20000040 	.word	0x20000040

08007000 <quorem>:
 8007000:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007004:	6903      	ldr	r3, [r0, #16]
 8007006:	690c      	ldr	r4, [r1, #16]
 8007008:	4607      	mov	r7, r0
 800700a:	42a3      	cmp	r3, r4
 800700c:	f2c0 8082 	blt.w	8007114 <quorem+0x114>
 8007010:	3c01      	subs	r4, #1
 8007012:	f100 0514 	add.w	r5, r0, #20
 8007016:	f101 0814 	add.w	r8, r1, #20
 800701a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800701e:	9301      	str	r3, [sp, #4]
 8007020:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007024:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007028:	3301      	adds	r3, #1
 800702a:	429a      	cmp	r2, r3
 800702c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007030:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007034:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007038:	d331      	bcc.n	800709e <quorem+0x9e>
 800703a:	f04f 0e00 	mov.w	lr, #0
 800703e:	4640      	mov	r0, r8
 8007040:	46ac      	mov	ip, r5
 8007042:	46f2      	mov	sl, lr
 8007044:	f850 2b04 	ldr.w	r2, [r0], #4
 8007048:	b293      	uxth	r3, r2
 800704a:	fb06 e303 	mla	r3, r6, r3, lr
 800704e:	0c12      	lsrs	r2, r2, #16
 8007050:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007054:	b29b      	uxth	r3, r3
 8007056:	fb06 e202 	mla	r2, r6, r2, lr
 800705a:	ebaa 0303 	sub.w	r3, sl, r3
 800705e:	f8dc a000 	ldr.w	sl, [ip]
 8007062:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007066:	fa1f fa8a 	uxth.w	sl, sl
 800706a:	4453      	add	r3, sl
 800706c:	f8dc a000 	ldr.w	sl, [ip]
 8007070:	b292      	uxth	r2, r2
 8007072:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007076:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800707a:	b29b      	uxth	r3, r3
 800707c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007080:	4581      	cmp	r9, r0
 8007082:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007086:	f84c 3b04 	str.w	r3, [ip], #4
 800708a:	d2db      	bcs.n	8007044 <quorem+0x44>
 800708c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007090:	b92b      	cbnz	r3, 800709e <quorem+0x9e>
 8007092:	9b01      	ldr	r3, [sp, #4]
 8007094:	3b04      	subs	r3, #4
 8007096:	429d      	cmp	r5, r3
 8007098:	461a      	mov	r2, r3
 800709a:	d32f      	bcc.n	80070fc <quorem+0xfc>
 800709c:	613c      	str	r4, [r7, #16]
 800709e:	4638      	mov	r0, r7
 80070a0:	f001 f8ce 	bl	8008240 <__mcmp>
 80070a4:	2800      	cmp	r0, #0
 80070a6:	db25      	blt.n	80070f4 <quorem+0xf4>
 80070a8:	4628      	mov	r0, r5
 80070aa:	f04f 0c00 	mov.w	ip, #0
 80070ae:	3601      	adds	r6, #1
 80070b0:	f858 1b04 	ldr.w	r1, [r8], #4
 80070b4:	f8d0 e000 	ldr.w	lr, [r0]
 80070b8:	b28b      	uxth	r3, r1
 80070ba:	ebac 0303 	sub.w	r3, ip, r3
 80070be:	fa1f f28e 	uxth.w	r2, lr
 80070c2:	4413      	add	r3, r2
 80070c4:	0c0a      	lsrs	r2, r1, #16
 80070c6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80070ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070d4:	45c1      	cmp	r9, r8
 80070d6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80070da:	f840 3b04 	str.w	r3, [r0], #4
 80070de:	d2e7      	bcs.n	80070b0 <quorem+0xb0>
 80070e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070e8:	b922      	cbnz	r2, 80070f4 <quorem+0xf4>
 80070ea:	3b04      	subs	r3, #4
 80070ec:	429d      	cmp	r5, r3
 80070ee:	461a      	mov	r2, r3
 80070f0:	d30a      	bcc.n	8007108 <quorem+0x108>
 80070f2:	613c      	str	r4, [r7, #16]
 80070f4:	4630      	mov	r0, r6
 80070f6:	b003      	add	sp, #12
 80070f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070fc:	6812      	ldr	r2, [r2, #0]
 80070fe:	3b04      	subs	r3, #4
 8007100:	2a00      	cmp	r2, #0
 8007102:	d1cb      	bne.n	800709c <quorem+0x9c>
 8007104:	3c01      	subs	r4, #1
 8007106:	e7c6      	b.n	8007096 <quorem+0x96>
 8007108:	6812      	ldr	r2, [r2, #0]
 800710a:	3b04      	subs	r3, #4
 800710c:	2a00      	cmp	r2, #0
 800710e:	d1f0      	bne.n	80070f2 <quorem+0xf2>
 8007110:	3c01      	subs	r4, #1
 8007112:	e7eb      	b.n	80070ec <quorem+0xec>
 8007114:	2000      	movs	r0, #0
 8007116:	e7ee      	b.n	80070f6 <quorem+0xf6>

08007118 <_dtoa_r>:
 8007118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800711c:	4616      	mov	r6, r2
 800711e:	461f      	mov	r7, r3
 8007120:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007122:	b099      	sub	sp, #100	; 0x64
 8007124:	4605      	mov	r5, r0
 8007126:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800712a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800712e:	b974      	cbnz	r4, 800714e <_dtoa_r+0x36>
 8007130:	2010      	movs	r0, #16
 8007132:	f000 fde3 	bl	8007cfc <malloc>
 8007136:	4602      	mov	r2, r0
 8007138:	6268      	str	r0, [r5, #36]	; 0x24
 800713a:	b920      	cbnz	r0, 8007146 <_dtoa_r+0x2e>
 800713c:	21ea      	movs	r1, #234	; 0xea
 800713e:	4ba8      	ldr	r3, [pc, #672]	; (80073e0 <_dtoa_r+0x2c8>)
 8007140:	48a8      	ldr	r0, [pc, #672]	; (80073e4 <_dtoa_r+0x2cc>)
 8007142:	f001 fbdd 	bl	8008900 <__assert_func>
 8007146:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800714a:	6004      	str	r4, [r0, #0]
 800714c:	60c4      	str	r4, [r0, #12]
 800714e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007150:	6819      	ldr	r1, [r3, #0]
 8007152:	b151      	cbz	r1, 800716a <_dtoa_r+0x52>
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	2301      	movs	r3, #1
 8007158:	4093      	lsls	r3, r2
 800715a:	604a      	str	r2, [r1, #4]
 800715c:	608b      	str	r3, [r1, #8]
 800715e:	4628      	mov	r0, r5
 8007160:	f000 fe30 	bl	8007dc4 <_Bfree>
 8007164:	2200      	movs	r2, #0
 8007166:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	1e3b      	subs	r3, r7, #0
 800716c:	bfaf      	iteee	ge
 800716e:	2300      	movge	r3, #0
 8007170:	2201      	movlt	r2, #1
 8007172:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007176:	9305      	strlt	r3, [sp, #20]
 8007178:	bfa8      	it	ge
 800717a:	f8c8 3000 	strge.w	r3, [r8]
 800717e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007182:	4b99      	ldr	r3, [pc, #612]	; (80073e8 <_dtoa_r+0x2d0>)
 8007184:	bfb8      	it	lt
 8007186:	f8c8 2000 	strlt.w	r2, [r8]
 800718a:	ea33 0309 	bics.w	r3, r3, r9
 800718e:	d119      	bne.n	80071c4 <_dtoa_r+0xac>
 8007190:	f242 730f 	movw	r3, #9999	; 0x270f
 8007194:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007196:	6013      	str	r3, [r2, #0]
 8007198:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800719c:	4333      	orrs	r3, r6
 800719e:	f000 857f 	beq.w	8007ca0 <_dtoa_r+0xb88>
 80071a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071a4:	b953      	cbnz	r3, 80071bc <_dtoa_r+0xa4>
 80071a6:	4b91      	ldr	r3, [pc, #580]	; (80073ec <_dtoa_r+0x2d4>)
 80071a8:	e022      	b.n	80071f0 <_dtoa_r+0xd8>
 80071aa:	4b91      	ldr	r3, [pc, #580]	; (80073f0 <_dtoa_r+0x2d8>)
 80071ac:	9303      	str	r3, [sp, #12]
 80071ae:	3308      	adds	r3, #8
 80071b0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80071b2:	6013      	str	r3, [r2, #0]
 80071b4:	9803      	ldr	r0, [sp, #12]
 80071b6:	b019      	add	sp, #100	; 0x64
 80071b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071bc:	4b8b      	ldr	r3, [pc, #556]	; (80073ec <_dtoa_r+0x2d4>)
 80071be:	9303      	str	r3, [sp, #12]
 80071c0:	3303      	adds	r3, #3
 80071c2:	e7f5      	b.n	80071b0 <_dtoa_r+0x98>
 80071c4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80071c8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80071cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071d0:	2200      	movs	r2, #0
 80071d2:	2300      	movs	r3, #0
 80071d4:	f7f9 fbe8 	bl	80009a8 <__aeabi_dcmpeq>
 80071d8:	4680      	mov	r8, r0
 80071da:	b158      	cbz	r0, 80071f4 <_dtoa_r+0xdc>
 80071dc:	2301      	movs	r3, #1
 80071de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80071e0:	6013      	str	r3, [r2, #0]
 80071e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f000 8558 	beq.w	8007c9a <_dtoa_r+0xb82>
 80071ea:	4882      	ldr	r0, [pc, #520]	; (80073f4 <_dtoa_r+0x2dc>)
 80071ec:	6018      	str	r0, [r3, #0]
 80071ee:	1e43      	subs	r3, r0, #1
 80071f0:	9303      	str	r3, [sp, #12]
 80071f2:	e7df      	b.n	80071b4 <_dtoa_r+0x9c>
 80071f4:	ab16      	add	r3, sp, #88	; 0x58
 80071f6:	9301      	str	r3, [sp, #4]
 80071f8:	ab17      	add	r3, sp, #92	; 0x5c
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	4628      	mov	r0, r5
 80071fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007202:	f001 f8c5 	bl	8008390 <__d2b>
 8007206:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800720a:	4683      	mov	fp, r0
 800720c:	2c00      	cmp	r4, #0
 800720e:	d07f      	beq.n	8007310 <_dtoa_r+0x1f8>
 8007210:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007214:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007216:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800721a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800721e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007222:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007226:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800722a:	2200      	movs	r2, #0
 800722c:	4b72      	ldr	r3, [pc, #456]	; (80073f8 <_dtoa_r+0x2e0>)
 800722e:	f7f8 ff9b 	bl	8000168 <__aeabi_dsub>
 8007232:	a365      	add	r3, pc, #404	; (adr r3, 80073c8 <_dtoa_r+0x2b0>)
 8007234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007238:	f7f9 f94e 	bl	80004d8 <__aeabi_dmul>
 800723c:	a364      	add	r3, pc, #400	; (adr r3, 80073d0 <_dtoa_r+0x2b8>)
 800723e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007242:	f7f8 ff93 	bl	800016c <__adddf3>
 8007246:	4606      	mov	r6, r0
 8007248:	4620      	mov	r0, r4
 800724a:	460f      	mov	r7, r1
 800724c:	f7f9 f8da 	bl	8000404 <__aeabi_i2d>
 8007250:	a361      	add	r3, pc, #388	; (adr r3, 80073d8 <_dtoa_r+0x2c0>)
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f7f9 f93f 	bl	80004d8 <__aeabi_dmul>
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	4630      	mov	r0, r6
 8007260:	4639      	mov	r1, r7
 8007262:	f7f8 ff83 	bl	800016c <__adddf3>
 8007266:	4606      	mov	r6, r0
 8007268:	460f      	mov	r7, r1
 800726a:	f7f9 fbe5 	bl	8000a38 <__aeabi_d2iz>
 800726e:	2200      	movs	r2, #0
 8007270:	4682      	mov	sl, r0
 8007272:	2300      	movs	r3, #0
 8007274:	4630      	mov	r0, r6
 8007276:	4639      	mov	r1, r7
 8007278:	f7f9 fba0 	bl	80009bc <__aeabi_dcmplt>
 800727c:	b148      	cbz	r0, 8007292 <_dtoa_r+0x17a>
 800727e:	4650      	mov	r0, sl
 8007280:	f7f9 f8c0 	bl	8000404 <__aeabi_i2d>
 8007284:	4632      	mov	r2, r6
 8007286:	463b      	mov	r3, r7
 8007288:	f7f9 fb8e 	bl	80009a8 <__aeabi_dcmpeq>
 800728c:	b908      	cbnz	r0, 8007292 <_dtoa_r+0x17a>
 800728e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007292:	f1ba 0f16 	cmp.w	sl, #22
 8007296:	d858      	bhi.n	800734a <_dtoa_r+0x232>
 8007298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800729c:	4b57      	ldr	r3, [pc, #348]	; (80073fc <_dtoa_r+0x2e4>)
 800729e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f9 fb89 	bl	80009bc <__aeabi_dcmplt>
 80072aa:	2800      	cmp	r0, #0
 80072ac:	d04f      	beq.n	800734e <_dtoa_r+0x236>
 80072ae:	2300      	movs	r3, #0
 80072b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80072b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80072b8:	1b1c      	subs	r4, r3, r4
 80072ba:	1e63      	subs	r3, r4, #1
 80072bc:	9309      	str	r3, [sp, #36]	; 0x24
 80072be:	bf49      	itett	mi
 80072c0:	f1c4 0301 	rsbmi	r3, r4, #1
 80072c4:	2300      	movpl	r3, #0
 80072c6:	9306      	strmi	r3, [sp, #24]
 80072c8:	2300      	movmi	r3, #0
 80072ca:	bf54      	ite	pl
 80072cc:	9306      	strpl	r3, [sp, #24]
 80072ce:	9309      	strmi	r3, [sp, #36]	; 0x24
 80072d0:	f1ba 0f00 	cmp.w	sl, #0
 80072d4:	db3d      	blt.n	8007352 <_dtoa_r+0x23a>
 80072d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80072dc:	4453      	add	r3, sl
 80072de:	9309      	str	r3, [sp, #36]	; 0x24
 80072e0:	2300      	movs	r3, #0
 80072e2:	930a      	str	r3, [sp, #40]	; 0x28
 80072e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072e6:	2b09      	cmp	r3, #9
 80072e8:	f200 808c 	bhi.w	8007404 <_dtoa_r+0x2ec>
 80072ec:	2b05      	cmp	r3, #5
 80072ee:	bfc4      	itt	gt
 80072f0:	3b04      	subgt	r3, #4
 80072f2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80072f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072f6:	bfc8      	it	gt
 80072f8:	2400      	movgt	r4, #0
 80072fa:	f1a3 0302 	sub.w	r3, r3, #2
 80072fe:	bfd8      	it	le
 8007300:	2401      	movle	r4, #1
 8007302:	2b03      	cmp	r3, #3
 8007304:	f200 808a 	bhi.w	800741c <_dtoa_r+0x304>
 8007308:	e8df f003 	tbb	[pc, r3]
 800730c:	5b4d4f2d 	.word	0x5b4d4f2d
 8007310:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007314:	441c      	add	r4, r3
 8007316:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800731a:	2b20      	cmp	r3, #32
 800731c:	bfc3      	ittte	gt
 800731e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007322:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007326:	fa09 f303 	lslgt.w	r3, r9, r3
 800732a:	f1c3 0320 	rsble	r3, r3, #32
 800732e:	bfc6      	itte	gt
 8007330:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007334:	4318      	orrgt	r0, r3
 8007336:	fa06 f003 	lslle.w	r0, r6, r3
 800733a:	f7f9 f853 	bl	80003e4 <__aeabi_ui2d>
 800733e:	2301      	movs	r3, #1
 8007340:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007344:	3c01      	subs	r4, #1
 8007346:	9313      	str	r3, [sp, #76]	; 0x4c
 8007348:	e76f      	b.n	800722a <_dtoa_r+0x112>
 800734a:	2301      	movs	r3, #1
 800734c:	e7b2      	b.n	80072b4 <_dtoa_r+0x19c>
 800734e:	900f      	str	r0, [sp, #60]	; 0x3c
 8007350:	e7b1      	b.n	80072b6 <_dtoa_r+0x19e>
 8007352:	9b06      	ldr	r3, [sp, #24]
 8007354:	eba3 030a 	sub.w	r3, r3, sl
 8007358:	9306      	str	r3, [sp, #24]
 800735a:	f1ca 0300 	rsb	r3, sl, #0
 800735e:	930a      	str	r3, [sp, #40]	; 0x28
 8007360:	2300      	movs	r3, #0
 8007362:	930e      	str	r3, [sp, #56]	; 0x38
 8007364:	e7be      	b.n	80072e4 <_dtoa_r+0x1cc>
 8007366:	2300      	movs	r3, #0
 8007368:	930b      	str	r3, [sp, #44]	; 0x2c
 800736a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800736c:	2b00      	cmp	r3, #0
 800736e:	dc58      	bgt.n	8007422 <_dtoa_r+0x30a>
 8007370:	f04f 0901 	mov.w	r9, #1
 8007374:	464b      	mov	r3, r9
 8007376:	f8cd 9020 	str.w	r9, [sp, #32]
 800737a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800737e:	2200      	movs	r2, #0
 8007380:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007382:	6042      	str	r2, [r0, #4]
 8007384:	2204      	movs	r2, #4
 8007386:	f102 0614 	add.w	r6, r2, #20
 800738a:	429e      	cmp	r6, r3
 800738c:	6841      	ldr	r1, [r0, #4]
 800738e:	d94e      	bls.n	800742e <_dtoa_r+0x316>
 8007390:	4628      	mov	r0, r5
 8007392:	f000 fcd7 	bl	8007d44 <_Balloc>
 8007396:	9003      	str	r0, [sp, #12]
 8007398:	2800      	cmp	r0, #0
 800739a:	d14c      	bne.n	8007436 <_dtoa_r+0x31e>
 800739c:	4602      	mov	r2, r0
 800739e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80073a2:	4b17      	ldr	r3, [pc, #92]	; (8007400 <_dtoa_r+0x2e8>)
 80073a4:	e6cc      	b.n	8007140 <_dtoa_r+0x28>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e7de      	b.n	8007368 <_dtoa_r+0x250>
 80073aa:	2300      	movs	r3, #0
 80073ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80073ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80073b0:	eb0a 0903 	add.w	r9, sl, r3
 80073b4:	f109 0301 	add.w	r3, r9, #1
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	9308      	str	r3, [sp, #32]
 80073bc:	bfb8      	it	lt
 80073be:	2301      	movlt	r3, #1
 80073c0:	e7dd      	b.n	800737e <_dtoa_r+0x266>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e7f2      	b.n	80073ac <_dtoa_r+0x294>
 80073c6:	bf00      	nop
 80073c8:	636f4361 	.word	0x636f4361
 80073cc:	3fd287a7 	.word	0x3fd287a7
 80073d0:	8b60c8b3 	.word	0x8b60c8b3
 80073d4:	3fc68a28 	.word	0x3fc68a28
 80073d8:	509f79fb 	.word	0x509f79fb
 80073dc:	3fd34413 	.word	0x3fd34413
 80073e0:	080096f2 	.word	0x080096f2
 80073e4:	08009709 	.word	0x08009709
 80073e8:	7ff00000 	.word	0x7ff00000
 80073ec:	080096ee 	.word	0x080096ee
 80073f0:	080096e5 	.word	0x080096e5
 80073f4:	080095c1 	.word	0x080095c1
 80073f8:	3ff80000 	.word	0x3ff80000
 80073fc:	08009800 	.word	0x08009800
 8007400:	08009764 	.word	0x08009764
 8007404:	2401      	movs	r4, #1
 8007406:	2300      	movs	r3, #0
 8007408:	940b      	str	r4, [sp, #44]	; 0x2c
 800740a:	9322      	str	r3, [sp, #136]	; 0x88
 800740c:	f04f 39ff 	mov.w	r9, #4294967295
 8007410:	2200      	movs	r2, #0
 8007412:	2312      	movs	r3, #18
 8007414:	f8cd 9020 	str.w	r9, [sp, #32]
 8007418:	9223      	str	r2, [sp, #140]	; 0x8c
 800741a:	e7b0      	b.n	800737e <_dtoa_r+0x266>
 800741c:	2301      	movs	r3, #1
 800741e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007420:	e7f4      	b.n	800740c <_dtoa_r+0x2f4>
 8007422:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007426:	464b      	mov	r3, r9
 8007428:	f8cd 9020 	str.w	r9, [sp, #32]
 800742c:	e7a7      	b.n	800737e <_dtoa_r+0x266>
 800742e:	3101      	adds	r1, #1
 8007430:	6041      	str	r1, [r0, #4]
 8007432:	0052      	lsls	r2, r2, #1
 8007434:	e7a7      	b.n	8007386 <_dtoa_r+0x26e>
 8007436:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007438:	9a03      	ldr	r2, [sp, #12]
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	9b08      	ldr	r3, [sp, #32]
 800743e:	2b0e      	cmp	r3, #14
 8007440:	f200 80a8 	bhi.w	8007594 <_dtoa_r+0x47c>
 8007444:	2c00      	cmp	r4, #0
 8007446:	f000 80a5 	beq.w	8007594 <_dtoa_r+0x47c>
 800744a:	f1ba 0f00 	cmp.w	sl, #0
 800744e:	dd34      	ble.n	80074ba <_dtoa_r+0x3a2>
 8007450:	4a9a      	ldr	r2, [pc, #616]	; (80076bc <_dtoa_r+0x5a4>)
 8007452:	f00a 030f 	and.w	r3, sl, #15
 8007456:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800745a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800745e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007462:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007466:	ea4f 142a 	mov.w	r4, sl, asr #4
 800746a:	d016      	beq.n	800749a <_dtoa_r+0x382>
 800746c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007470:	4b93      	ldr	r3, [pc, #588]	; (80076c0 <_dtoa_r+0x5a8>)
 8007472:	2703      	movs	r7, #3
 8007474:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007478:	f7f9 f958 	bl	800072c <__aeabi_ddiv>
 800747c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007480:	f004 040f 	and.w	r4, r4, #15
 8007484:	4e8e      	ldr	r6, [pc, #568]	; (80076c0 <_dtoa_r+0x5a8>)
 8007486:	b954      	cbnz	r4, 800749e <_dtoa_r+0x386>
 8007488:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800748c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007490:	f7f9 f94c 	bl	800072c <__aeabi_ddiv>
 8007494:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007498:	e029      	b.n	80074ee <_dtoa_r+0x3d6>
 800749a:	2702      	movs	r7, #2
 800749c:	e7f2      	b.n	8007484 <_dtoa_r+0x36c>
 800749e:	07e1      	lsls	r1, r4, #31
 80074a0:	d508      	bpl.n	80074b4 <_dtoa_r+0x39c>
 80074a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074a6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80074aa:	f7f9 f815 	bl	80004d8 <__aeabi_dmul>
 80074ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80074b2:	3701      	adds	r7, #1
 80074b4:	1064      	asrs	r4, r4, #1
 80074b6:	3608      	adds	r6, #8
 80074b8:	e7e5      	b.n	8007486 <_dtoa_r+0x36e>
 80074ba:	f000 80a5 	beq.w	8007608 <_dtoa_r+0x4f0>
 80074be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80074c2:	f1ca 0400 	rsb	r4, sl, #0
 80074c6:	4b7d      	ldr	r3, [pc, #500]	; (80076bc <_dtoa_r+0x5a4>)
 80074c8:	f004 020f 	and.w	r2, r4, #15
 80074cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	f7f9 f800 	bl	80004d8 <__aeabi_dmul>
 80074d8:	2702      	movs	r7, #2
 80074da:	2300      	movs	r3, #0
 80074dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074e0:	4e77      	ldr	r6, [pc, #476]	; (80076c0 <_dtoa_r+0x5a8>)
 80074e2:	1124      	asrs	r4, r4, #4
 80074e4:	2c00      	cmp	r4, #0
 80074e6:	f040 8084 	bne.w	80075f2 <_dtoa_r+0x4da>
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1d2      	bne.n	8007494 <_dtoa_r+0x37c>
 80074ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f000 808b 	beq.w	800760c <_dtoa_r+0x4f4>
 80074f6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80074fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80074fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007502:	2200      	movs	r2, #0
 8007504:	4b6f      	ldr	r3, [pc, #444]	; (80076c4 <_dtoa_r+0x5ac>)
 8007506:	f7f9 fa59 	bl	80009bc <__aeabi_dcmplt>
 800750a:	2800      	cmp	r0, #0
 800750c:	d07e      	beq.n	800760c <_dtoa_r+0x4f4>
 800750e:	9b08      	ldr	r3, [sp, #32]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d07b      	beq.n	800760c <_dtoa_r+0x4f4>
 8007514:	f1b9 0f00 	cmp.w	r9, #0
 8007518:	dd38      	ble.n	800758c <_dtoa_r+0x474>
 800751a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800751e:	2200      	movs	r2, #0
 8007520:	4b69      	ldr	r3, [pc, #420]	; (80076c8 <_dtoa_r+0x5b0>)
 8007522:	f7f8 ffd9 	bl	80004d8 <__aeabi_dmul>
 8007526:	464c      	mov	r4, r9
 8007528:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800752c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007530:	3701      	adds	r7, #1
 8007532:	4638      	mov	r0, r7
 8007534:	f7f8 ff66 	bl	8000404 <__aeabi_i2d>
 8007538:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800753c:	f7f8 ffcc 	bl	80004d8 <__aeabi_dmul>
 8007540:	2200      	movs	r2, #0
 8007542:	4b62      	ldr	r3, [pc, #392]	; (80076cc <_dtoa_r+0x5b4>)
 8007544:	f7f8 fe12 	bl	800016c <__adddf3>
 8007548:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800754c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007550:	9611      	str	r6, [sp, #68]	; 0x44
 8007552:	2c00      	cmp	r4, #0
 8007554:	d15d      	bne.n	8007612 <_dtoa_r+0x4fa>
 8007556:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800755a:	2200      	movs	r2, #0
 800755c:	4b5c      	ldr	r3, [pc, #368]	; (80076d0 <_dtoa_r+0x5b8>)
 800755e:	f7f8 fe03 	bl	8000168 <__aeabi_dsub>
 8007562:	4602      	mov	r2, r0
 8007564:	460b      	mov	r3, r1
 8007566:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800756a:	4633      	mov	r3, r6
 800756c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800756e:	f7f9 fa43 	bl	80009f8 <__aeabi_dcmpgt>
 8007572:	2800      	cmp	r0, #0
 8007574:	f040 829c 	bne.w	8007ab0 <_dtoa_r+0x998>
 8007578:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800757c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800757e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007582:	f7f9 fa1b 	bl	80009bc <__aeabi_dcmplt>
 8007586:	2800      	cmp	r0, #0
 8007588:	f040 8290 	bne.w	8007aac <_dtoa_r+0x994>
 800758c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007590:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007594:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007596:	2b00      	cmp	r3, #0
 8007598:	f2c0 8152 	blt.w	8007840 <_dtoa_r+0x728>
 800759c:	f1ba 0f0e 	cmp.w	sl, #14
 80075a0:	f300 814e 	bgt.w	8007840 <_dtoa_r+0x728>
 80075a4:	4b45      	ldr	r3, [pc, #276]	; (80076bc <_dtoa_r+0x5a4>)
 80075a6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80075aa:	e9d3 3400 	ldrd	r3, r4, [r3]
 80075ae:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80075b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	f280 80db 	bge.w	8007770 <_dtoa_r+0x658>
 80075ba:	9b08      	ldr	r3, [sp, #32]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f300 80d7 	bgt.w	8007770 <_dtoa_r+0x658>
 80075c2:	f040 8272 	bne.w	8007aaa <_dtoa_r+0x992>
 80075c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075ca:	2200      	movs	r2, #0
 80075cc:	4b40      	ldr	r3, [pc, #256]	; (80076d0 <_dtoa_r+0x5b8>)
 80075ce:	f7f8 ff83 	bl	80004d8 <__aeabi_dmul>
 80075d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075d6:	f7f9 fa05 	bl	80009e4 <__aeabi_dcmpge>
 80075da:	9c08      	ldr	r4, [sp, #32]
 80075dc:	4626      	mov	r6, r4
 80075de:	2800      	cmp	r0, #0
 80075e0:	f040 8248 	bne.w	8007a74 <_dtoa_r+0x95c>
 80075e4:	2331      	movs	r3, #49	; 0x31
 80075e6:	9f03      	ldr	r7, [sp, #12]
 80075e8:	f10a 0a01 	add.w	sl, sl, #1
 80075ec:	f807 3b01 	strb.w	r3, [r7], #1
 80075f0:	e244      	b.n	8007a7c <_dtoa_r+0x964>
 80075f2:	07e2      	lsls	r2, r4, #31
 80075f4:	d505      	bpl.n	8007602 <_dtoa_r+0x4ea>
 80075f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075fa:	f7f8 ff6d 	bl	80004d8 <__aeabi_dmul>
 80075fe:	2301      	movs	r3, #1
 8007600:	3701      	adds	r7, #1
 8007602:	1064      	asrs	r4, r4, #1
 8007604:	3608      	adds	r6, #8
 8007606:	e76d      	b.n	80074e4 <_dtoa_r+0x3cc>
 8007608:	2702      	movs	r7, #2
 800760a:	e770      	b.n	80074ee <_dtoa_r+0x3d6>
 800760c:	46d0      	mov	r8, sl
 800760e:	9c08      	ldr	r4, [sp, #32]
 8007610:	e78f      	b.n	8007532 <_dtoa_r+0x41a>
 8007612:	9903      	ldr	r1, [sp, #12]
 8007614:	4b29      	ldr	r3, [pc, #164]	; (80076bc <_dtoa_r+0x5a4>)
 8007616:	4421      	add	r1, r4
 8007618:	9112      	str	r1, [sp, #72]	; 0x48
 800761a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800761c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007620:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007624:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007628:	2900      	cmp	r1, #0
 800762a:	d055      	beq.n	80076d8 <_dtoa_r+0x5c0>
 800762c:	2000      	movs	r0, #0
 800762e:	4929      	ldr	r1, [pc, #164]	; (80076d4 <_dtoa_r+0x5bc>)
 8007630:	f7f9 f87c 	bl	800072c <__aeabi_ddiv>
 8007634:	463b      	mov	r3, r7
 8007636:	4632      	mov	r2, r6
 8007638:	f7f8 fd96 	bl	8000168 <__aeabi_dsub>
 800763c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007640:	9f03      	ldr	r7, [sp, #12]
 8007642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007646:	f7f9 f9f7 	bl	8000a38 <__aeabi_d2iz>
 800764a:	4604      	mov	r4, r0
 800764c:	f7f8 feda 	bl	8000404 <__aeabi_i2d>
 8007650:	4602      	mov	r2, r0
 8007652:	460b      	mov	r3, r1
 8007654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007658:	f7f8 fd86 	bl	8000168 <__aeabi_dsub>
 800765c:	4602      	mov	r2, r0
 800765e:	460b      	mov	r3, r1
 8007660:	3430      	adds	r4, #48	; 0x30
 8007662:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007666:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800766a:	f807 4b01 	strb.w	r4, [r7], #1
 800766e:	f7f9 f9a5 	bl	80009bc <__aeabi_dcmplt>
 8007672:	2800      	cmp	r0, #0
 8007674:	d174      	bne.n	8007760 <_dtoa_r+0x648>
 8007676:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800767a:	2000      	movs	r0, #0
 800767c:	4911      	ldr	r1, [pc, #68]	; (80076c4 <_dtoa_r+0x5ac>)
 800767e:	f7f8 fd73 	bl	8000168 <__aeabi_dsub>
 8007682:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007686:	f7f9 f999 	bl	80009bc <__aeabi_dcmplt>
 800768a:	2800      	cmp	r0, #0
 800768c:	f040 80b7 	bne.w	80077fe <_dtoa_r+0x6e6>
 8007690:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007692:	429f      	cmp	r7, r3
 8007694:	f43f af7a 	beq.w	800758c <_dtoa_r+0x474>
 8007698:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800769c:	2200      	movs	r2, #0
 800769e:	4b0a      	ldr	r3, [pc, #40]	; (80076c8 <_dtoa_r+0x5b0>)
 80076a0:	f7f8 ff1a 	bl	80004d8 <__aeabi_dmul>
 80076a4:	2200      	movs	r2, #0
 80076a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076ae:	4b06      	ldr	r3, [pc, #24]	; (80076c8 <_dtoa_r+0x5b0>)
 80076b0:	f7f8 ff12 	bl	80004d8 <__aeabi_dmul>
 80076b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076b8:	e7c3      	b.n	8007642 <_dtoa_r+0x52a>
 80076ba:	bf00      	nop
 80076bc:	08009800 	.word	0x08009800
 80076c0:	080097d8 	.word	0x080097d8
 80076c4:	3ff00000 	.word	0x3ff00000
 80076c8:	40240000 	.word	0x40240000
 80076cc:	401c0000 	.word	0x401c0000
 80076d0:	40140000 	.word	0x40140000
 80076d4:	3fe00000 	.word	0x3fe00000
 80076d8:	4630      	mov	r0, r6
 80076da:	4639      	mov	r1, r7
 80076dc:	f7f8 fefc 	bl	80004d8 <__aeabi_dmul>
 80076e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076e6:	9c03      	ldr	r4, [sp, #12]
 80076e8:	9314      	str	r3, [sp, #80]	; 0x50
 80076ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076ee:	f7f9 f9a3 	bl	8000a38 <__aeabi_d2iz>
 80076f2:	9015      	str	r0, [sp, #84]	; 0x54
 80076f4:	f7f8 fe86 	bl	8000404 <__aeabi_i2d>
 80076f8:	4602      	mov	r2, r0
 80076fa:	460b      	mov	r3, r1
 80076fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007700:	f7f8 fd32 	bl	8000168 <__aeabi_dsub>
 8007704:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007706:	4606      	mov	r6, r0
 8007708:	3330      	adds	r3, #48	; 0x30
 800770a:	f804 3b01 	strb.w	r3, [r4], #1
 800770e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007710:	460f      	mov	r7, r1
 8007712:	429c      	cmp	r4, r3
 8007714:	f04f 0200 	mov.w	r2, #0
 8007718:	d124      	bne.n	8007764 <_dtoa_r+0x64c>
 800771a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800771e:	4bb0      	ldr	r3, [pc, #704]	; (80079e0 <_dtoa_r+0x8c8>)
 8007720:	f7f8 fd24 	bl	800016c <__adddf3>
 8007724:	4602      	mov	r2, r0
 8007726:	460b      	mov	r3, r1
 8007728:	4630      	mov	r0, r6
 800772a:	4639      	mov	r1, r7
 800772c:	f7f9 f964 	bl	80009f8 <__aeabi_dcmpgt>
 8007730:	2800      	cmp	r0, #0
 8007732:	d163      	bne.n	80077fc <_dtoa_r+0x6e4>
 8007734:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007738:	2000      	movs	r0, #0
 800773a:	49a9      	ldr	r1, [pc, #676]	; (80079e0 <_dtoa_r+0x8c8>)
 800773c:	f7f8 fd14 	bl	8000168 <__aeabi_dsub>
 8007740:	4602      	mov	r2, r0
 8007742:	460b      	mov	r3, r1
 8007744:	4630      	mov	r0, r6
 8007746:	4639      	mov	r1, r7
 8007748:	f7f9 f938 	bl	80009bc <__aeabi_dcmplt>
 800774c:	2800      	cmp	r0, #0
 800774e:	f43f af1d 	beq.w	800758c <_dtoa_r+0x474>
 8007752:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007754:	1e7b      	subs	r3, r7, #1
 8007756:	9314      	str	r3, [sp, #80]	; 0x50
 8007758:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800775c:	2b30      	cmp	r3, #48	; 0x30
 800775e:	d0f8      	beq.n	8007752 <_dtoa_r+0x63a>
 8007760:	46c2      	mov	sl, r8
 8007762:	e03b      	b.n	80077dc <_dtoa_r+0x6c4>
 8007764:	4b9f      	ldr	r3, [pc, #636]	; (80079e4 <_dtoa_r+0x8cc>)
 8007766:	f7f8 feb7 	bl	80004d8 <__aeabi_dmul>
 800776a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800776e:	e7bc      	b.n	80076ea <_dtoa_r+0x5d2>
 8007770:	9f03      	ldr	r7, [sp, #12]
 8007772:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007776:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800777a:	4640      	mov	r0, r8
 800777c:	4649      	mov	r1, r9
 800777e:	f7f8 ffd5 	bl	800072c <__aeabi_ddiv>
 8007782:	f7f9 f959 	bl	8000a38 <__aeabi_d2iz>
 8007786:	4604      	mov	r4, r0
 8007788:	f7f8 fe3c 	bl	8000404 <__aeabi_i2d>
 800778c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007790:	f7f8 fea2 	bl	80004d8 <__aeabi_dmul>
 8007794:	4602      	mov	r2, r0
 8007796:	460b      	mov	r3, r1
 8007798:	4640      	mov	r0, r8
 800779a:	4649      	mov	r1, r9
 800779c:	f7f8 fce4 	bl	8000168 <__aeabi_dsub>
 80077a0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80077a4:	f807 6b01 	strb.w	r6, [r7], #1
 80077a8:	9e03      	ldr	r6, [sp, #12]
 80077aa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80077ae:	1bbe      	subs	r6, r7, r6
 80077b0:	45b4      	cmp	ip, r6
 80077b2:	4602      	mov	r2, r0
 80077b4:	460b      	mov	r3, r1
 80077b6:	d136      	bne.n	8007826 <_dtoa_r+0x70e>
 80077b8:	f7f8 fcd8 	bl	800016c <__adddf3>
 80077bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077c0:	4680      	mov	r8, r0
 80077c2:	4689      	mov	r9, r1
 80077c4:	f7f9 f918 	bl	80009f8 <__aeabi_dcmpgt>
 80077c8:	bb58      	cbnz	r0, 8007822 <_dtoa_r+0x70a>
 80077ca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077ce:	4640      	mov	r0, r8
 80077d0:	4649      	mov	r1, r9
 80077d2:	f7f9 f8e9 	bl	80009a8 <__aeabi_dcmpeq>
 80077d6:	b108      	cbz	r0, 80077dc <_dtoa_r+0x6c4>
 80077d8:	07e1      	lsls	r1, r4, #31
 80077da:	d422      	bmi.n	8007822 <_dtoa_r+0x70a>
 80077dc:	4628      	mov	r0, r5
 80077de:	4659      	mov	r1, fp
 80077e0:	f000 faf0 	bl	8007dc4 <_Bfree>
 80077e4:	2300      	movs	r3, #0
 80077e6:	703b      	strb	r3, [r7, #0]
 80077e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80077ea:	f10a 0001 	add.w	r0, sl, #1
 80077ee:	6018      	str	r0, [r3, #0]
 80077f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f43f acde 	beq.w	80071b4 <_dtoa_r+0x9c>
 80077f8:	601f      	str	r7, [r3, #0]
 80077fa:	e4db      	b.n	80071b4 <_dtoa_r+0x9c>
 80077fc:	4627      	mov	r7, r4
 80077fe:	463b      	mov	r3, r7
 8007800:	461f      	mov	r7, r3
 8007802:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007806:	2a39      	cmp	r2, #57	; 0x39
 8007808:	d107      	bne.n	800781a <_dtoa_r+0x702>
 800780a:	9a03      	ldr	r2, [sp, #12]
 800780c:	429a      	cmp	r2, r3
 800780e:	d1f7      	bne.n	8007800 <_dtoa_r+0x6e8>
 8007810:	2230      	movs	r2, #48	; 0x30
 8007812:	9903      	ldr	r1, [sp, #12]
 8007814:	f108 0801 	add.w	r8, r8, #1
 8007818:	700a      	strb	r2, [r1, #0]
 800781a:	781a      	ldrb	r2, [r3, #0]
 800781c:	3201      	adds	r2, #1
 800781e:	701a      	strb	r2, [r3, #0]
 8007820:	e79e      	b.n	8007760 <_dtoa_r+0x648>
 8007822:	46d0      	mov	r8, sl
 8007824:	e7eb      	b.n	80077fe <_dtoa_r+0x6e6>
 8007826:	2200      	movs	r2, #0
 8007828:	4b6e      	ldr	r3, [pc, #440]	; (80079e4 <_dtoa_r+0x8cc>)
 800782a:	f7f8 fe55 	bl	80004d8 <__aeabi_dmul>
 800782e:	2200      	movs	r2, #0
 8007830:	2300      	movs	r3, #0
 8007832:	4680      	mov	r8, r0
 8007834:	4689      	mov	r9, r1
 8007836:	f7f9 f8b7 	bl	80009a8 <__aeabi_dcmpeq>
 800783a:	2800      	cmp	r0, #0
 800783c:	d09b      	beq.n	8007776 <_dtoa_r+0x65e>
 800783e:	e7cd      	b.n	80077dc <_dtoa_r+0x6c4>
 8007840:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007842:	2a00      	cmp	r2, #0
 8007844:	f000 80d0 	beq.w	80079e8 <_dtoa_r+0x8d0>
 8007848:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800784a:	2a01      	cmp	r2, #1
 800784c:	f300 80ae 	bgt.w	80079ac <_dtoa_r+0x894>
 8007850:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007852:	2a00      	cmp	r2, #0
 8007854:	f000 80a6 	beq.w	80079a4 <_dtoa_r+0x88c>
 8007858:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800785c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800785e:	9f06      	ldr	r7, [sp, #24]
 8007860:	9a06      	ldr	r2, [sp, #24]
 8007862:	2101      	movs	r1, #1
 8007864:	441a      	add	r2, r3
 8007866:	9206      	str	r2, [sp, #24]
 8007868:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800786a:	4628      	mov	r0, r5
 800786c:	441a      	add	r2, r3
 800786e:	9209      	str	r2, [sp, #36]	; 0x24
 8007870:	f000 fb5e 	bl	8007f30 <__i2b>
 8007874:	4606      	mov	r6, r0
 8007876:	2f00      	cmp	r7, #0
 8007878:	dd0c      	ble.n	8007894 <_dtoa_r+0x77c>
 800787a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800787c:	2b00      	cmp	r3, #0
 800787e:	dd09      	ble.n	8007894 <_dtoa_r+0x77c>
 8007880:	42bb      	cmp	r3, r7
 8007882:	bfa8      	it	ge
 8007884:	463b      	movge	r3, r7
 8007886:	9a06      	ldr	r2, [sp, #24]
 8007888:	1aff      	subs	r7, r7, r3
 800788a:	1ad2      	subs	r2, r2, r3
 800788c:	9206      	str	r2, [sp, #24]
 800788e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	9309      	str	r3, [sp, #36]	; 0x24
 8007894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007896:	b1f3      	cbz	r3, 80078d6 <_dtoa_r+0x7be>
 8007898:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800789a:	2b00      	cmp	r3, #0
 800789c:	f000 80a8 	beq.w	80079f0 <_dtoa_r+0x8d8>
 80078a0:	2c00      	cmp	r4, #0
 80078a2:	dd10      	ble.n	80078c6 <_dtoa_r+0x7ae>
 80078a4:	4631      	mov	r1, r6
 80078a6:	4622      	mov	r2, r4
 80078a8:	4628      	mov	r0, r5
 80078aa:	f000 fbff 	bl	80080ac <__pow5mult>
 80078ae:	465a      	mov	r2, fp
 80078b0:	4601      	mov	r1, r0
 80078b2:	4606      	mov	r6, r0
 80078b4:	4628      	mov	r0, r5
 80078b6:	f000 fb51 	bl	8007f5c <__multiply>
 80078ba:	4680      	mov	r8, r0
 80078bc:	4659      	mov	r1, fp
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 fa80 	bl	8007dc4 <_Bfree>
 80078c4:	46c3      	mov	fp, r8
 80078c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078c8:	1b1a      	subs	r2, r3, r4
 80078ca:	d004      	beq.n	80078d6 <_dtoa_r+0x7be>
 80078cc:	4659      	mov	r1, fp
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 fbec 	bl	80080ac <__pow5mult>
 80078d4:	4683      	mov	fp, r0
 80078d6:	2101      	movs	r1, #1
 80078d8:	4628      	mov	r0, r5
 80078da:	f000 fb29 	bl	8007f30 <__i2b>
 80078de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80078e0:	4604      	mov	r4, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	f340 8086 	ble.w	80079f4 <_dtoa_r+0x8dc>
 80078e8:	461a      	mov	r2, r3
 80078ea:	4601      	mov	r1, r0
 80078ec:	4628      	mov	r0, r5
 80078ee:	f000 fbdd 	bl	80080ac <__pow5mult>
 80078f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078f4:	4604      	mov	r4, r0
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	dd7f      	ble.n	80079fa <_dtoa_r+0x8e2>
 80078fa:	f04f 0800 	mov.w	r8, #0
 80078fe:	6923      	ldr	r3, [r4, #16]
 8007900:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007904:	6918      	ldr	r0, [r3, #16]
 8007906:	f000 fac5 	bl	8007e94 <__hi0bits>
 800790a:	f1c0 0020 	rsb	r0, r0, #32
 800790e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007910:	4418      	add	r0, r3
 8007912:	f010 001f 	ands.w	r0, r0, #31
 8007916:	f000 8092 	beq.w	8007a3e <_dtoa_r+0x926>
 800791a:	f1c0 0320 	rsb	r3, r0, #32
 800791e:	2b04      	cmp	r3, #4
 8007920:	f340 808a 	ble.w	8007a38 <_dtoa_r+0x920>
 8007924:	f1c0 001c 	rsb	r0, r0, #28
 8007928:	9b06      	ldr	r3, [sp, #24]
 800792a:	4407      	add	r7, r0
 800792c:	4403      	add	r3, r0
 800792e:	9306      	str	r3, [sp, #24]
 8007930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007932:	4403      	add	r3, r0
 8007934:	9309      	str	r3, [sp, #36]	; 0x24
 8007936:	9b06      	ldr	r3, [sp, #24]
 8007938:	2b00      	cmp	r3, #0
 800793a:	dd05      	ble.n	8007948 <_dtoa_r+0x830>
 800793c:	4659      	mov	r1, fp
 800793e:	461a      	mov	r2, r3
 8007940:	4628      	mov	r0, r5
 8007942:	f000 fc0d 	bl	8008160 <__lshift>
 8007946:	4683      	mov	fp, r0
 8007948:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800794a:	2b00      	cmp	r3, #0
 800794c:	dd05      	ble.n	800795a <_dtoa_r+0x842>
 800794e:	4621      	mov	r1, r4
 8007950:	461a      	mov	r2, r3
 8007952:	4628      	mov	r0, r5
 8007954:	f000 fc04 	bl	8008160 <__lshift>
 8007958:	4604      	mov	r4, r0
 800795a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800795c:	2b00      	cmp	r3, #0
 800795e:	d070      	beq.n	8007a42 <_dtoa_r+0x92a>
 8007960:	4621      	mov	r1, r4
 8007962:	4658      	mov	r0, fp
 8007964:	f000 fc6c 	bl	8008240 <__mcmp>
 8007968:	2800      	cmp	r0, #0
 800796a:	da6a      	bge.n	8007a42 <_dtoa_r+0x92a>
 800796c:	2300      	movs	r3, #0
 800796e:	4659      	mov	r1, fp
 8007970:	220a      	movs	r2, #10
 8007972:	4628      	mov	r0, r5
 8007974:	f000 fa48 	bl	8007e08 <__multadd>
 8007978:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800797a:	4683      	mov	fp, r0
 800797c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007980:	2b00      	cmp	r3, #0
 8007982:	f000 8194 	beq.w	8007cae <_dtoa_r+0xb96>
 8007986:	4631      	mov	r1, r6
 8007988:	2300      	movs	r3, #0
 800798a:	220a      	movs	r2, #10
 800798c:	4628      	mov	r0, r5
 800798e:	f000 fa3b 	bl	8007e08 <__multadd>
 8007992:	f1b9 0f00 	cmp.w	r9, #0
 8007996:	4606      	mov	r6, r0
 8007998:	f300 8093 	bgt.w	8007ac2 <_dtoa_r+0x9aa>
 800799c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800799e:	2b02      	cmp	r3, #2
 80079a0:	dc57      	bgt.n	8007a52 <_dtoa_r+0x93a>
 80079a2:	e08e      	b.n	8007ac2 <_dtoa_r+0x9aa>
 80079a4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80079a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80079aa:	e757      	b.n	800785c <_dtoa_r+0x744>
 80079ac:	9b08      	ldr	r3, [sp, #32]
 80079ae:	1e5c      	subs	r4, r3, #1
 80079b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b2:	42a3      	cmp	r3, r4
 80079b4:	bfb7      	itett	lt
 80079b6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80079b8:	1b1c      	subge	r4, r3, r4
 80079ba:	1ae2      	sublt	r2, r4, r3
 80079bc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80079be:	bfbe      	ittt	lt
 80079c0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80079c2:	189b      	addlt	r3, r3, r2
 80079c4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80079c6:	9b08      	ldr	r3, [sp, #32]
 80079c8:	bfb8      	it	lt
 80079ca:	2400      	movlt	r4, #0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	bfbb      	ittet	lt
 80079d0:	9b06      	ldrlt	r3, [sp, #24]
 80079d2:	9a08      	ldrlt	r2, [sp, #32]
 80079d4:	9f06      	ldrge	r7, [sp, #24]
 80079d6:	1a9f      	sublt	r7, r3, r2
 80079d8:	bfac      	ite	ge
 80079da:	9b08      	ldrge	r3, [sp, #32]
 80079dc:	2300      	movlt	r3, #0
 80079de:	e73f      	b.n	8007860 <_dtoa_r+0x748>
 80079e0:	3fe00000 	.word	0x3fe00000
 80079e4:	40240000 	.word	0x40240000
 80079e8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80079ea:	9f06      	ldr	r7, [sp, #24]
 80079ec:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80079ee:	e742      	b.n	8007876 <_dtoa_r+0x75e>
 80079f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079f2:	e76b      	b.n	80078cc <_dtoa_r+0x7b4>
 80079f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	dc19      	bgt.n	8007a2e <_dtoa_r+0x916>
 80079fa:	9b04      	ldr	r3, [sp, #16]
 80079fc:	b9bb      	cbnz	r3, 8007a2e <_dtoa_r+0x916>
 80079fe:	9b05      	ldr	r3, [sp, #20]
 8007a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a04:	b99b      	cbnz	r3, 8007a2e <_dtoa_r+0x916>
 8007a06:	9b05      	ldr	r3, [sp, #20]
 8007a08:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a0c:	0d1b      	lsrs	r3, r3, #20
 8007a0e:	051b      	lsls	r3, r3, #20
 8007a10:	b183      	cbz	r3, 8007a34 <_dtoa_r+0x91c>
 8007a12:	f04f 0801 	mov.w	r8, #1
 8007a16:	9b06      	ldr	r3, [sp, #24]
 8007a18:	3301      	adds	r3, #1
 8007a1a:	9306      	str	r3, [sp, #24]
 8007a1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a1e:	3301      	adds	r3, #1
 8007a20:	9309      	str	r3, [sp, #36]	; 0x24
 8007a22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f47f af6a 	bne.w	80078fe <_dtoa_r+0x7e6>
 8007a2a:	2001      	movs	r0, #1
 8007a2c:	e76f      	b.n	800790e <_dtoa_r+0x7f6>
 8007a2e:	f04f 0800 	mov.w	r8, #0
 8007a32:	e7f6      	b.n	8007a22 <_dtoa_r+0x90a>
 8007a34:	4698      	mov	r8, r3
 8007a36:	e7f4      	b.n	8007a22 <_dtoa_r+0x90a>
 8007a38:	f43f af7d 	beq.w	8007936 <_dtoa_r+0x81e>
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	301c      	adds	r0, #28
 8007a40:	e772      	b.n	8007928 <_dtoa_r+0x810>
 8007a42:	9b08      	ldr	r3, [sp, #32]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	dc36      	bgt.n	8007ab6 <_dtoa_r+0x99e>
 8007a48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	dd33      	ble.n	8007ab6 <_dtoa_r+0x99e>
 8007a4e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a52:	f1b9 0f00 	cmp.w	r9, #0
 8007a56:	d10d      	bne.n	8007a74 <_dtoa_r+0x95c>
 8007a58:	4621      	mov	r1, r4
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	2205      	movs	r2, #5
 8007a5e:	4628      	mov	r0, r5
 8007a60:	f000 f9d2 	bl	8007e08 <__multadd>
 8007a64:	4601      	mov	r1, r0
 8007a66:	4604      	mov	r4, r0
 8007a68:	4658      	mov	r0, fp
 8007a6a:	f000 fbe9 	bl	8008240 <__mcmp>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	f73f adb8 	bgt.w	80075e4 <_dtoa_r+0x4cc>
 8007a74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007a76:	9f03      	ldr	r7, [sp, #12]
 8007a78:	ea6f 0a03 	mvn.w	sl, r3
 8007a7c:	f04f 0800 	mov.w	r8, #0
 8007a80:	4621      	mov	r1, r4
 8007a82:	4628      	mov	r0, r5
 8007a84:	f000 f99e 	bl	8007dc4 <_Bfree>
 8007a88:	2e00      	cmp	r6, #0
 8007a8a:	f43f aea7 	beq.w	80077dc <_dtoa_r+0x6c4>
 8007a8e:	f1b8 0f00 	cmp.w	r8, #0
 8007a92:	d005      	beq.n	8007aa0 <_dtoa_r+0x988>
 8007a94:	45b0      	cmp	r8, r6
 8007a96:	d003      	beq.n	8007aa0 <_dtoa_r+0x988>
 8007a98:	4641      	mov	r1, r8
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	f000 f992 	bl	8007dc4 <_Bfree>
 8007aa0:	4631      	mov	r1, r6
 8007aa2:	4628      	mov	r0, r5
 8007aa4:	f000 f98e 	bl	8007dc4 <_Bfree>
 8007aa8:	e698      	b.n	80077dc <_dtoa_r+0x6c4>
 8007aaa:	2400      	movs	r4, #0
 8007aac:	4626      	mov	r6, r4
 8007aae:	e7e1      	b.n	8007a74 <_dtoa_r+0x95c>
 8007ab0:	46c2      	mov	sl, r8
 8007ab2:	4626      	mov	r6, r4
 8007ab4:	e596      	b.n	80075e4 <_dtoa_r+0x4cc>
 8007ab6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ab8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 80fd 	beq.w	8007cbc <_dtoa_r+0xba4>
 8007ac2:	2f00      	cmp	r7, #0
 8007ac4:	dd05      	ble.n	8007ad2 <_dtoa_r+0x9ba>
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	463a      	mov	r2, r7
 8007aca:	4628      	mov	r0, r5
 8007acc:	f000 fb48 	bl	8008160 <__lshift>
 8007ad0:	4606      	mov	r6, r0
 8007ad2:	f1b8 0f00 	cmp.w	r8, #0
 8007ad6:	d05c      	beq.n	8007b92 <_dtoa_r+0xa7a>
 8007ad8:	4628      	mov	r0, r5
 8007ada:	6871      	ldr	r1, [r6, #4]
 8007adc:	f000 f932 	bl	8007d44 <_Balloc>
 8007ae0:	4607      	mov	r7, r0
 8007ae2:	b928      	cbnz	r0, 8007af0 <_dtoa_r+0x9d8>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007aea:	4b7f      	ldr	r3, [pc, #508]	; (8007ce8 <_dtoa_r+0xbd0>)
 8007aec:	f7ff bb28 	b.w	8007140 <_dtoa_r+0x28>
 8007af0:	6932      	ldr	r2, [r6, #16]
 8007af2:	f106 010c 	add.w	r1, r6, #12
 8007af6:	3202      	adds	r2, #2
 8007af8:	0092      	lsls	r2, r2, #2
 8007afa:	300c      	adds	r0, #12
 8007afc:	f000 f914 	bl	8007d28 <memcpy>
 8007b00:	2201      	movs	r2, #1
 8007b02:	4639      	mov	r1, r7
 8007b04:	4628      	mov	r0, r5
 8007b06:	f000 fb2b 	bl	8008160 <__lshift>
 8007b0a:	46b0      	mov	r8, r6
 8007b0c:	4606      	mov	r6, r0
 8007b0e:	9b03      	ldr	r3, [sp, #12]
 8007b10:	3301      	adds	r3, #1
 8007b12:	9308      	str	r3, [sp, #32]
 8007b14:	9b03      	ldr	r3, [sp, #12]
 8007b16:	444b      	add	r3, r9
 8007b18:	930a      	str	r3, [sp, #40]	; 0x28
 8007b1a:	9b04      	ldr	r3, [sp, #16]
 8007b1c:	f003 0301 	and.w	r3, r3, #1
 8007b20:	9309      	str	r3, [sp, #36]	; 0x24
 8007b22:	9b08      	ldr	r3, [sp, #32]
 8007b24:	4621      	mov	r1, r4
 8007b26:	3b01      	subs	r3, #1
 8007b28:	4658      	mov	r0, fp
 8007b2a:	9304      	str	r3, [sp, #16]
 8007b2c:	f7ff fa68 	bl	8007000 <quorem>
 8007b30:	4603      	mov	r3, r0
 8007b32:	4641      	mov	r1, r8
 8007b34:	3330      	adds	r3, #48	; 0x30
 8007b36:	9006      	str	r0, [sp, #24]
 8007b38:	4658      	mov	r0, fp
 8007b3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b3c:	f000 fb80 	bl	8008240 <__mcmp>
 8007b40:	4632      	mov	r2, r6
 8007b42:	4681      	mov	r9, r0
 8007b44:	4621      	mov	r1, r4
 8007b46:	4628      	mov	r0, r5
 8007b48:	f000 fb96 	bl	8008278 <__mdiff>
 8007b4c:	68c2      	ldr	r2, [r0, #12]
 8007b4e:	4607      	mov	r7, r0
 8007b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b52:	bb02      	cbnz	r2, 8007b96 <_dtoa_r+0xa7e>
 8007b54:	4601      	mov	r1, r0
 8007b56:	4658      	mov	r0, fp
 8007b58:	f000 fb72 	bl	8008240 <__mcmp>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b60:	4639      	mov	r1, r7
 8007b62:	4628      	mov	r0, r5
 8007b64:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007b68:	f000 f92c 	bl	8007dc4 <_Bfree>
 8007b6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b70:	9f08      	ldr	r7, [sp, #32]
 8007b72:	ea43 0102 	orr.w	r1, r3, r2
 8007b76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b78:	430b      	orrs	r3, r1
 8007b7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b7c:	d10d      	bne.n	8007b9a <_dtoa_r+0xa82>
 8007b7e:	2b39      	cmp	r3, #57	; 0x39
 8007b80:	d029      	beq.n	8007bd6 <_dtoa_r+0xabe>
 8007b82:	f1b9 0f00 	cmp.w	r9, #0
 8007b86:	dd01      	ble.n	8007b8c <_dtoa_r+0xa74>
 8007b88:	9b06      	ldr	r3, [sp, #24]
 8007b8a:	3331      	adds	r3, #49	; 0x31
 8007b8c:	9a04      	ldr	r2, [sp, #16]
 8007b8e:	7013      	strb	r3, [r2, #0]
 8007b90:	e776      	b.n	8007a80 <_dtoa_r+0x968>
 8007b92:	4630      	mov	r0, r6
 8007b94:	e7b9      	b.n	8007b0a <_dtoa_r+0x9f2>
 8007b96:	2201      	movs	r2, #1
 8007b98:	e7e2      	b.n	8007b60 <_dtoa_r+0xa48>
 8007b9a:	f1b9 0f00 	cmp.w	r9, #0
 8007b9e:	db06      	blt.n	8007bae <_dtoa_r+0xa96>
 8007ba0:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007ba2:	ea41 0909 	orr.w	r9, r1, r9
 8007ba6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ba8:	ea59 0101 	orrs.w	r1, r9, r1
 8007bac:	d120      	bne.n	8007bf0 <_dtoa_r+0xad8>
 8007bae:	2a00      	cmp	r2, #0
 8007bb0:	ddec      	ble.n	8007b8c <_dtoa_r+0xa74>
 8007bb2:	4659      	mov	r1, fp
 8007bb4:	2201      	movs	r2, #1
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	9308      	str	r3, [sp, #32]
 8007bba:	f000 fad1 	bl	8008160 <__lshift>
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	4683      	mov	fp, r0
 8007bc2:	f000 fb3d 	bl	8008240 <__mcmp>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	9b08      	ldr	r3, [sp, #32]
 8007bca:	dc02      	bgt.n	8007bd2 <_dtoa_r+0xaba>
 8007bcc:	d1de      	bne.n	8007b8c <_dtoa_r+0xa74>
 8007bce:	07da      	lsls	r2, r3, #31
 8007bd0:	d5dc      	bpl.n	8007b8c <_dtoa_r+0xa74>
 8007bd2:	2b39      	cmp	r3, #57	; 0x39
 8007bd4:	d1d8      	bne.n	8007b88 <_dtoa_r+0xa70>
 8007bd6:	2339      	movs	r3, #57	; 0x39
 8007bd8:	9a04      	ldr	r2, [sp, #16]
 8007bda:	7013      	strb	r3, [r2, #0]
 8007bdc:	463b      	mov	r3, r7
 8007bde:	461f      	mov	r7, r3
 8007be0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	2a39      	cmp	r2, #57	; 0x39
 8007be8:	d050      	beq.n	8007c8c <_dtoa_r+0xb74>
 8007bea:	3201      	adds	r2, #1
 8007bec:	701a      	strb	r2, [r3, #0]
 8007bee:	e747      	b.n	8007a80 <_dtoa_r+0x968>
 8007bf0:	2a00      	cmp	r2, #0
 8007bf2:	dd03      	ble.n	8007bfc <_dtoa_r+0xae4>
 8007bf4:	2b39      	cmp	r3, #57	; 0x39
 8007bf6:	d0ee      	beq.n	8007bd6 <_dtoa_r+0xabe>
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	e7c7      	b.n	8007b8c <_dtoa_r+0xa74>
 8007bfc:	9a08      	ldr	r2, [sp, #32]
 8007bfe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007c00:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c04:	428a      	cmp	r2, r1
 8007c06:	d02a      	beq.n	8007c5e <_dtoa_r+0xb46>
 8007c08:	4659      	mov	r1, fp
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	220a      	movs	r2, #10
 8007c0e:	4628      	mov	r0, r5
 8007c10:	f000 f8fa 	bl	8007e08 <__multadd>
 8007c14:	45b0      	cmp	r8, r6
 8007c16:	4683      	mov	fp, r0
 8007c18:	f04f 0300 	mov.w	r3, #0
 8007c1c:	f04f 020a 	mov.w	r2, #10
 8007c20:	4641      	mov	r1, r8
 8007c22:	4628      	mov	r0, r5
 8007c24:	d107      	bne.n	8007c36 <_dtoa_r+0xb1e>
 8007c26:	f000 f8ef 	bl	8007e08 <__multadd>
 8007c2a:	4680      	mov	r8, r0
 8007c2c:	4606      	mov	r6, r0
 8007c2e:	9b08      	ldr	r3, [sp, #32]
 8007c30:	3301      	adds	r3, #1
 8007c32:	9308      	str	r3, [sp, #32]
 8007c34:	e775      	b.n	8007b22 <_dtoa_r+0xa0a>
 8007c36:	f000 f8e7 	bl	8007e08 <__multadd>
 8007c3a:	4631      	mov	r1, r6
 8007c3c:	4680      	mov	r8, r0
 8007c3e:	2300      	movs	r3, #0
 8007c40:	220a      	movs	r2, #10
 8007c42:	4628      	mov	r0, r5
 8007c44:	f000 f8e0 	bl	8007e08 <__multadd>
 8007c48:	4606      	mov	r6, r0
 8007c4a:	e7f0      	b.n	8007c2e <_dtoa_r+0xb16>
 8007c4c:	f1b9 0f00 	cmp.w	r9, #0
 8007c50:	bfcc      	ite	gt
 8007c52:	464f      	movgt	r7, r9
 8007c54:	2701      	movle	r7, #1
 8007c56:	f04f 0800 	mov.w	r8, #0
 8007c5a:	9a03      	ldr	r2, [sp, #12]
 8007c5c:	4417      	add	r7, r2
 8007c5e:	4659      	mov	r1, fp
 8007c60:	2201      	movs	r2, #1
 8007c62:	4628      	mov	r0, r5
 8007c64:	9308      	str	r3, [sp, #32]
 8007c66:	f000 fa7b 	bl	8008160 <__lshift>
 8007c6a:	4621      	mov	r1, r4
 8007c6c:	4683      	mov	fp, r0
 8007c6e:	f000 fae7 	bl	8008240 <__mcmp>
 8007c72:	2800      	cmp	r0, #0
 8007c74:	dcb2      	bgt.n	8007bdc <_dtoa_r+0xac4>
 8007c76:	d102      	bne.n	8007c7e <_dtoa_r+0xb66>
 8007c78:	9b08      	ldr	r3, [sp, #32]
 8007c7a:	07db      	lsls	r3, r3, #31
 8007c7c:	d4ae      	bmi.n	8007bdc <_dtoa_r+0xac4>
 8007c7e:	463b      	mov	r3, r7
 8007c80:	461f      	mov	r7, r3
 8007c82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c86:	2a30      	cmp	r2, #48	; 0x30
 8007c88:	d0fa      	beq.n	8007c80 <_dtoa_r+0xb68>
 8007c8a:	e6f9      	b.n	8007a80 <_dtoa_r+0x968>
 8007c8c:	9a03      	ldr	r2, [sp, #12]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d1a5      	bne.n	8007bde <_dtoa_r+0xac6>
 8007c92:	2331      	movs	r3, #49	; 0x31
 8007c94:	f10a 0a01 	add.w	sl, sl, #1
 8007c98:	e779      	b.n	8007b8e <_dtoa_r+0xa76>
 8007c9a:	4b14      	ldr	r3, [pc, #80]	; (8007cec <_dtoa_r+0xbd4>)
 8007c9c:	f7ff baa8 	b.w	80071f0 <_dtoa_r+0xd8>
 8007ca0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f47f aa81 	bne.w	80071aa <_dtoa_r+0x92>
 8007ca8:	4b11      	ldr	r3, [pc, #68]	; (8007cf0 <_dtoa_r+0xbd8>)
 8007caa:	f7ff baa1 	b.w	80071f0 <_dtoa_r+0xd8>
 8007cae:	f1b9 0f00 	cmp.w	r9, #0
 8007cb2:	dc03      	bgt.n	8007cbc <_dtoa_r+0xba4>
 8007cb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cb6:	2b02      	cmp	r3, #2
 8007cb8:	f73f aecb 	bgt.w	8007a52 <_dtoa_r+0x93a>
 8007cbc:	9f03      	ldr	r7, [sp, #12]
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4658      	mov	r0, fp
 8007cc2:	f7ff f99d 	bl	8007000 <quorem>
 8007cc6:	9a03      	ldr	r2, [sp, #12]
 8007cc8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007ccc:	f807 3b01 	strb.w	r3, [r7], #1
 8007cd0:	1aba      	subs	r2, r7, r2
 8007cd2:	4591      	cmp	r9, r2
 8007cd4:	ddba      	ble.n	8007c4c <_dtoa_r+0xb34>
 8007cd6:	4659      	mov	r1, fp
 8007cd8:	2300      	movs	r3, #0
 8007cda:	220a      	movs	r2, #10
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f000 f893 	bl	8007e08 <__multadd>
 8007ce2:	4683      	mov	fp, r0
 8007ce4:	e7eb      	b.n	8007cbe <_dtoa_r+0xba6>
 8007ce6:	bf00      	nop
 8007ce8:	08009764 	.word	0x08009764
 8007cec:	080095c0 	.word	0x080095c0
 8007cf0:	080096e5 	.word	0x080096e5

08007cf4 <_localeconv_r>:
 8007cf4:	4800      	ldr	r0, [pc, #0]	; (8007cf8 <_localeconv_r+0x4>)
 8007cf6:	4770      	bx	lr
 8007cf8:	20000194 	.word	0x20000194

08007cfc <malloc>:
 8007cfc:	4b02      	ldr	r3, [pc, #8]	; (8007d08 <malloc+0xc>)
 8007cfe:	4601      	mov	r1, r0
 8007d00:	6818      	ldr	r0, [r3, #0]
 8007d02:	f000 bc1d 	b.w	8008540 <_malloc_r>
 8007d06:	bf00      	nop
 8007d08:	20000040 	.word	0x20000040

08007d0c <memchr>:
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	b510      	push	{r4, lr}
 8007d10:	b2c9      	uxtb	r1, r1
 8007d12:	4402      	add	r2, r0
 8007d14:	4293      	cmp	r3, r2
 8007d16:	4618      	mov	r0, r3
 8007d18:	d101      	bne.n	8007d1e <memchr+0x12>
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	e003      	b.n	8007d26 <memchr+0x1a>
 8007d1e:	7804      	ldrb	r4, [r0, #0]
 8007d20:	3301      	adds	r3, #1
 8007d22:	428c      	cmp	r4, r1
 8007d24:	d1f6      	bne.n	8007d14 <memchr+0x8>
 8007d26:	bd10      	pop	{r4, pc}

08007d28 <memcpy>:
 8007d28:	440a      	add	r2, r1
 8007d2a:	4291      	cmp	r1, r2
 8007d2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d30:	d100      	bne.n	8007d34 <memcpy+0xc>
 8007d32:	4770      	bx	lr
 8007d34:	b510      	push	{r4, lr}
 8007d36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d3a:	4291      	cmp	r1, r2
 8007d3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d40:	d1f9      	bne.n	8007d36 <memcpy+0xe>
 8007d42:	bd10      	pop	{r4, pc}

08007d44 <_Balloc>:
 8007d44:	b570      	push	{r4, r5, r6, lr}
 8007d46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007d48:	4604      	mov	r4, r0
 8007d4a:	460d      	mov	r5, r1
 8007d4c:	b976      	cbnz	r6, 8007d6c <_Balloc+0x28>
 8007d4e:	2010      	movs	r0, #16
 8007d50:	f7ff ffd4 	bl	8007cfc <malloc>
 8007d54:	4602      	mov	r2, r0
 8007d56:	6260      	str	r0, [r4, #36]	; 0x24
 8007d58:	b920      	cbnz	r0, 8007d64 <_Balloc+0x20>
 8007d5a:	2166      	movs	r1, #102	; 0x66
 8007d5c:	4b17      	ldr	r3, [pc, #92]	; (8007dbc <_Balloc+0x78>)
 8007d5e:	4818      	ldr	r0, [pc, #96]	; (8007dc0 <_Balloc+0x7c>)
 8007d60:	f000 fdce 	bl	8008900 <__assert_func>
 8007d64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d68:	6006      	str	r6, [r0, #0]
 8007d6a:	60c6      	str	r6, [r0, #12]
 8007d6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007d6e:	68f3      	ldr	r3, [r6, #12]
 8007d70:	b183      	cbz	r3, 8007d94 <_Balloc+0x50>
 8007d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007d7a:	b9b8      	cbnz	r0, 8007dac <_Balloc+0x68>
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	fa01 f605 	lsl.w	r6, r1, r5
 8007d82:	1d72      	adds	r2, r6, #5
 8007d84:	4620      	mov	r0, r4
 8007d86:	0092      	lsls	r2, r2, #2
 8007d88:	f000 fb5e 	bl	8008448 <_calloc_r>
 8007d8c:	b160      	cbz	r0, 8007da8 <_Balloc+0x64>
 8007d8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007d92:	e00e      	b.n	8007db2 <_Balloc+0x6e>
 8007d94:	2221      	movs	r2, #33	; 0x21
 8007d96:	2104      	movs	r1, #4
 8007d98:	4620      	mov	r0, r4
 8007d9a:	f000 fb55 	bl	8008448 <_calloc_r>
 8007d9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007da0:	60f0      	str	r0, [r6, #12]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1e4      	bne.n	8007d72 <_Balloc+0x2e>
 8007da8:	2000      	movs	r0, #0
 8007daa:	bd70      	pop	{r4, r5, r6, pc}
 8007dac:	6802      	ldr	r2, [r0, #0]
 8007dae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007db2:	2300      	movs	r3, #0
 8007db4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007db8:	e7f7      	b.n	8007daa <_Balloc+0x66>
 8007dba:	bf00      	nop
 8007dbc:	080096f2 	.word	0x080096f2
 8007dc0:	08009775 	.word	0x08009775

08007dc4 <_Bfree>:
 8007dc4:	b570      	push	{r4, r5, r6, lr}
 8007dc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007dc8:	4605      	mov	r5, r0
 8007dca:	460c      	mov	r4, r1
 8007dcc:	b976      	cbnz	r6, 8007dec <_Bfree+0x28>
 8007dce:	2010      	movs	r0, #16
 8007dd0:	f7ff ff94 	bl	8007cfc <malloc>
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	6268      	str	r0, [r5, #36]	; 0x24
 8007dd8:	b920      	cbnz	r0, 8007de4 <_Bfree+0x20>
 8007dda:	218a      	movs	r1, #138	; 0x8a
 8007ddc:	4b08      	ldr	r3, [pc, #32]	; (8007e00 <_Bfree+0x3c>)
 8007dde:	4809      	ldr	r0, [pc, #36]	; (8007e04 <_Bfree+0x40>)
 8007de0:	f000 fd8e 	bl	8008900 <__assert_func>
 8007de4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007de8:	6006      	str	r6, [r0, #0]
 8007dea:	60c6      	str	r6, [r0, #12]
 8007dec:	b13c      	cbz	r4, 8007dfe <_Bfree+0x3a>
 8007dee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007df0:	6862      	ldr	r2, [r4, #4]
 8007df2:	68db      	ldr	r3, [r3, #12]
 8007df4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007df8:	6021      	str	r1, [r4, #0]
 8007dfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007dfe:	bd70      	pop	{r4, r5, r6, pc}
 8007e00:	080096f2 	.word	0x080096f2
 8007e04:	08009775 	.word	0x08009775

08007e08 <__multadd>:
 8007e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e0c:	4607      	mov	r7, r0
 8007e0e:	460c      	mov	r4, r1
 8007e10:	461e      	mov	r6, r3
 8007e12:	2000      	movs	r0, #0
 8007e14:	690d      	ldr	r5, [r1, #16]
 8007e16:	f101 0c14 	add.w	ip, r1, #20
 8007e1a:	f8dc 3000 	ldr.w	r3, [ip]
 8007e1e:	3001      	adds	r0, #1
 8007e20:	b299      	uxth	r1, r3
 8007e22:	fb02 6101 	mla	r1, r2, r1, r6
 8007e26:	0c1e      	lsrs	r6, r3, #16
 8007e28:	0c0b      	lsrs	r3, r1, #16
 8007e2a:	fb02 3306 	mla	r3, r2, r6, r3
 8007e2e:	b289      	uxth	r1, r1
 8007e30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007e34:	4285      	cmp	r5, r0
 8007e36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007e3a:	f84c 1b04 	str.w	r1, [ip], #4
 8007e3e:	dcec      	bgt.n	8007e1a <__multadd+0x12>
 8007e40:	b30e      	cbz	r6, 8007e86 <__multadd+0x7e>
 8007e42:	68a3      	ldr	r3, [r4, #8]
 8007e44:	42ab      	cmp	r3, r5
 8007e46:	dc19      	bgt.n	8007e7c <__multadd+0x74>
 8007e48:	6861      	ldr	r1, [r4, #4]
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	3101      	adds	r1, #1
 8007e4e:	f7ff ff79 	bl	8007d44 <_Balloc>
 8007e52:	4680      	mov	r8, r0
 8007e54:	b928      	cbnz	r0, 8007e62 <__multadd+0x5a>
 8007e56:	4602      	mov	r2, r0
 8007e58:	21b5      	movs	r1, #181	; 0xb5
 8007e5a:	4b0c      	ldr	r3, [pc, #48]	; (8007e8c <__multadd+0x84>)
 8007e5c:	480c      	ldr	r0, [pc, #48]	; (8007e90 <__multadd+0x88>)
 8007e5e:	f000 fd4f 	bl	8008900 <__assert_func>
 8007e62:	6922      	ldr	r2, [r4, #16]
 8007e64:	f104 010c 	add.w	r1, r4, #12
 8007e68:	3202      	adds	r2, #2
 8007e6a:	0092      	lsls	r2, r2, #2
 8007e6c:	300c      	adds	r0, #12
 8007e6e:	f7ff ff5b 	bl	8007d28 <memcpy>
 8007e72:	4621      	mov	r1, r4
 8007e74:	4638      	mov	r0, r7
 8007e76:	f7ff ffa5 	bl	8007dc4 <_Bfree>
 8007e7a:	4644      	mov	r4, r8
 8007e7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007e80:	3501      	adds	r5, #1
 8007e82:	615e      	str	r6, [r3, #20]
 8007e84:	6125      	str	r5, [r4, #16]
 8007e86:	4620      	mov	r0, r4
 8007e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e8c:	08009764 	.word	0x08009764
 8007e90:	08009775 	.word	0x08009775

08007e94 <__hi0bits>:
 8007e94:	0c02      	lsrs	r2, r0, #16
 8007e96:	0412      	lsls	r2, r2, #16
 8007e98:	4603      	mov	r3, r0
 8007e9a:	b9ca      	cbnz	r2, 8007ed0 <__hi0bits+0x3c>
 8007e9c:	0403      	lsls	r3, r0, #16
 8007e9e:	2010      	movs	r0, #16
 8007ea0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007ea4:	bf04      	itt	eq
 8007ea6:	021b      	lsleq	r3, r3, #8
 8007ea8:	3008      	addeq	r0, #8
 8007eaa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007eae:	bf04      	itt	eq
 8007eb0:	011b      	lsleq	r3, r3, #4
 8007eb2:	3004      	addeq	r0, #4
 8007eb4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007eb8:	bf04      	itt	eq
 8007eba:	009b      	lsleq	r3, r3, #2
 8007ebc:	3002      	addeq	r0, #2
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	db05      	blt.n	8007ece <__hi0bits+0x3a>
 8007ec2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007ec6:	f100 0001 	add.w	r0, r0, #1
 8007eca:	bf08      	it	eq
 8007ecc:	2020      	moveq	r0, #32
 8007ece:	4770      	bx	lr
 8007ed0:	2000      	movs	r0, #0
 8007ed2:	e7e5      	b.n	8007ea0 <__hi0bits+0xc>

08007ed4 <__lo0bits>:
 8007ed4:	6803      	ldr	r3, [r0, #0]
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	f013 0007 	ands.w	r0, r3, #7
 8007edc:	d00b      	beq.n	8007ef6 <__lo0bits+0x22>
 8007ede:	07d9      	lsls	r1, r3, #31
 8007ee0:	d421      	bmi.n	8007f26 <__lo0bits+0x52>
 8007ee2:	0798      	lsls	r0, r3, #30
 8007ee4:	bf49      	itett	mi
 8007ee6:	085b      	lsrmi	r3, r3, #1
 8007ee8:	089b      	lsrpl	r3, r3, #2
 8007eea:	2001      	movmi	r0, #1
 8007eec:	6013      	strmi	r3, [r2, #0]
 8007eee:	bf5c      	itt	pl
 8007ef0:	2002      	movpl	r0, #2
 8007ef2:	6013      	strpl	r3, [r2, #0]
 8007ef4:	4770      	bx	lr
 8007ef6:	b299      	uxth	r1, r3
 8007ef8:	b909      	cbnz	r1, 8007efe <__lo0bits+0x2a>
 8007efa:	2010      	movs	r0, #16
 8007efc:	0c1b      	lsrs	r3, r3, #16
 8007efe:	b2d9      	uxtb	r1, r3
 8007f00:	b909      	cbnz	r1, 8007f06 <__lo0bits+0x32>
 8007f02:	3008      	adds	r0, #8
 8007f04:	0a1b      	lsrs	r3, r3, #8
 8007f06:	0719      	lsls	r1, r3, #28
 8007f08:	bf04      	itt	eq
 8007f0a:	091b      	lsreq	r3, r3, #4
 8007f0c:	3004      	addeq	r0, #4
 8007f0e:	0799      	lsls	r1, r3, #30
 8007f10:	bf04      	itt	eq
 8007f12:	089b      	lsreq	r3, r3, #2
 8007f14:	3002      	addeq	r0, #2
 8007f16:	07d9      	lsls	r1, r3, #31
 8007f18:	d403      	bmi.n	8007f22 <__lo0bits+0x4e>
 8007f1a:	085b      	lsrs	r3, r3, #1
 8007f1c:	f100 0001 	add.w	r0, r0, #1
 8007f20:	d003      	beq.n	8007f2a <__lo0bits+0x56>
 8007f22:	6013      	str	r3, [r2, #0]
 8007f24:	4770      	bx	lr
 8007f26:	2000      	movs	r0, #0
 8007f28:	4770      	bx	lr
 8007f2a:	2020      	movs	r0, #32
 8007f2c:	4770      	bx	lr
	...

08007f30 <__i2b>:
 8007f30:	b510      	push	{r4, lr}
 8007f32:	460c      	mov	r4, r1
 8007f34:	2101      	movs	r1, #1
 8007f36:	f7ff ff05 	bl	8007d44 <_Balloc>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	b928      	cbnz	r0, 8007f4a <__i2b+0x1a>
 8007f3e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007f42:	4b04      	ldr	r3, [pc, #16]	; (8007f54 <__i2b+0x24>)
 8007f44:	4804      	ldr	r0, [pc, #16]	; (8007f58 <__i2b+0x28>)
 8007f46:	f000 fcdb 	bl	8008900 <__assert_func>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	6144      	str	r4, [r0, #20]
 8007f4e:	6103      	str	r3, [r0, #16]
 8007f50:	bd10      	pop	{r4, pc}
 8007f52:	bf00      	nop
 8007f54:	08009764 	.word	0x08009764
 8007f58:	08009775 	.word	0x08009775

08007f5c <__multiply>:
 8007f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f60:	4691      	mov	r9, r2
 8007f62:	690a      	ldr	r2, [r1, #16]
 8007f64:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f68:	460c      	mov	r4, r1
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	bfbe      	ittt	lt
 8007f6e:	460b      	movlt	r3, r1
 8007f70:	464c      	movlt	r4, r9
 8007f72:	4699      	movlt	r9, r3
 8007f74:	6927      	ldr	r7, [r4, #16]
 8007f76:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f7a:	68a3      	ldr	r3, [r4, #8]
 8007f7c:	6861      	ldr	r1, [r4, #4]
 8007f7e:	eb07 060a 	add.w	r6, r7, sl
 8007f82:	42b3      	cmp	r3, r6
 8007f84:	b085      	sub	sp, #20
 8007f86:	bfb8      	it	lt
 8007f88:	3101      	addlt	r1, #1
 8007f8a:	f7ff fedb 	bl	8007d44 <_Balloc>
 8007f8e:	b930      	cbnz	r0, 8007f9e <__multiply+0x42>
 8007f90:	4602      	mov	r2, r0
 8007f92:	f240 115d 	movw	r1, #349	; 0x15d
 8007f96:	4b43      	ldr	r3, [pc, #268]	; (80080a4 <__multiply+0x148>)
 8007f98:	4843      	ldr	r0, [pc, #268]	; (80080a8 <__multiply+0x14c>)
 8007f9a:	f000 fcb1 	bl	8008900 <__assert_func>
 8007f9e:	f100 0514 	add.w	r5, r0, #20
 8007fa2:	462b      	mov	r3, r5
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007faa:	4543      	cmp	r3, r8
 8007fac:	d321      	bcc.n	8007ff2 <__multiply+0x96>
 8007fae:	f104 0314 	add.w	r3, r4, #20
 8007fb2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007fb6:	f109 0314 	add.w	r3, r9, #20
 8007fba:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007fbe:	9202      	str	r2, [sp, #8]
 8007fc0:	1b3a      	subs	r2, r7, r4
 8007fc2:	3a15      	subs	r2, #21
 8007fc4:	f022 0203 	bic.w	r2, r2, #3
 8007fc8:	3204      	adds	r2, #4
 8007fca:	f104 0115 	add.w	r1, r4, #21
 8007fce:	428f      	cmp	r7, r1
 8007fd0:	bf38      	it	cc
 8007fd2:	2204      	movcc	r2, #4
 8007fd4:	9201      	str	r2, [sp, #4]
 8007fd6:	9a02      	ldr	r2, [sp, #8]
 8007fd8:	9303      	str	r3, [sp, #12]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d80c      	bhi.n	8007ff8 <__multiply+0x9c>
 8007fde:	2e00      	cmp	r6, #0
 8007fe0:	dd03      	ble.n	8007fea <__multiply+0x8e>
 8007fe2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d059      	beq.n	800809e <__multiply+0x142>
 8007fea:	6106      	str	r6, [r0, #16]
 8007fec:	b005      	add	sp, #20
 8007fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ff2:	f843 2b04 	str.w	r2, [r3], #4
 8007ff6:	e7d8      	b.n	8007faa <__multiply+0x4e>
 8007ff8:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ffc:	f1ba 0f00 	cmp.w	sl, #0
 8008000:	d023      	beq.n	800804a <__multiply+0xee>
 8008002:	46a9      	mov	r9, r5
 8008004:	f04f 0c00 	mov.w	ip, #0
 8008008:	f104 0e14 	add.w	lr, r4, #20
 800800c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008010:	f8d9 1000 	ldr.w	r1, [r9]
 8008014:	fa1f fb82 	uxth.w	fp, r2
 8008018:	b289      	uxth	r1, r1
 800801a:	fb0a 110b 	mla	r1, sl, fp, r1
 800801e:	4461      	add	r1, ip
 8008020:	f8d9 c000 	ldr.w	ip, [r9]
 8008024:	0c12      	lsrs	r2, r2, #16
 8008026:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800802a:	fb0a c202 	mla	r2, sl, r2, ip
 800802e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008032:	b289      	uxth	r1, r1
 8008034:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008038:	4577      	cmp	r7, lr
 800803a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800803e:	f849 1b04 	str.w	r1, [r9], #4
 8008042:	d8e3      	bhi.n	800800c <__multiply+0xb0>
 8008044:	9a01      	ldr	r2, [sp, #4]
 8008046:	f845 c002 	str.w	ip, [r5, r2]
 800804a:	9a03      	ldr	r2, [sp, #12]
 800804c:	3304      	adds	r3, #4
 800804e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008052:	f1b9 0f00 	cmp.w	r9, #0
 8008056:	d020      	beq.n	800809a <__multiply+0x13e>
 8008058:	46ae      	mov	lr, r5
 800805a:	f04f 0a00 	mov.w	sl, #0
 800805e:	6829      	ldr	r1, [r5, #0]
 8008060:	f104 0c14 	add.w	ip, r4, #20
 8008064:	f8bc b000 	ldrh.w	fp, [ip]
 8008068:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800806c:	b289      	uxth	r1, r1
 800806e:	fb09 220b 	mla	r2, r9, fp, r2
 8008072:	4492      	add	sl, r2
 8008074:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008078:	f84e 1b04 	str.w	r1, [lr], #4
 800807c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008080:	f8be 1000 	ldrh.w	r1, [lr]
 8008084:	0c12      	lsrs	r2, r2, #16
 8008086:	fb09 1102 	mla	r1, r9, r2, r1
 800808a:	4567      	cmp	r7, ip
 800808c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008090:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008094:	d8e6      	bhi.n	8008064 <__multiply+0x108>
 8008096:	9a01      	ldr	r2, [sp, #4]
 8008098:	50a9      	str	r1, [r5, r2]
 800809a:	3504      	adds	r5, #4
 800809c:	e79b      	b.n	8007fd6 <__multiply+0x7a>
 800809e:	3e01      	subs	r6, #1
 80080a0:	e79d      	b.n	8007fde <__multiply+0x82>
 80080a2:	bf00      	nop
 80080a4:	08009764 	.word	0x08009764
 80080a8:	08009775 	.word	0x08009775

080080ac <__pow5mult>:
 80080ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080b0:	4615      	mov	r5, r2
 80080b2:	f012 0203 	ands.w	r2, r2, #3
 80080b6:	4606      	mov	r6, r0
 80080b8:	460f      	mov	r7, r1
 80080ba:	d007      	beq.n	80080cc <__pow5mult+0x20>
 80080bc:	4c25      	ldr	r4, [pc, #148]	; (8008154 <__pow5mult+0xa8>)
 80080be:	3a01      	subs	r2, #1
 80080c0:	2300      	movs	r3, #0
 80080c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80080c6:	f7ff fe9f 	bl	8007e08 <__multadd>
 80080ca:	4607      	mov	r7, r0
 80080cc:	10ad      	asrs	r5, r5, #2
 80080ce:	d03d      	beq.n	800814c <__pow5mult+0xa0>
 80080d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80080d2:	b97c      	cbnz	r4, 80080f4 <__pow5mult+0x48>
 80080d4:	2010      	movs	r0, #16
 80080d6:	f7ff fe11 	bl	8007cfc <malloc>
 80080da:	4602      	mov	r2, r0
 80080dc:	6270      	str	r0, [r6, #36]	; 0x24
 80080de:	b928      	cbnz	r0, 80080ec <__pow5mult+0x40>
 80080e0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80080e4:	4b1c      	ldr	r3, [pc, #112]	; (8008158 <__pow5mult+0xac>)
 80080e6:	481d      	ldr	r0, [pc, #116]	; (800815c <__pow5mult+0xb0>)
 80080e8:	f000 fc0a 	bl	8008900 <__assert_func>
 80080ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080f0:	6004      	str	r4, [r0, #0]
 80080f2:	60c4      	str	r4, [r0, #12]
 80080f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80080f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080fc:	b94c      	cbnz	r4, 8008112 <__pow5mult+0x66>
 80080fe:	f240 2171 	movw	r1, #625	; 0x271
 8008102:	4630      	mov	r0, r6
 8008104:	f7ff ff14 	bl	8007f30 <__i2b>
 8008108:	2300      	movs	r3, #0
 800810a:	4604      	mov	r4, r0
 800810c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008110:	6003      	str	r3, [r0, #0]
 8008112:	f04f 0900 	mov.w	r9, #0
 8008116:	07eb      	lsls	r3, r5, #31
 8008118:	d50a      	bpl.n	8008130 <__pow5mult+0x84>
 800811a:	4639      	mov	r1, r7
 800811c:	4622      	mov	r2, r4
 800811e:	4630      	mov	r0, r6
 8008120:	f7ff ff1c 	bl	8007f5c <__multiply>
 8008124:	4680      	mov	r8, r0
 8008126:	4639      	mov	r1, r7
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff fe4b 	bl	8007dc4 <_Bfree>
 800812e:	4647      	mov	r7, r8
 8008130:	106d      	asrs	r5, r5, #1
 8008132:	d00b      	beq.n	800814c <__pow5mult+0xa0>
 8008134:	6820      	ldr	r0, [r4, #0]
 8008136:	b938      	cbnz	r0, 8008148 <__pow5mult+0x9c>
 8008138:	4622      	mov	r2, r4
 800813a:	4621      	mov	r1, r4
 800813c:	4630      	mov	r0, r6
 800813e:	f7ff ff0d 	bl	8007f5c <__multiply>
 8008142:	6020      	str	r0, [r4, #0]
 8008144:	f8c0 9000 	str.w	r9, [r0]
 8008148:	4604      	mov	r4, r0
 800814a:	e7e4      	b.n	8008116 <__pow5mult+0x6a>
 800814c:	4638      	mov	r0, r7
 800814e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008152:	bf00      	nop
 8008154:	080098c8 	.word	0x080098c8
 8008158:	080096f2 	.word	0x080096f2
 800815c:	08009775 	.word	0x08009775

08008160 <__lshift>:
 8008160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008164:	460c      	mov	r4, r1
 8008166:	4607      	mov	r7, r0
 8008168:	4691      	mov	r9, r2
 800816a:	6923      	ldr	r3, [r4, #16]
 800816c:	6849      	ldr	r1, [r1, #4]
 800816e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008172:	68a3      	ldr	r3, [r4, #8]
 8008174:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008178:	f108 0601 	add.w	r6, r8, #1
 800817c:	42b3      	cmp	r3, r6
 800817e:	db0b      	blt.n	8008198 <__lshift+0x38>
 8008180:	4638      	mov	r0, r7
 8008182:	f7ff fddf 	bl	8007d44 <_Balloc>
 8008186:	4605      	mov	r5, r0
 8008188:	b948      	cbnz	r0, 800819e <__lshift+0x3e>
 800818a:	4602      	mov	r2, r0
 800818c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008190:	4b29      	ldr	r3, [pc, #164]	; (8008238 <__lshift+0xd8>)
 8008192:	482a      	ldr	r0, [pc, #168]	; (800823c <__lshift+0xdc>)
 8008194:	f000 fbb4 	bl	8008900 <__assert_func>
 8008198:	3101      	adds	r1, #1
 800819a:	005b      	lsls	r3, r3, #1
 800819c:	e7ee      	b.n	800817c <__lshift+0x1c>
 800819e:	2300      	movs	r3, #0
 80081a0:	f100 0114 	add.w	r1, r0, #20
 80081a4:	f100 0210 	add.w	r2, r0, #16
 80081a8:	4618      	mov	r0, r3
 80081aa:	4553      	cmp	r3, sl
 80081ac:	db37      	blt.n	800821e <__lshift+0xbe>
 80081ae:	6920      	ldr	r0, [r4, #16]
 80081b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80081b4:	f104 0314 	add.w	r3, r4, #20
 80081b8:	f019 091f 	ands.w	r9, r9, #31
 80081bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80081c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80081c4:	d02f      	beq.n	8008226 <__lshift+0xc6>
 80081c6:	468a      	mov	sl, r1
 80081c8:	f04f 0c00 	mov.w	ip, #0
 80081cc:	f1c9 0e20 	rsb	lr, r9, #32
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	fa02 f209 	lsl.w	r2, r2, r9
 80081d6:	ea42 020c 	orr.w	r2, r2, ip
 80081da:	f84a 2b04 	str.w	r2, [sl], #4
 80081de:	f853 2b04 	ldr.w	r2, [r3], #4
 80081e2:	4298      	cmp	r0, r3
 80081e4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80081e8:	d8f2      	bhi.n	80081d0 <__lshift+0x70>
 80081ea:	1b03      	subs	r3, r0, r4
 80081ec:	3b15      	subs	r3, #21
 80081ee:	f023 0303 	bic.w	r3, r3, #3
 80081f2:	3304      	adds	r3, #4
 80081f4:	f104 0215 	add.w	r2, r4, #21
 80081f8:	4290      	cmp	r0, r2
 80081fa:	bf38      	it	cc
 80081fc:	2304      	movcc	r3, #4
 80081fe:	f841 c003 	str.w	ip, [r1, r3]
 8008202:	f1bc 0f00 	cmp.w	ip, #0
 8008206:	d001      	beq.n	800820c <__lshift+0xac>
 8008208:	f108 0602 	add.w	r6, r8, #2
 800820c:	3e01      	subs	r6, #1
 800820e:	4638      	mov	r0, r7
 8008210:	4621      	mov	r1, r4
 8008212:	612e      	str	r6, [r5, #16]
 8008214:	f7ff fdd6 	bl	8007dc4 <_Bfree>
 8008218:	4628      	mov	r0, r5
 800821a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800821e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008222:	3301      	adds	r3, #1
 8008224:	e7c1      	b.n	80081aa <__lshift+0x4a>
 8008226:	3904      	subs	r1, #4
 8008228:	f853 2b04 	ldr.w	r2, [r3], #4
 800822c:	4298      	cmp	r0, r3
 800822e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008232:	d8f9      	bhi.n	8008228 <__lshift+0xc8>
 8008234:	e7ea      	b.n	800820c <__lshift+0xac>
 8008236:	bf00      	nop
 8008238:	08009764 	.word	0x08009764
 800823c:	08009775 	.word	0x08009775

08008240 <__mcmp>:
 8008240:	4603      	mov	r3, r0
 8008242:	690a      	ldr	r2, [r1, #16]
 8008244:	6900      	ldr	r0, [r0, #16]
 8008246:	b530      	push	{r4, r5, lr}
 8008248:	1a80      	subs	r0, r0, r2
 800824a:	d10d      	bne.n	8008268 <__mcmp+0x28>
 800824c:	3314      	adds	r3, #20
 800824e:	3114      	adds	r1, #20
 8008250:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008254:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008258:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800825c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008260:	4295      	cmp	r5, r2
 8008262:	d002      	beq.n	800826a <__mcmp+0x2a>
 8008264:	d304      	bcc.n	8008270 <__mcmp+0x30>
 8008266:	2001      	movs	r0, #1
 8008268:	bd30      	pop	{r4, r5, pc}
 800826a:	42a3      	cmp	r3, r4
 800826c:	d3f4      	bcc.n	8008258 <__mcmp+0x18>
 800826e:	e7fb      	b.n	8008268 <__mcmp+0x28>
 8008270:	f04f 30ff 	mov.w	r0, #4294967295
 8008274:	e7f8      	b.n	8008268 <__mcmp+0x28>
	...

08008278 <__mdiff>:
 8008278:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800827c:	460d      	mov	r5, r1
 800827e:	4607      	mov	r7, r0
 8008280:	4611      	mov	r1, r2
 8008282:	4628      	mov	r0, r5
 8008284:	4614      	mov	r4, r2
 8008286:	f7ff ffdb 	bl	8008240 <__mcmp>
 800828a:	1e06      	subs	r6, r0, #0
 800828c:	d111      	bne.n	80082b2 <__mdiff+0x3a>
 800828e:	4631      	mov	r1, r6
 8008290:	4638      	mov	r0, r7
 8008292:	f7ff fd57 	bl	8007d44 <_Balloc>
 8008296:	4602      	mov	r2, r0
 8008298:	b928      	cbnz	r0, 80082a6 <__mdiff+0x2e>
 800829a:	f240 2132 	movw	r1, #562	; 0x232
 800829e:	4b3a      	ldr	r3, [pc, #232]	; (8008388 <__mdiff+0x110>)
 80082a0:	483a      	ldr	r0, [pc, #232]	; (800838c <__mdiff+0x114>)
 80082a2:	f000 fb2d 	bl	8008900 <__assert_func>
 80082a6:	2301      	movs	r3, #1
 80082a8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80082ac:	4610      	mov	r0, r2
 80082ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b2:	bfa4      	itt	ge
 80082b4:	4623      	movge	r3, r4
 80082b6:	462c      	movge	r4, r5
 80082b8:	4638      	mov	r0, r7
 80082ba:	6861      	ldr	r1, [r4, #4]
 80082bc:	bfa6      	itte	ge
 80082be:	461d      	movge	r5, r3
 80082c0:	2600      	movge	r6, #0
 80082c2:	2601      	movlt	r6, #1
 80082c4:	f7ff fd3e 	bl	8007d44 <_Balloc>
 80082c8:	4602      	mov	r2, r0
 80082ca:	b918      	cbnz	r0, 80082d4 <__mdiff+0x5c>
 80082cc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80082d0:	4b2d      	ldr	r3, [pc, #180]	; (8008388 <__mdiff+0x110>)
 80082d2:	e7e5      	b.n	80082a0 <__mdiff+0x28>
 80082d4:	f102 0814 	add.w	r8, r2, #20
 80082d8:	46c2      	mov	sl, r8
 80082da:	f04f 0c00 	mov.w	ip, #0
 80082de:	6927      	ldr	r7, [r4, #16]
 80082e0:	60c6      	str	r6, [r0, #12]
 80082e2:	692e      	ldr	r6, [r5, #16]
 80082e4:	f104 0014 	add.w	r0, r4, #20
 80082e8:	f105 0914 	add.w	r9, r5, #20
 80082ec:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80082f0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80082f4:	3410      	adds	r4, #16
 80082f6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80082fa:	f859 3b04 	ldr.w	r3, [r9], #4
 80082fe:	fa1f f18b 	uxth.w	r1, fp
 8008302:	448c      	add	ip, r1
 8008304:	b299      	uxth	r1, r3
 8008306:	0c1b      	lsrs	r3, r3, #16
 8008308:	ebac 0101 	sub.w	r1, ip, r1
 800830c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008310:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008314:	b289      	uxth	r1, r1
 8008316:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800831a:	454e      	cmp	r6, r9
 800831c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008320:	f84a 3b04 	str.w	r3, [sl], #4
 8008324:	d8e7      	bhi.n	80082f6 <__mdiff+0x7e>
 8008326:	1b73      	subs	r3, r6, r5
 8008328:	3b15      	subs	r3, #21
 800832a:	f023 0303 	bic.w	r3, r3, #3
 800832e:	3515      	adds	r5, #21
 8008330:	3304      	adds	r3, #4
 8008332:	42ae      	cmp	r6, r5
 8008334:	bf38      	it	cc
 8008336:	2304      	movcc	r3, #4
 8008338:	4418      	add	r0, r3
 800833a:	4443      	add	r3, r8
 800833c:	461e      	mov	r6, r3
 800833e:	4605      	mov	r5, r0
 8008340:	4575      	cmp	r5, lr
 8008342:	d30e      	bcc.n	8008362 <__mdiff+0xea>
 8008344:	f10e 0103 	add.w	r1, lr, #3
 8008348:	1a09      	subs	r1, r1, r0
 800834a:	f021 0103 	bic.w	r1, r1, #3
 800834e:	3803      	subs	r0, #3
 8008350:	4586      	cmp	lr, r0
 8008352:	bf38      	it	cc
 8008354:	2100      	movcc	r1, #0
 8008356:	4419      	add	r1, r3
 8008358:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800835c:	b18b      	cbz	r3, 8008382 <__mdiff+0x10a>
 800835e:	6117      	str	r7, [r2, #16]
 8008360:	e7a4      	b.n	80082ac <__mdiff+0x34>
 8008362:	f855 8b04 	ldr.w	r8, [r5], #4
 8008366:	fa1f f188 	uxth.w	r1, r8
 800836a:	4461      	add	r1, ip
 800836c:	140c      	asrs	r4, r1, #16
 800836e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008372:	b289      	uxth	r1, r1
 8008374:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008378:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800837c:	f846 1b04 	str.w	r1, [r6], #4
 8008380:	e7de      	b.n	8008340 <__mdiff+0xc8>
 8008382:	3f01      	subs	r7, #1
 8008384:	e7e8      	b.n	8008358 <__mdiff+0xe0>
 8008386:	bf00      	nop
 8008388:	08009764 	.word	0x08009764
 800838c:	08009775 	.word	0x08009775

08008390 <__d2b>:
 8008390:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008394:	2101      	movs	r1, #1
 8008396:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800839a:	4690      	mov	r8, r2
 800839c:	461d      	mov	r5, r3
 800839e:	f7ff fcd1 	bl	8007d44 <_Balloc>
 80083a2:	4604      	mov	r4, r0
 80083a4:	b930      	cbnz	r0, 80083b4 <__d2b+0x24>
 80083a6:	4602      	mov	r2, r0
 80083a8:	f240 310a 	movw	r1, #778	; 0x30a
 80083ac:	4b24      	ldr	r3, [pc, #144]	; (8008440 <__d2b+0xb0>)
 80083ae:	4825      	ldr	r0, [pc, #148]	; (8008444 <__d2b+0xb4>)
 80083b0:	f000 faa6 	bl	8008900 <__assert_func>
 80083b4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80083b8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80083bc:	bb2d      	cbnz	r5, 800840a <__d2b+0x7a>
 80083be:	9301      	str	r3, [sp, #4]
 80083c0:	f1b8 0300 	subs.w	r3, r8, #0
 80083c4:	d026      	beq.n	8008414 <__d2b+0x84>
 80083c6:	4668      	mov	r0, sp
 80083c8:	9300      	str	r3, [sp, #0]
 80083ca:	f7ff fd83 	bl	8007ed4 <__lo0bits>
 80083ce:	9900      	ldr	r1, [sp, #0]
 80083d0:	b1f0      	cbz	r0, 8008410 <__d2b+0x80>
 80083d2:	9a01      	ldr	r2, [sp, #4]
 80083d4:	f1c0 0320 	rsb	r3, r0, #32
 80083d8:	fa02 f303 	lsl.w	r3, r2, r3
 80083dc:	430b      	orrs	r3, r1
 80083de:	40c2      	lsrs	r2, r0
 80083e0:	6163      	str	r3, [r4, #20]
 80083e2:	9201      	str	r2, [sp, #4]
 80083e4:	9b01      	ldr	r3, [sp, #4]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	bf14      	ite	ne
 80083ea:	2102      	movne	r1, #2
 80083ec:	2101      	moveq	r1, #1
 80083ee:	61a3      	str	r3, [r4, #24]
 80083f0:	6121      	str	r1, [r4, #16]
 80083f2:	b1c5      	cbz	r5, 8008426 <__d2b+0x96>
 80083f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80083f8:	4405      	add	r5, r0
 80083fa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80083fe:	603d      	str	r5, [r7, #0]
 8008400:	6030      	str	r0, [r6, #0]
 8008402:	4620      	mov	r0, r4
 8008404:	b002      	add	sp, #8
 8008406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800840a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800840e:	e7d6      	b.n	80083be <__d2b+0x2e>
 8008410:	6161      	str	r1, [r4, #20]
 8008412:	e7e7      	b.n	80083e4 <__d2b+0x54>
 8008414:	a801      	add	r0, sp, #4
 8008416:	f7ff fd5d 	bl	8007ed4 <__lo0bits>
 800841a:	2101      	movs	r1, #1
 800841c:	9b01      	ldr	r3, [sp, #4]
 800841e:	6121      	str	r1, [r4, #16]
 8008420:	6163      	str	r3, [r4, #20]
 8008422:	3020      	adds	r0, #32
 8008424:	e7e5      	b.n	80083f2 <__d2b+0x62>
 8008426:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800842a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800842e:	6038      	str	r0, [r7, #0]
 8008430:	6918      	ldr	r0, [r3, #16]
 8008432:	f7ff fd2f 	bl	8007e94 <__hi0bits>
 8008436:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800843a:	6031      	str	r1, [r6, #0]
 800843c:	e7e1      	b.n	8008402 <__d2b+0x72>
 800843e:	bf00      	nop
 8008440:	08009764 	.word	0x08009764
 8008444:	08009775 	.word	0x08009775

08008448 <_calloc_r>:
 8008448:	b570      	push	{r4, r5, r6, lr}
 800844a:	fba1 5402 	umull	r5, r4, r1, r2
 800844e:	b934      	cbnz	r4, 800845e <_calloc_r+0x16>
 8008450:	4629      	mov	r1, r5
 8008452:	f000 f875 	bl	8008540 <_malloc_r>
 8008456:	4606      	mov	r6, r0
 8008458:	b928      	cbnz	r0, 8008466 <_calloc_r+0x1e>
 800845a:	4630      	mov	r0, r6
 800845c:	bd70      	pop	{r4, r5, r6, pc}
 800845e:	220c      	movs	r2, #12
 8008460:	2600      	movs	r6, #0
 8008462:	6002      	str	r2, [r0, #0]
 8008464:	e7f9      	b.n	800845a <_calloc_r+0x12>
 8008466:	462a      	mov	r2, r5
 8008468:	4621      	mov	r1, r4
 800846a:	f7fe f881 	bl	8006570 <memset>
 800846e:	e7f4      	b.n	800845a <_calloc_r+0x12>

08008470 <_free_r>:
 8008470:	b538      	push	{r3, r4, r5, lr}
 8008472:	4605      	mov	r5, r0
 8008474:	2900      	cmp	r1, #0
 8008476:	d040      	beq.n	80084fa <_free_r+0x8a>
 8008478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800847c:	1f0c      	subs	r4, r1, #4
 800847e:	2b00      	cmp	r3, #0
 8008480:	bfb8      	it	lt
 8008482:	18e4      	addlt	r4, r4, r3
 8008484:	f000 fa98 	bl	80089b8 <__malloc_lock>
 8008488:	4a1c      	ldr	r2, [pc, #112]	; (80084fc <_free_r+0x8c>)
 800848a:	6813      	ldr	r3, [r2, #0]
 800848c:	b933      	cbnz	r3, 800849c <_free_r+0x2c>
 800848e:	6063      	str	r3, [r4, #4]
 8008490:	6014      	str	r4, [r2, #0]
 8008492:	4628      	mov	r0, r5
 8008494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008498:	f000 ba94 	b.w	80089c4 <__malloc_unlock>
 800849c:	42a3      	cmp	r3, r4
 800849e:	d908      	bls.n	80084b2 <_free_r+0x42>
 80084a0:	6820      	ldr	r0, [r4, #0]
 80084a2:	1821      	adds	r1, r4, r0
 80084a4:	428b      	cmp	r3, r1
 80084a6:	bf01      	itttt	eq
 80084a8:	6819      	ldreq	r1, [r3, #0]
 80084aa:	685b      	ldreq	r3, [r3, #4]
 80084ac:	1809      	addeq	r1, r1, r0
 80084ae:	6021      	streq	r1, [r4, #0]
 80084b0:	e7ed      	b.n	800848e <_free_r+0x1e>
 80084b2:	461a      	mov	r2, r3
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	b10b      	cbz	r3, 80084bc <_free_r+0x4c>
 80084b8:	42a3      	cmp	r3, r4
 80084ba:	d9fa      	bls.n	80084b2 <_free_r+0x42>
 80084bc:	6811      	ldr	r1, [r2, #0]
 80084be:	1850      	adds	r0, r2, r1
 80084c0:	42a0      	cmp	r0, r4
 80084c2:	d10b      	bne.n	80084dc <_free_r+0x6c>
 80084c4:	6820      	ldr	r0, [r4, #0]
 80084c6:	4401      	add	r1, r0
 80084c8:	1850      	adds	r0, r2, r1
 80084ca:	4283      	cmp	r3, r0
 80084cc:	6011      	str	r1, [r2, #0]
 80084ce:	d1e0      	bne.n	8008492 <_free_r+0x22>
 80084d0:	6818      	ldr	r0, [r3, #0]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	4401      	add	r1, r0
 80084d6:	6011      	str	r1, [r2, #0]
 80084d8:	6053      	str	r3, [r2, #4]
 80084da:	e7da      	b.n	8008492 <_free_r+0x22>
 80084dc:	d902      	bls.n	80084e4 <_free_r+0x74>
 80084de:	230c      	movs	r3, #12
 80084e0:	602b      	str	r3, [r5, #0]
 80084e2:	e7d6      	b.n	8008492 <_free_r+0x22>
 80084e4:	6820      	ldr	r0, [r4, #0]
 80084e6:	1821      	adds	r1, r4, r0
 80084e8:	428b      	cmp	r3, r1
 80084ea:	bf01      	itttt	eq
 80084ec:	6819      	ldreq	r1, [r3, #0]
 80084ee:	685b      	ldreq	r3, [r3, #4]
 80084f0:	1809      	addeq	r1, r1, r0
 80084f2:	6021      	streq	r1, [r4, #0]
 80084f4:	6063      	str	r3, [r4, #4]
 80084f6:	6054      	str	r4, [r2, #4]
 80084f8:	e7cb      	b.n	8008492 <_free_r+0x22>
 80084fa:	bd38      	pop	{r3, r4, r5, pc}
 80084fc:	20000490 	.word	0x20000490

08008500 <sbrk_aligned>:
 8008500:	b570      	push	{r4, r5, r6, lr}
 8008502:	4e0e      	ldr	r6, [pc, #56]	; (800853c <sbrk_aligned+0x3c>)
 8008504:	460c      	mov	r4, r1
 8008506:	6831      	ldr	r1, [r6, #0]
 8008508:	4605      	mov	r5, r0
 800850a:	b911      	cbnz	r1, 8008512 <sbrk_aligned+0x12>
 800850c:	f000 f9e8 	bl	80088e0 <_sbrk_r>
 8008510:	6030      	str	r0, [r6, #0]
 8008512:	4621      	mov	r1, r4
 8008514:	4628      	mov	r0, r5
 8008516:	f000 f9e3 	bl	80088e0 <_sbrk_r>
 800851a:	1c43      	adds	r3, r0, #1
 800851c:	d00a      	beq.n	8008534 <sbrk_aligned+0x34>
 800851e:	1cc4      	adds	r4, r0, #3
 8008520:	f024 0403 	bic.w	r4, r4, #3
 8008524:	42a0      	cmp	r0, r4
 8008526:	d007      	beq.n	8008538 <sbrk_aligned+0x38>
 8008528:	1a21      	subs	r1, r4, r0
 800852a:	4628      	mov	r0, r5
 800852c:	f000 f9d8 	bl	80088e0 <_sbrk_r>
 8008530:	3001      	adds	r0, #1
 8008532:	d101      	bne.n	8008538 <sbrk_aligned+0x38>
 8008534:	f04f 34ff 	mov.w	r4, #4294967295
 8008538:	4620      	mov	r0, r4
 800853a:	bd70      	pop	{r4, r5, r6, pc}
 800853c:	20000494 	.word	0x20000494

08008540 <_malloc_r>:
 8008540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008544:	1ccd      	adds	r5, r1, #3
 8008546:	f025 0503 	bic.w	r5, r5, #3
 800854a:	3508      	adds	r5, #8
 800854c:	2d0c      	cmp	r5, #12
 800854e:	bf38      	it	cc
 8008550:	250c      	movcc	r5, #12
 8008552:	2d00      	cmp	r5, #0
 8008554:	4607      	mov	r7, r0
 8008556:	db01      	blt.n	800855c <_malloc_r+0x1c>
 8008558:	42a9      	cmp	r1, r5
 800855a:	d905      	bls.n	8008568 <_malloc_r+0x28>
 800855c:	230c      	movs	r3, #12
 800855e:	2600      	movs	r6, #0
 8008560:	603b      	str	r3, [r7, #0]
 8008562:	4630      	mov	r0, r6
 8008564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008568:	4e2e      	ldr	r6, [pc, #184]	; (8008624 <_malloc_r+0xe4>)
 800856a:	f000 fa25 	bl	80089b8 <__malloc_lock>
 800856e:	6833      	ldr	r3, [r6, #0]
 8008570:	461c      	mov	r4, r3
 8008572:	bb34      	cbnz	r4, 80085c2 <_malloc_r+0x82>
 8008574:	4629      	mov	r1, r5
 8008576:	4638      	mov	r0, r7
 8008578:	f7ff ffc2 	bl	8008500 <sbrk_aligned>
 800857c:	1c43      	adds	r3, r0, #1
 800857e:	4604      	mov	r4, r0
 8008580:	d14d      	bne.n	800861e <_malloc_r+0xde>
 8008582:	6834      	ldr	r4, [r6, #0]
 8008584:	4626      	mov	r6, r4
 8008586:	2e00      	cmp	r6, #0
 8008588:	d140      	bne.n	800860c <_malloc_r+0xcc>
 800858a:	6823      	ldr	r3, [r4, #0]
 800858c:	4631      	mov	r1, r6
 800858e:	4638      	mov	r0, r7
 8008590:	eb04 0803 	add.w	r8, r4, r3
 8008594:	f000 f9a4 	bl	80088e0 <_sbrk_r>
 8008598:	4580      	cmp	r8, r0
 800859a:	d13a      	bne.n	8008612 <_malloc_r+0xd2>
 800859c:	6821      	ldr	r1, [r4, #0]
 800859e:	3503      	adds	r5, #3
 80085a0:	1a6d      	subs	r5, r5, r1
 80085a2:	f025 0503 	bic.w	r5, r5, #3
 80085a6:	3508      	adds	r5, #8
 80085a8:	2d0c      	cmp	r5, #12
 80085aa:	bf38      	it	cc
 80085ac:	250c      	movcc	r5, #12
 80085ae:	4638      	mov	r0, r7
 80085b0:	4629      	mov	r1, r5
 80085b2:	f7ff ffa5 	bl	8008500 <sbrk_aligned>
 80085b6:	3001      	adds	r0, #1
 80085b8:	d02b      	beq.n	8008612 <_malloc_r+0xd2>
 80085ba:	6823      	ldr	r3, [r4, #0]
 80085bc:	442b      	add	r3, r5
 80085be:	6023      	str	r3, [r4, #0]
 80085c0:	e00e      	b.n	80085e0 <_malloc_r+0xa0>
 80085c2:	6822      	ldr	r2, [r4, #0]
 80085c4:	1b52      	subs	r2, r2, r5
 80085c6:	d41e      	bmi.n	8008606 <_malloc_r+0xc6>
 80085c8:	2a0b      	cmp	r2, #11
 80085ca:	d916      	bls.n	80085fa <_malloc_r+0xba>
 80085cc:	1961      	adds	r1, r4, r5
 80085ce:	42a3      	cmp	r3, r4
 80085d0:	6025      	str	r5, [r4, #0]
 80085d2:	bf18      	it	ne
 80085d4:	6059      	strne	r1, [r3, #4]
 80085d6:	6863      	ldr	r3, [r4, #4]
 80085d8:	bf08      	it	eq
 80085da:	6031      	streq	r1, [r6, #0]
 80085dc:	5162      	str	r2, [r4, r5]
 80085de:	604b      	str	r3, [r1, #4]
 80085e0:	4638      	mov	r0, r7
 80085e2:	f104 060b 	add.w	r6, r4, #11
 80085e6:	f000 f9ed 	bl	80089c4 <__malloc_unlock>
 80085ea:	f026 0607 	bic.w	r6, r6, #7
 80085ee:	1d23      	adds	r3, r4, #4
 80085f0:	1af2      	subs	r2, r6, r3
 80085f2:	d0b6      	beq.n	8008562 <_malloc_r+0x22>
 80085f4:	1b9b      	subs	r3, r3, r6
 80085f6:	50a3      	str	r3, [r4, r2]
 80085f8:	e7b3      	b.n	8008562 <_malloc_r+0x22>
 80085fa:	6862      	ldr	r2, [r4, #4]
 80085fc:	42a3      	cmp	r3, r4
 80085fe:	bf0c      	ite	eq
 8008600:	6032      	streq	r2, [r6, #0]
 8008602:	605a      	strne	r2, [r3, #4]
 8008604:	e7ec      	b.n	80085e0 <_malloc_r+0xa0>
 8008606:	4623      	mov	r3, r4
 8008608:	6864      	ldr	r4, [r4, #4]
 800860a:	e7b2      	b.n	8008572 <_malloc_r+0x32>
 800860c:	4634      	mov	r4, r6
 800860e:	6876      	ldr	r6, [r6, #4]
 8008610:	e7b9      	b.n	8008586 <_malloc_r+0x46>
 8008612:	230c      	movs	r3, #12
 8008614:	4638      	mov	r0, r7
 8008616:	603b      	str	r3, [r7, #0]
 8008618:	f000 f9d4 	bl	80089c4 <__malloc_unlock>
 800861c:	e7a1      	b.n	8008562 <_malloc_r+0x22>
 800861e:	6025      	str	r5, [r4, #0]
 8008620:	e7de      	b.n	80085e0 <_malloc_r+0xa0>
 8008622:	bf00      	nop
 8008624:	20000490 	.word	0x20000490

08008628 <__ssputs_r>:
 8008628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800862c:	688e      	ldr	r6, [r1, #8]
 800862e:	4682      	mov	sl, r0
 8008630:	429e      	cmp	r6, r3
 8008632:	460c      	mov	r4, r1
 8008634:	4690      	mov	r8, r2
 8008636:	461f      	mov	r7, r3
 8008638:	d838      	bhi.n	80086ac <__ssputs_r+0x84>
 800863a:	898a      	ldrh	r2, [r1, #12]
 800863c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008640:	d032      	beq.n	80086a8 <__ssputs_r+0x80>
 8008642:	6825      	ldr	r5, [r4, #0]
 8008644:	6909      	ldr	r1, [r1, #16]
 8008646:	3301      	adds	r3, #1
 8008648:	eba5 0901 	sub.w	r9, r5, r1
 800864c:	6965      	ldr	r5, [r4, #20]
 800864e:	444b      	add	r3, r9
 8008650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008654:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008658:	106d      	asrs	r5, r5, #1
 800865a:	429d      	cmp	r5, r3
 800865c:	bf38      	it	cc
 800865e:	461d      	movcc	r5, r3
 8008660:	0553      	lsls	r3, r2, #21
 8008662:	d531      	bpl.n	80086c8 <__ssputs_r+0xa0>
 8008664:	4629      	mov	r1, r5
 8008666:	f7ff ff6b 	bl	8008540 <_malloc_r>
 800866a:	4606      	mov	r6, r0
 800866c:	b950      	cbnz	r0, 8008684 <__ssputs_r+0x5c>
 800866e:	230c      	movs	r3, #12
 8008670:	f04f 30ff 	mov.w	r0, #4294967295
 8008674:	f8ca 3000 	str.w	r3, [sl]
 8008678:	89a3      	ldrh	r3, [r4, #12]
 800867a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800867e:	81a3      	strh	r3, [r4, #12]
 8008680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008684:	464a      	mov	r2, r9
 8008686:	6921      	ldr	r1, [r4, #16]
 8008688:	f7ff fb4e 	bl	8007d28 <memcpy>
 800868c:	89a3      	ldrh	r3, [r4, #12]
 800868e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008692:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008696:	81a3      	strh	r3, [r4, #12]
 8008698:	6126      	str	r6, [r4, #16]
 800869a:	444e      	add	r6, r9
 800869c:	6026      	str	r6, [r4, #0]
 800869e:	463e      	mov	r6, r7
 80086a0:	6165      	str	r5, [r4, #20]
 80086a2:	eba5 0509 	sub.w	r5, r5, r9
 80086a6:	60a5      	str	r5, [r4, #8]
 80086a8:	42be      	cmp	r6, r7
 80086aa:	d900      	bls.n	80086ae <__ssputs_r+0x86>
 80086ac:	463e      	mov	r6, r7
 80086ae:	4632      	mov	r2, r6
 80086b0:	4641      	mov	r1, r8
 80086b2:	6820      	ldr	r0, [r4, #0]
 80086b4:	f000 f966 	bl	8008984 <memmove>
 80086b8:	68a3      	ldr	r3, [r4, #8]
 80086ba:	2000      	movs	r0, #0
 80086bc:	1b9b      	subs	r3, r3, r6
 80086be:	60a3      	str	r3, [r4, #8]
 80086c0:	6823      	ldr	r3, [r4, #0]
 80086c2:	4433      	add	r3, r6
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	e7db      	b.n	8008680 <__ssputs_r+0x58>
 80086c8:	462a      	mov	r2, r5
 80086ca:	f000 f981 	bl	80089d0 <_realloc_r>
 80086ce:	4606      	mov	r6, r0
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d1e1      	bne.n	8008698 <__ssputs_r+0x70>
 80086d4:	4650      	mov	r0, sl
 80086d6:	6921      	ldr	r1, [r4, #16]
 80086d8:	f7ff feca 	bl	8008470 <_free_r>
 80086dc:	e7c7      	b.n	800866e <__ssputs_r+0x46>
	...

080086e0 <_svfiprintf_r>:
 80086e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e4:	4698      	mov	r8, r3
 80086e6:	898b      	ldrh	r3, [r1, #12]
 80086e8:	4607      	mov	r7, r0
 80086ea:	061b      	lsls	r3, r3, #24
 80086ec:	460d      	mov	r5, r1
 80086ee:	4614      	mov	r4, r2
 80086f0:	b09d      	sub	sp, #116	; 0x74
 80086f2:	d50e      	bpl.n	8008712 <_svfiprintf_r+0x32>
 80086f4:	690b      	ldr	r3, [r1, #16]
 80086f6:	b963      	cbnz	r3, 8008712 <_svfiprintf_r+0x32>
 80086f8:	2140      	movs	r1, #64	; 0x40
 80086fa:	f7ff ff21 	bl	8008540 <_malloc_r>
 80086fe:	6028      	str	r0, [r5, #0]
 8008700:	6128      	str	r0, [r5, #16]
 8008702:	b920      	cbnz	r0, 800870e <_svfiprintf_r+0x2e>
 8008704:	230c      	movs	r3, #12
 8008706:	603b      	str	r3, [r7, #0]
 8008708:	f04f 30ff 	mov.w	r0, #4294967295
 800870c:	e0d1      	b.n	80088b2 <_svfiprintf_r+0x1d2>
 800870e:	2340      	movs	r3, #64	; 0x40
 8008710:	616b      	str	r3, [r5, #20]
 8008712:	2300      	movs	r3, #0
 8008714:	9309      	str	r3, [sp, #36]	; 0x24
 8008716:	2320      	movs	r3, #32
 8008718:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800871c:	2330      	movs	r3, #48	; 0x30
 800871e:	f04f 0901 	mov.w	r9, #1
 8008722:	f8cd 800c 	str.w	r8, [sp, #12]
 8008726:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80088cc <_svfiprintf_r+0x1ec>
 800872a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800872e:	4623      	mov	r3, r4
 8008730:	469a      	mov	sl, r3
 8008732:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008736:	b10a      	cbz	r2, 800873c <_svfiprintf_r+0x5c>
 8008738:	2a25      	cmp	r2, #37	; 0x25
 800873a:	d1f9      	bne.n	8008730 <_svfiprintf_r+0x50>
 800873c:	ebba 0b04 	subs.w	fp, sl, r4
 8008740:	d00b      	beq.n	800875a <_svfiprintf_r+0x7a>
 8008742:	465b      	mov	r3, fp
 8008744:	4622      	mov	r2, r4
 8008746:	4629      	mov	r1, r5
 8008748:	4638      	mov	r0, r7
 800874a:	f7ff ff6d 	bl	8008628 <__ssputs_r>
 800874e:	3001      	adds	r0, #1
 8008750:	f000 80aa 	beq.w	80088a8 <_svfiprintf_r+0x1c8>
 8008754:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008756:	445a      	add	r2, fp
 8008758:	9209      	str	r2, [sp, #36]	; 0x24
 800875a:	f89a 3000 	ldrb.w	r3, [sl]
 800875e:	2b00      	cmp	r3, #0
 8008760:	f000 80a2 	beq.w	80088a8 <_svfiprintf_r+0x1c8>
 8008764:	2300      	movs	r3, #0
 8008766:	f04f 32ff 	mov.w	r2, #4294967295
 800876a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800876e:	f10a 0a01 	add.w	sl, sl, #1
 8008772:	9304      	str	r3, [sp, #16]
 8008774:	9307      	str	r3, [sp, #28]
 8008776:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800877a:	931a      	str	r3, [sp, #104]	; 0x68
 800877c:	4654      	mov	r4, sl
 800877e:	2205      	movs	r2, #5
 8008780:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008784:	4851      	ldr	r0, [pc, #324]	; (80088cc <_svfiprintf_r+0x1ec>)
 8008786:	f7ff fac1 	bl	8007d0c <memchr>
 800878a:	9a04      	ldr	r2, [sp, #16]
 800878c:	b9d8      	cbnz	r0, 80087c6 <_svfiprintf_r+0xe6>
 800878e:	06d0      	lsls	r0, r2, #27
 8008790:	bf44      	itt	mi
 8008792:	2320      	movmi	r3, #32
 8008794:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008798:	0711      	lsls	r1, r2, #28
 800879a:	bf44      	itt	mi
 800879c:	232b      	movmi	r3, #43	; 0x2b
 800879e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80087a2:	f89a 3000 	ldrb.w	r3, [sl]
 80087a6:	2b2a      	cmp	r3, #42	; 0x2a
 80087a8:	d015      	beq.n	80087d6 <_svfiprintf_r+0xf6>
 80087aa:	4654      	mov	r4, sl
 80087ac:	2000      	movs	r0, #0
 80087ae:	f04f 0c0a 	mov.w	ip, #10
 80087b2:	9a07      	ldr	r2, [sp, #28]
 80087b4:	4621      	mov	r1, r4
 80087b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087ba:	3b30      	subs	r3, #48	; 0x30
 80087bc:	2b09      	cmp	r3, #9
 80087be:	d94e      	bls.n	800885e <_svfiprintf_r+0x17e>
 80087c0:	b1b0      	cbz	r0, 80087f0 <_svfiprintf_r+0x110>
 80087c2:	9207      	str	r2, [sp, #28]
 80087c4:	e014      	b.n	80087f0 <_svfiprintf_r+0x110>
 80087c6:	eba0 0308 	sub.w	r3, r0, r8
 80087ca:	fa09 f303 	lsl.w	r3, r9, r3
 80087ce:	4313      	orrs	r3, r2
 80087d0:	46a2      	mov	sl, r4
 80087d2:	9304      	str	r3, [sp, #16]
 80087d4:	e7d2      	b.n	800877c <_svfiprintf_r+0x9c>
 80087d6:	9b03      	ldr	r3, [sp, #12]
 80087d8:	1d19      	adds	r1, r3, #4
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	9103      	str	r1, [sp, #12]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	bfbb      	ittet	lt
 80087e2:	425b      	neglt	r3, r3
 80087e4:	f042 0202 	orrlt.w	r2, r2, #2
 80087e8:	9307      	strge	r3, [sp, #28]
 80087ea:	9307      	strlt	r3, [sp, #28]
 80087ec:	bfb8      	it	lt
 80087ee:	9204      	strlt	r2, [sp, #16]
 80087f0:	7823      	ldrb	r3, [r4, #0]
 80087f2:	2b2e      	cmp	r3, #46	; 0x2e
 80087f4:	d10c      	bne.n	8008810 <_svfiprintf_r+0x130>
 80087f6:	7863      	ldrb	r3, [r4, #1]
 80087f8:	2b2a      	cmp	r3, #42	; 0x2a
 80087fa:	d135      	bne.n	8008868 <_svfiprintf_r+0x188>
 80087fc:	9b03      	ldr	r3, [sp, #12]
 80087fe:	3402      	adds	r4, #2
 8008800:	1d1a      	adds	r2, r3, #4
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	9203      	str	r2, [sp, #12]
 8008806:	2b00      	cmp	r3, #0
 8008808:	bfb8      	it	lt
 800880a:	f04f 33ff 	movlt.w	r3, #4294967295
 800880e:	9305      	str	r3, [sp, #20]
 8008810:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80088d0 <_svfiprintf_r+0x1f0>
 8008814:	2203      	movs	r2, #3
 8008816:	4650      	mov	r0, sl
 8008818:	7821      	ldrb	r1, [r4, #0]
 800881a:	f7ff fa77 	bl	8007d0c <memchr>
 800881e:	b140      	cbz	r0, 8008832 <_svfiprintf_r+0x152>
 8008820:	2340      	movs	r3, #64	; 0x40
 8008822:	eba0 000a 	sub.w	r0, r0, sl
 8008826:	fa03 f000 	lsl.w	r0, r3, r0
 800882a:	9b04      	ldr	r3, [sp, #16]
 800882c:	3401      	adds	r4, #1
 800882e:	4303      	orrs	r3, r0
 8008830:	9304      	str	r3, [sp, #16]
 8008832:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008836:	2206      	movs	r2, #6
 8008838:	4826      	ldr	r0, [pc, #152]	; (80088d4 <_svfiprintf_r+0x1f4>)
 800883a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800883e:	f7ff fa65 	bl	8007d0c <memchr>
 8008842:	2800      	cmp	r0, #0
 8008844:	d038      	beq.n	80088b8 <_svfiprintf_r+0x1d8>
 8008846:	4b24      	ldr	r3, [pc, #144]	; (80088d8 <_svfiprintf_r+0x1f8>)
 8008848:	bb1b      	cbnz	r3, 8008892 <_svfiprintf_r+0x1b2>
 800884a:	9b03      	ldr	r3, [sp, #12]
 800884c:	3307      	adds	r3, #7
 800884e:	f023 0307 	bic.w	r3, r3, #7
 8008852:	3308      	adds	r3, #8
 8008854:	9303      	str	r3, [sp, #12]
 8008856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008858:	4433      	add	r3, r6
 800885a:	9309      	str	r3, [sp, #36]	; 0x24
 800885c:	e767      	b.n	800872e <_svfiprintf_r+0x4e>
 800885e:	460c      	mov	r4, r1
 8008860:	2001      	movs	r0, #1
 8008862:	fb0c 3202 	mla	r2, ip, r2, r3
 8008866:	e7a5      	b.n	80087b4 <_svfiprintf_r+0xd4>
 8008868:	2300      	movs	r3, #0
 800886a:	f04f 0c0a 	mov.w	ip, #10
 800886e:	4619      	mov	r1, r3
 8008870:	3401      	adds	r4, #1
 8008872:	9305      	str	r3, [sp, #20]
 8008874:	4620      	mov	r0, r4
 8008876:	f810 2b01 	ldrb.w	r2, [r0], #1
 800887a:	3a30      	subs	r2, #48	; 0x30
 800887c:	2a09      	cmp	r2, #9
 800887e:	d903      	bls.n	8008888 <_svfiprintf_r+0x1a8>
 8008880:	2b00      	cmp	r3, #0
 8008882:	d0c5      	beq.n	8008810 <_svfiprintf_r+0x130>
 8008884:	9105      	str	r1, [sp, #20]
 8008886:	e7c3      	b.n	8008810 <_svfiprintf_r+0x130>
 8008888:	4604      	mov	r4, r0
 800888a:	2301      	movs	r3, #1
 800888c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008890:	e7f0      	b.n	8008874 <_svfiprintf_r+0x194>
 8008892:	ab03      	add	r3, sp, #12
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	462a      	mov	r2, r5
 8008898:	4638      	mov	r0, r7
 800889a:	4b10      	ldr	r3, [pc, #64]	; (80088dc <_svfiprintf_r+0x1fc>)
 800889c:	a904      	add	r1, sp, #16
 800889e:	f7fd ff0d 	bl	80066bc <_printf_float>
 80088a2:	1c42      	adds	r2, r0, #1
 80088a4:	4606      	mov	r6, r0
 80088a6:	d1d6      	bne.n	8008856 <_svfiprintf_r+0x176>
 80088a8:	89ab      	ldrh	r3, [r5, #12]
 80088aa:	065b      	lsls	r3, r3, #25
 80088ac:	f53f af2c 	bmi.w	8008708 <_svfiprintf_r+0x28>
 80088b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088b2:	b01d      	add	sp, #116	; 0x74
 80088b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b8:	ab03      	add	r3, sp, #12
 80088ba:	9300      	str	r3, [sp, #0]
 80088bc:	462a      	mov	r2, r5
 80088be:	4638      	mov	r0, r7
 80088c0:	4b06      	ldr	r3, [pc, #24]	; (80088dc <_svfiprintf_r+0x1fc>)
 80088c2:	a904      	add	r1, sp, #16
 80088c4:	f7fe f996 	bl	8006bf4 <_printf_i>
 80088c8:	e7eb      	b.n	80088a2 <_svfiprintf_r+0x1c2>
 80088ca:	bf00      	nop
 80088cc:	080098d4 	.word	0x080098d4
 80088d0:	080098da 	.word	0x080098da
 80088d4:	080098de 	.word	0x080098de
 80088d8:	080066bd 	.word	0x080066bd
 80088dc:	08008629 	.word	0x08008629

080088e0 <_sbrk_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	2300      	movs	r3, #0
 80088e4:	4d05      	ldr	r5, [pc, #20]	; (80088fc <_sbrk_r+0x1c>)
 80088e6:	4604      	mov	r4, r0
 80088e8:	4608      	mov	r0, r1
 80088ea:	602b      	str	r3, [r5, #0]
 80088ec:	f7f9 ffb6 	bl	800285c <_sbrk>
 80088f0:	1c43      	adds	r3, r0, #1
 80088f2:	d102      	bne.n	80088fa <_sbrk_r+0x1a>
 80088f4:	682b      	ldr	r3, [r5, #0]
 80088f6:	b103      	cbz	r3, 80088fa <_sbrk_r+0x1a>
 80088f8:	6023      	str	r3, [r4, #0]
 80088fa:	bd38      	pop	{r3, r4, r5, pc}
 80088fc:	20000498 	.word	0x20000498

08008900 <__assert_func>:
 8008900:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008902:	4614      	mov	r4, r2
 8008904:	461a      	mov	r2, r3
 8008906:	4b09      	ldr	r3, [pc, #36]	; (800892c <__assert_func+0x2c>)
 8008908:	4605      	mov	r5, r0
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68d8      	ldr	r0, [r3, #12]
 800890e:	b14c      	cbz	r4, 8008924 <__assert_func+0x24>
 8008910:	4b07      	ldr	r3, [pc, #28]	; (8008930 <__assert_func+0x30>)
 8008912:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008916:	9100      	str	r1, [sp, #0]
 8008918:	462b      	mov	r3, r5
 800891a:	4906      	ldr	r1, [pc, #24]	; (8008934 <__assert_func+0x34>)
 800891c:	f000 f80e 	bl	800893c <fiprintf>
 8008920:	f000 faaa 	bl	8008e78 <abort>
 8008924:	4b04      	ldr	r3, [pc, #16]	; (8008938 <__assert_func+0x38>)
 8008926:	461c      	mov	r4, r3
 8008928:	e7f3      	b.n	8008912 <__assert_func+0x12>
 800892a:	bf00      	nop
 800892c:	20000040 	.word	0x20000040
 8008930:	080098e5 	.word	0x080098e5
 8008934:	080098f2 	.word	0x080098f2
 8008938:	08009920 	.word	0x08009920

0800893c <fiprintf>:
 800893c:	b40e      	push	{r1, r2, r3}
 800893e:	b503      	push	{r0, r1, lr}
 8008940:	4601      	mov	r1, r0
 8008942:	ab03      	add	r3, sp, #12
 8008944:	4805      	ldr	r0, [pc, #20]	; (800895c <fiprintf+0x20>)
 8008946:	f853 2b04 	ldr.w	r2, [r3], #4
 800894a:	6800      	ldr	r0, [r0, #0]
 800894c:	9301      	str	r3, [sp, #4]
 800894e:	f000 f895 	bl	8008a7c <_vfiprintf_r>
 8008952:	b002      	add	sp, #8
 8008954:	f85d eb04 	ldr.w	lr, [sp], #4
 8008958:	b003      	add	sp, #12
 800895a:	4770      	bx	lr
 800895c:	20000040 	.word	0x20000040

08008960 <__ascii_mbtowc>:
 8008960:	b082      	sub	sp, #8
 8008962:	b901      	cbnz	r1, 8008966 <__ascii_mbtowc+0x6>
 8008964:	a901      	add	r1, sp, #4
 8008966:	b142      	cbz	r2, 800897a <__ascii_mbtowc+0x1a>
 8008968:	b14b      	cbz	r3, 800897e <__ascii_mbtowc+0x1e>
 800896a:	7813      	ldrb	r3, [r2, #0]
 800896c:	600b      	str	r3, [r1, #0]
 800896e:	7812      	ldrb	r2, [r2, #0]
 8008970:	1e10      	subs	r0, r2, #0
 8008972:	bf18      	it	ne
 8008974:	2001      	movne	r0, #1
 8008976:	b002      	add	sp, #8
 8008978:	4770      	bx	lr
 800897a:	4610      	mov	r0, r2
 800897c:	e7fb      	b.n	8008976 <__ascii_mbtowc+0x16>
 800897e:	f06f 0001 	mvn.w	r0, #1
 8008982:	e7f8      	b.n	8008976 <__ascii_mbtowc+0x16>

08008984 <memmove>:
 8008984:	4288      	cmp	r0, r1
 8008986:	b510      	push	{r4, lr}
 8008988:	eb01 0402 	add.w	r4, r1, r2
 800898c:	d902      	bls.n	8008994 <memmove+0x10>
 800898e:	4284      	cmp	r4, r0
 8008990:	4623      	mov	r3, r4
 8008992:	d807      	bhi.n	80089a4 <memmove+0x20>
 8008994:	1e43      	subs	r3, r0, #1
 8008996:	42a1      	cmp	r1, r4
 8008998:	d008      	beq.n	80089ac <memmove+0x28>
 800899a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800899e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80089a2:	e7f8      	b.n	8008996 <memmove+0x12>
 80089a4:	4601      	mov	r1, r0
 80089a6:	4402      	add	r2, r0
 80089a8:	428a      	cmp	r2, r1
 80089aa:	d100      	bne.n	80089ae <memmove+0x2a>
 80089ac:	bd10      	pop	{r4, pc}
 80089ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80089b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80089b6:	e7f7      	b.n	80089a8 <memmove+0x24>

080089b8 <__malloc_lock>:
 80089b8:	4801      	ldr	r0, [pc, #4]	; (80089c0 <__malloc_lock+0x8>)
 80089ba:	f000 bc19 	b.w	80091f0 <__retarget_lock_acquire_recursive>
 80089be:	bf00      	nop
 80089c0:	2000049c 	.word	0x2000049c

080089c4 <__malloc_unlock>:
 80089c4:	4801      	ldr	r0, [pc, #4]	; (80089cc <__malloc_unlock+0x8>)
 80089c6:	f000 bc14 	b.w	80091f2 <__retarget_lock_release_recursive>
 80089ca:	bf00      	nop
 80089cc:	2000049c 	.word	0x2000049c

080089d0 <_realloc_r>:
 80089d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089d4:	4680      	mov	r8, r0
 80089d6:	4614      	mov	r4, r2
 80089d8:	460e      	mov	r6, r1
 80089da:	b921      	cbnz	r1, 80089e6 <_realloc_r+0x16>
 80089dc:	4611      	mov	r1, r2
 80089de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089e2:	f7ff bdad 	b.w	8008540 <_malloc_r>
 80089e6:	b92a      	cbnz	r2, 80089f4 <_realloc_r+0x24>
 80089e8:	f7ff fd42 	bl	8008470 <_free_r>
 80089ec:	4625      	mov	r5, r4
 80089ee:	4628      	mov	r0, r5
 80089f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f4:	f000 fc64 	bl	80092c0 <_malloc_usable_size_r>
 80089f8:	4284      	cmp	r4, r0
 80089fa:	4607      	mov	r7, r0
 80089fc:	d802      	bhi.n	8008a04 <_realloc_r+0x34>
 80089fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a02:	d812      	bhi.n	8008a2a <_realloc_r+0x5a>
 8008a04:	4621      	mov	r1, r4
 8008a06:	4640      	mov	r0, r8
 8008a08:	f7ff fd9a 	bl	8008540 <_malloc_r>
 8008a0c:	4605      	mov	r5, r0
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	d0ed      	beq.n	80089ee <_realloc_r+0x1e>
 8008a12:	42bc      	cmp	r4, r7
 8008a14:	4622      	mov	r2, r4
 8008a16:	4631      	mov	r1, r6
 8008a18:	bf28      	it	cs
 8008a1a:	463a      	movcs	r2, r7
 8008a1c:	f7ff f984 	bl	8007d28 <memcpy>
 8008a20:	4631      	mov	r1, r6
 8008a22:	4640      	mov	r0, r8
 8008a24:	f7ff fd24 	bl	8008470 <_free_r>
 8008a28:	e7e1      	b.n	80089ee <_realloc_r+0x1e>
 8008a2a:	4635      	mov	r5, r6
 8008a2c:	e7df      	b.n	80089ee <_realloc_r+0x1e>

08008a2e <__sfputc_r>:
 8008a2e:	6893      	ldr	r3, [r2, #8]
 8008a30:	b410      	push	{r4}
 8008a32:	3b01      	subs	r3, #1
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	6093      	str	r3, [r2, #8]
 8008a38:	da07      	bge.n	8008a4a <__sfputc_r+0x1c>
 8008a3a:	6994      	ldr	r4, [r2, #24]
 8008a3c:	42a3      	cmp	r3, r4
 8008a3e:	db01      	blt.n	8008a44 <__sfputc_r+0x16>
 8008a40:	290a      	cmp	r1, #10
 8008a42:	d102      	bne.n	8008a4a <__sfputc_r+0x1c>
 8008a44:	bc10      	pop	{r4}
 8008a46:	f000 b949 	b.w	8008cdc <__swbuf_r>
 8008a4a:	6813      	ldr	r3, [r2, #0]
 8008a4c:	1c58      	adds	r0, r3, #1
 8008a4e:	6010      	str	r0, [r2, #0]
 8008a50:	7019      	strb	r1, [r3, #0]
 8008a52:	4608      	mov	r0, r1
 8008a54:	bc10      	pop	{r4}
 8008a56:	4770      	bx	lr

08008a58 <__sfputs_r>:
 8008a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5a:	4606      	mov	r6, r0
 8008a5c:	460f      	mov	r7, r1
 8008a5e:	4614      	mov	r4, r2
 8008a60:	18d5      	adds	r5, r2, r3
 8008a62:	42ac      	cmp	r4, r5
 8008a64:	d101      	bne.n	8008a6a <__sfputs_r+0x12>
 8008a66:	2000      	movs	r0, #0
 8008a68:	e007      	b.n	8008a7a <__sfputs_r+0x22>
 8008a6a:	463a      	mov	r2, r7
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a72:	f7ff ffdc 	bl	8008a2e <__sfputc_r>
 8008a76:	1c43      	adds	r3, r0, #1
 8008a78:	d1f3      	bne.n	8008a62 <__sfputs_r+0xa>
 8008a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a7c <_vfiprintf_r>:
 8008a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a80:	460d      	mov	r5, r1
 8008a82:	4614      	mov	r4, r2
 8008a84:	4698      	mov	r8, r3
 8008a86:	4606      	mov	r6, r0
 8008a88:	b09d      	sub	sp, #116	; 0x74
 8008a8a:	b118      	cbz	r0, 8008a94 <_vfiprintf_r+0x18>
 8008a8c:	6983      	ldr	r3, [r0, #24]
 8008a8e:	b90b      	cbnz	r3, 8008a94 <_vfiprintf_r+0x18>
 8008a90:	f000 fb10 	bl	80090b4 <__sinit>
 8008a94:	4b89      	ldr	r3, [pc, #548]	; (8008cbc <_vfiprintf_r+0x240>)
 8008a96:	429d      	cmp	r5, r3
 8008a98:	d11b      	bne.n	8008ad2 <_vfiprintf_r+0x56>
 8008a9a:	6875      	ldr	r5, [r6, #4]
 8008a9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a9e:	07d9      	lsls	r1, r3, #31
 8008aa0:	d405      	bmi.n	8008aae <_vfiprintf_r+0x32>
 8008aa2:	89ab      	ldrh	r3, [r5, #12]
 8008aa4:	059a      	lsls	r2, r3, #22
 8008aa6:	d402      	bmi.n	8008aae <_vfiprintf_r+0x32>
 8008aa8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aaa:	f000 fba1 	bl	80091f0 <__retarget_lock_acquire_recursive>
 8008aae:	89ab      	ldrh	r3, [r5, #12]
 8008ab0:	071b      	lsls	r3, r3, #28
 8008ab2:	d501      	bpl.n	8008ab8 <_vfiprintf_r+0x3c>
 8008ab4:	692b      	ldr	r3, [r5, #16]
 8008ab6:	b9eb      	cbnz	r3, 8008af4 <_vfiprintf_r+0x78>
 8008ab8:	4629      	mov	r1, r5
 8008aba:	4630      	mov	r0, r6
 8008abc:	f000 f96e 	bl	8008d9c <__swsetup_r>
 8008ac0:	b1c0      	cbz	r0, 8008af4 <_vfiprintf_r+0x78>
 8008ac2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ac4:	07dc      	lsls	r4, r3, #31
 8008ac6:	d50e      	bpl.n	8008ae6 <_vfiprintf_r+0x6a>
 8008ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8008acc:	b01d      	add	sp, #116	; 0x74
 8008ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ad2:	4b7b      	ldr	r3, [pc, #492]	; (8008cc0 <_vfiprintf_r+0x244>)
 8008ad4:	429d      	cmp	r5, r3
 8008ad6:	d101      	bne.n	8008adc <_vfiprintf_r+0x60>
 8008ad8:	68b5      	ldr	r5, [r6, #8]
 8008ada:	e7df      	b.n	8008a9c <_vfiprintf_r+0x20>
 8008adc:	4b79      	ldr	r3, [pc, #484]	; (8008cc4 <_vfiprintf_r+0x248>)
 8008ade:	429d      	cmp	r5, r3
 8008ae0:	bf08      	it	eq
 8008ae2:	68f5      	ldreq	r5, [r6, #12]
 8008ae4:	e7da      	b.n	8008a9c <_vfiprintf_r+0x20>
 8008ae6:	89ab      	ldrh	r3, [r5, #12]
 8008ae8:	0598      	lsls	r0, r3, #22
 8008aea:	d4ed      	bmi.n	8008ac8 <_vfiprintf_r+0x4c>
 8008aec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008aee:	f000 fb80 	bl	80091f2 <__retarget_lock_release_recursive>
 8008af2:	e7e9      	b.n	8008ac8 <_vfiprintf_r+0x4c>
 8008af4:	2300      	movs	r3, #0
 8008af6:	9309      	str	r3, [sp, #36]	; 0x24
 8008af8:	2320      	movs	r3, #32
 8008afa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008afe:	2330      	movs	r3, #48	; 0x30
 8008b00:	f04f 0901 	mov.w	r9, #1
 8008b04:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b08:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008cc8 <_vfiprintf_r+0x24c>
 8008b0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b10:	4623      	mov	r3, r4
 8008b12:	469a      	mov	sl, r3
 8008b14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b18:	b10a      	cbz	r2, 8008b1e <_vfiprintf_r+0xa2>
 8008b1a:	2a25      	cmp	r2, #37	; 0x25
 8008b1c:	d1f9      	bne.n	8008b12 <_vfiprintf_r+0x96>
 8008b1e:	ebba 0b04 	subs.w	fp, sl, r4
 8008b22:	d00b      	beq.n	8008b3c <_vfiprintf_r+0xc0>
 8008b24:	465b      	mov	r3, fp
 8008b26:	4622      	mov	r2, r4
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4630      	mov	r0, r6
 8008b2c:	f7ff ff94 	bl	8008a58 <__sfputs_r>
 8008b30:	3001      	adds	r0, #1
 8008b32:	f000 80aa 	beq.w	8008c8a <_vfiprintf_r+0x20e>
 8008b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b38:	445a      	add	r2, fp
 8008b3a:	9209      	str	r2, [sp, #36]	; 0x24
 8008b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	f000 80a2 	beq.w	8008c8a <_vfiprintf_r+0x20e>
 8008b46:	2300      	movs	r3, #0
 8008b48:	f04f 32ff 	mov.w	r2, #4294967295
 8008b4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b50:	f10a 0a01 	add.w	sl, sl, #1
 8008b54:	9304      	str	r3, [sp, #16]
 8008b56:	9307      	str	r3, [sp, #28]
 8008b58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b5c:	931a      	str	r3, [sp, #104]	; 0x68
 8008b5e:	4654      	mov	r4, sl
 8008b60:	2205      	movs	r2, #5
 8008b62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b66:	4858      	ldr	r0, [pc, #352]	; (8008cc8 <_vfiprintf_r+0x24c>)
 8008b68:	f7ff f8d0 	bl	8007d0c <memchr>
 8008b6c:	9a04      	ldr	r2, [sp, #16]
 8008b6e:	b9d8      	cbnz	r0, 8008ba8 <_vfiprintf_r+0x12c>
 8008b70:	06d1      	lsls	r1, r2, #27
 8008b72:	bf44      	itt	mi
 8008b74:	2320      	movmi	r3, #32
 8008b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b7a:	0713      	lsls	r3, r2, #28
 8008b7c:	bf44      	itt	mi
 8008b7e:	232b      	movmi	r3, #43	; 0x2b
 8008b80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b84:	f89a 3000 	ldrb.w	r3, [sl]
 8008b88:	2b2a      	cmp	r3, #42	; 0x2a
 8008b8a:	d015      	beq.n	8008bb8 <_vfiprintf_r+0x13c>
 8008b8c:	4654      	mov	r4, sl
 8008b8e:	2000      	movs	r0, #0
 8008b90:	f04f 0c0a 	mov.w	ip, #10
 8008b94:	9a07      	ldr	r2, [sp, #28]
 8008b96:	4621      	mov	r1, r4
 8008b98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b9c:	3b30      	subs	r3, #48	; 0x30
 8008b9e:	2b09      	cmp	r3, #9
 8008ba0:	d94e      	bls.n	8008c40 <_vfiprintf_r+0x1c4>
 8008ba2:	b1b0      	cbz	r0, 8008bd2 <_vfiprintf_r+0x156>
 8008ba4:	9207      	str	r2, [sp, #28]
 8008ba6:	e014      	b.n	8008bd2 <_vfiprintf_r+0x156>
 8008ba8:	eba0 0308 	sub.w	r3, r0, r8
 8008bac:	fa09 f303 	lsl.w	r3, r9, r3
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	46a2      	mov	sl, r4
 8008bb4:	9304      	str	r3, [sp, #16]
 8008bb6:	e7d2      	b.n	8008b5e <_vfiprintf_r+0xe2>
 8008bb8:	9b03      	ldr	r3, [sp, #12]
 8008bba:	1d19      	adds	r1, r3, #4
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	9103      	str	r1, [sp, #12]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	bfbb      	ittet	lt
 8008bc4:	425b      	neglt	r3, r3
 8008bc6:	f042 0202 	orrlt.w	r2, r2, #2
 8008bca:	9307      	strge	r3, [sp, #28]
 8008bcc:	9307      	strlt	r3, [sp, #28]
 8008bce:	bfb8      	it	lt
 8008bd0:	9204      	strlt	r2, [sp, #16]
 8008bd2:	7823      	ldrb	r3, [r4, #0]
 8008bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8008bd6:	d10c      	bne.n	8008bf2 <_vfiprintf_r+0x176>
 8008bd8:	7863      	ldrb	r3, [r4, #1]
 8008bda:	2b2a      	cmp	r3, #42	; 0x2a
 8008bdc:	d135      	bne.n	8008c4a <_vfiprintf_r+0x1ce>
 8008bde:	9b03      	ldr	r3, [sp, #12]
 8008be0:	3402      	adds	r4, #2
 8008be2:	1d1a      	adds	r2, r3, #4
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	9203      	str	r2, [sp, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	bfb8      	it	lt
 8008bec:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bf0:	9305      	str	r3, [sp, #20]
 8008bf2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008ccc <_vfiprintf_r+0x250>
 8008bf6:	2203      	movs	r2, #3
 8008bf8:	4650      	mov	r0, sl
 8008bfa:	7821      	ldrb	r1, [r4, #0]
 8008bfc:	f7ff f886 	bl	8007d0c <memchr>
 8008c00:	b140      	cbz	r0, 8008c14 <_vfiprintf_r+0x198>
 8008c02:	2340      	movs	r3, #64	; 0x40
 8008c04:	eba0 000a 	sub.w	r0, r0, sl
 8008c08:	fa03 f000 	lsl.w	r0, r3, r0
 8008c0c:	9b04      	ldr	r3, [sp, #16]
 8008c0e:	3401      	adds	r4, #1
 8008c10:	4303      	orrs	r3, r0
 8008c12:	9304      	str	r3, [sp, #16]
 8008c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c18:	2206      	movs	r2, #6
 8008c1a:	482d      	ldr	r0, [pc, #180]	; (8008cd0 <_vfiprintf_r+0x254>)
 8008c1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c20:	f7ff f874 	bl	8007d0c <memchr>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	d03f      	beq.n	8008ca8 <_vfiprintf_r+0x22c>
 8008c28:	4b2a      	ldr	r3, [pc, #168]	; (8008cd4 <_vfiprintf_r+0x258>)
 8008c2a:	bb1b      	cbnz	r3, 8008c74 <_vfiprintf_r+0x1f8>
 8008c2c:	9b03      	ldr	r3, [sp, #12]
 8008c2e:	3307      	adds	r3, #7
 8008c30:	f023 0307 	bic.w	r3, r3, #7
 8008c34:	3308      	adds	r3, #8
 8008c36:	9303      	str	r3, [sp, #12]
 8008c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c3a:	443b      	add	r3, r7
 8008c3c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c3e:	e767      	b.n	8008b10 <_vfiprintf_r+0x94>
 8008c40:	460c      	mov	r4, r1
 8008c42:	2001      	movs	r0, #1
 8008c44:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c48:	e7a5      	b.n	8008b96 <_vfiprintf_r+0x11a>
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	f04f 0c0a 	mov.w	ip, #10
 8008c50:	4619      	mov	r1, r3
 8008c52:	3401      	adds	r4, #1
 8008c54:	9305      	str	r3, [sp, #20]
 8008c56:	4620      	mov	r0, r4
 8008c58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c5c:	3a30      	subs	r2, #48	; 0x30
 8008c5e:	2a09      	cmp	r2, #9
 8008c60:	d903      	bls.n	8008c6a <_vfiprintf_r+0x1ee>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d0c5      	beq.n	8008bf2 <_vfiprintf_r+0x176>
 8008c66:	9105      	str	r1, [sp, #20]
 8008c68:	e7c3      	b.n	8008bf2 <_vfiprintf_r+0x176>
 8008c6a:	4604      	mov	r4, r0
 8008c6c:	2301      	movs	r3, #1
 8008c6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c72:	e7f0      	b.n	8008c56 <_vfiprintf_r+0x1da>
 8008c74:	ab03      	add	r3, sp, #12
 8008c76:	9300      	str	r3, [sp, #0]
 8008c78:	462a      	mov	r2, r5
 8008c7a:	4630      	mov	r0, r6
 8008c7c:	4b16      	ldr	r3, [pc, #88]	; (8008cd8 <_vfiprintf_r+0x25c>)
 8008c7e:	a904      	add	r1, sp, #16
 8008c80:	f7fd fd1c 	bl	80066bc <_printf_float>
 8008c84:	4607      	mov	r7, r0
 8008c86:	1c78      	adds	r0, r7, #1
 8008c88:	d1d6      	bne.n	8008c38 <_vfiprintf_r+0x1bc>
 8008c8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c8c:	07d9      	lsls	r1, r3, #31
 8008c8e:	d405      	bmi.n	8008c9c <_vfiprintf_r+0x220>
 8008c90:	89ab      	ldrh	r3, [r5, #12]
 8008c92:	059a      	lsls	r2, r3, #22
 8008c94:	d402      	bmi.n	8008c9c <_vfiprintf_r+0x220>
 8008c96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c98:	f000 faab 	bl	80091f2 <__retarget_lock_release_recursive>
 8008c9c:	89ab      	ldrh	r3, [r5, #12]
 8008c9e:	065b      	lsls	r3, r3, #25
 8008ca0:	f53f af12 	bmi.w	8008ac8 <_vfiprintf_r+0x4c>
 8008ca4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ca6:	e711      	b.n	8008acc <_vfiprintf_r+0x50>
 8008ca8:	ab03      	add	r3, sp, #12
 8008caa:	9300      	str	r3, [sp, #0]
 8008cac:	462a      	mov	r2, r5
 8008cae:	4630      	mov	r0, r6
 8008cb0:	4b09      	ldr	r3, [pc, #36]	; (8008cd8 <_vfiprintf_r+0x25c>)
 8008cb2:	a904      	add	r1, sp, #16
 8008cb4:	f7fd ff9e 	bl	8006bf4 <_printf_i>
 8008cb8:	e7e4      	b.n	8008c84 <_vfiprintf_r+0x208>
 8008cba:	bf00      	nop
 8008cbc:	0800994c 	.word	0x0800994c
 8008cc0:	0800996c 	.word	0x0800996c
 8008cc4:	0800992c 	.word	0x0800992c
 8008cc8:	080098d4 	.word	0x080098d4
 8008ccc:	080098da 	.word	0x080098da
 8008cd0:	080098de 	.word	0x080098de
 8008cd4:	080066bd 	.word	0x080066bd
 8008cd8:	08008a59 	.word	0x08008a59

08008cdc <__swbuf_r>:
 8008cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cde:	460e      	mov	r6, r1
 8008ce0:	4614      	mov	r4, r2
 8008ce2:	4605      	mov	r5, r0
 8008ce4:	b118      	cbz	r0, 8008cee <__swbuf_r+0x12>
 8008ce6:	6983      	ldr	r3, [r0, #24]
 8008ce8:	b90b      	cbnz	r3, 8008cee <__swbuf_r+0x12>
 8008cea:	f000 f9e3 	bl	80090b4 <__sinit>
 8008cee:	4b21      	ldr	r3, [pc, #132]	; (8008d74 <__swbuf_r+0x98>)
 8008cf0:	429c      	cmp	r4, r3
 8008cf2:	d12b      	bne.n	8008d4c <__swbuf_r+0x70>
 8008cf4:	686c      	ldr	r4, [r5, #4]
 8008cf6:	69a3      	ldr	r3, [r4, #24]
 8008cf8:	60a3      	str	r3, [r4, #8]
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	071a      	lsls	r2, r3, #28
 8008cfe:	d52f      	bpl.n	8008d60 <__swbuf_r+0x84>
 8008d00:	6923      	ldr	r3, [r4, #16]
 8008d02:	b36b      	cbz	r3, 8008d60 <__swbuf_r+0x84>
 8008d04:	6923      	ldr	r3, [r4, #16]
 8008d06:	6820      	ldr	r0, [r4, #0]
 8008d08:	b2f6      	uxtb	r6, r6
 8008d0a:	1ac0      	subs	r0, r0, r3
 8008d0c:	6963      	ldr	r3, [r4, #20]
 8008d0e:	4637      	mov	r7, r6
 8008d10:	4283      	cmp	r3, r0
 8008d12:	dc04      	bgt.n	8008d1e <__swbuf_r+0x42>
 8008d14:	4621      	mov	r1, r4
 8008d16:	4628      	mov	r0, r5
 8008d18:	f000 f938 	bl	8008f8c <_fflush_r>
 8008d1c:	bb30      	cbnz	r0, 8008d6c <__swbuf_r+0x90>
 8008d1e:	68a3      	ldr	r3, [r4, #8]
 8008d20:	3001      	adds	r0, #1
 8008d22:	3b01      	subs	r3, #1
 8008d24:	60a3      	str	r3, [r4, #8]
 8008d26:	6823      	ldr	r3, [r4, #0]
 8008d28:	1c5a      	adds	r2, r3, #1
 8008d2a:	6022      	str	r2, [r4, #0]
 8008d2c:	701e      	strb	r6, [r3, #0]
 8008d2e:	6963      	ldr	r3, [r4, #20]
 8008d30:	4283      	cmp	r3, r0
 8008d32:	d004      	beq.n	8008d3e <__swbuf_r+0x62>
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	07db      	lsls	r3, r3, #31
 8008d38:	d506      	bpl.n	8008d48 <__swbuf_r+0x6c>
 8008d3a:	2e0a      	cmp	r6, #10
 8008d3c:	d104      	bne.n	8008d48 <__swbuf_r+0x6c>
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4628      	mov	r0, r5
 8008d42:	f000 f923 	bl	8008f8c <_fflush_r>
 8008d46:	b988      	cbnz	r0, 8008d6c <__swbuf_r+0x90>
 8008d48:	4638      	mov	r0, r7
 8008d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d4c:	4b0a      	ldr	r3, [pc, #40]	; (8008d78 <__swbuf_r+0x9c>)
 8008d4e:	429c      	cmp	r4, r3
 8008d50:	d101      	bne.n	8008d56 <__swbuf_r+0x7a>
 8008d52:	68ac      	ldr	r4, [r5, #8]
 8008d54:	e7cf      	b.n	8008cf6 <__swbuf_r+0x1a>
 8008d56:	4b09      	ldr	r3, [pc, #36]	; (8008d7c <__swbuf_r+0xa0>)
 8008d58:	429c      	cmp	r4, r3
 8008d5a:	bf08      	it	eq
 8008d5c:	68ec      	ldreq	r4, [r5, #12]
 8008d5e:	e7ca      	b.n	8008cf6 <__swbuf_r+0x1a>
 8008d60:	4621      	mov	r1, r4
 8008d62:	4628      	mov	r0, r5
 8008d64:	f000 f81a 	bl	8008d9c <__swsetup_r>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	d0cb      	beq.n	8008d04 <__swbuf_r+0x28>
 8008d6c:	f04f 37ff 	mov.w	r7, #4294967295
 8008d70:	e7ea      	b.n	8008d48 <__swbuf_r+0x6c>
 8008d72:	bf00      	nop
 8008d74:	0800994c 	.word	0x0800994c
 8008d78:	0800996c 	.word	0x0800996c
 8008d7c:	0800992c 	.word	0x0800992c

08008d80 <__ascii_wctomb>:
 8008d80:	4603      	mov	r3, r0
 8008d82:	4608      	mov	r0, r1
 8008d84:	b141      	cbz	r1, 8008d98 <__ascii_wctomb+0x18>
 8008d86:	2aff      	cmp	r2, #255	; 0xff
 8008d88:	d904      	bls.n	8008d94 <__ascii_wctomb+0x14>
 8008d8a:	228a      	movs	r2, #138	; 0x8a
 8008d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d90:	601a      	str	r2, [r3, #0]
 8008d92:	4770      	bx	lr
 8008d94:	2001      	movs	r0, #1
 8008d96:	700a      	strb	r2, [r1, #0]
 8008d98:	4770      	bx	lr
	...

08008d9c <__swsetup_r>:
 8008d9c:	4b32      	ldr	r3, [pc, #200]	; (8008e68 <__swsetup_r+0xcc>)
 8008d9e:	b570      	push	{r4, r5, r6, lr}
 8008da0:	681d      	ldr	r5, [r3, #0]
 8008da2:	4606      	mov	r6, r0
 8008da4:	460c      	mov	r4, r1
 8008da6:	b125      	cbz	r5, 8008db2 <__swsetup_r+0x16>
 8008da8:	69ab      	ldr	r3, [r5, #24]
 8008daa:	b913      	cbnz	r3, 8008db2 <__swsetup_r+0x16>
 8008dac:	4628      	mov	r0, r5
 8008dae:	f000 f981 	bl	80090b4 <__sinit>
 8008db2:	4b2e      	ldr	r3, [pc, #184]	; (8008e6c <__swsetup_r+0xd0>)
 8008db4:	429c      	cmp	r4, r3
 8008db6:	d10f      	bne.n	8008dd8 <__swsetup_r+0x3c>
 8008db8:	686c      	ldr	r4, [r5, #4]
 8008dba:	89a3      	ldrh	r3, [r4, #12]
 8008dbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008dc0:	0719      	lsls	r1, r3, #28
 8008dc2:	d42c      	bmi.n	8008e1e <__swsetup_r+0x82>
 8008dc4:	06dd      	lsls	r5, r3, #27
 8008dc6:	d411      	bmi.n	8008dec <__swsetup_r+0x50>
 8008dc8:	2309      	movs	r3, #9
 8008dca:	6033      	str	r3, [r6, #0]
 8008dcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd4:	81a3      	strh	r3, [r4, #12]
 8008dd6:	e03e      	b.n	8008e56 <__swsetup_r+0xba>
 8008dd8:	4b25      	ldr	r3, [pc, #148]	; (8008e70 <__swsetup_r+0xd4>)
 8008dda:	429c      	cmp	r4, r3
 8008ddc:	d101      	bne.n	8008de2 <__swsetup_r+0x46>
 8008dde:	68ac      	ldr	r4, [r5, #8]
 8008de0:	e7eb      	b.n	8008dba <__swsetup_r+0x1e>
 8008de2:	4b24      	ldr	r3, [pc, #144]	; (8008e74 <__swsetup_r+0xd8>)
 8008de4:	429c      	cmp	r4, r3
 8008de6:	bf08      	it	eq
 8008de8:	68ec      	ldreq	r4, [r5, #12]
 8008dea:	e7e6      	b.n	8008dba <__swsetup_r+0x1e>
 8008dec:	0758      	lsls	r0, r3, #29
 8008dee:	d512      	bpl.n	8008e16 <__swsetup_r+0x7a>
 8008df0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008df2:	b141      	cbz	r1, 8008e06 <__swsetup_r+0x6a>
 8008df4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008df8:	4299      	cmp	r1, r3
 8008dfa:	d002      	beq.n	8008e02 <__swsetup_r+0x66>
 8008dfc:	4630      	mov	r0, r6
 8008dfe:	f7ff fb37 	bl	8008470 <_free_r>
 8008e02:	2300      	movs	r3, #0
 8008e04:	6363      	str	r3, [r4, #52]	; 0x34
 8008e06:	89a3      	ldrh	r3, [r4, #12]
 8008e08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008e0c:	81a3      	strh	r3, [r4, #12]
 8008e0e:	2300      	movs	r3, #0
 8008e10:	6063      	str	r3, [r4, #4]
 8008e12:	6923      	ldr	r3, [r4, #16]
 8008e14:	6023      	str	r3, [r4, #0]
 8008e16:	89a3      	ldrh	r3, [r4, #12]
 8008e18:	f043 0308 	orr.w	r3, r3, #8
 8008e1c:	81a3      	strh	r3, [r4, #12]
 8008e1e:	6923      	ldr	r3, [r4, #16]
 8008e20:	b94b      	cbnz	r3, 8008e36 <__swsetup_r+0x9a>
 8008e22:	89a3      	ldrh	r3, [r4, #12]
 8008e24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008e28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e2c:	d003      	beq.n	8008e36 <__swsetup_r+0x9a>
 8008e2e:	4621      	mov	r1, r4
 8008e30:	4630      	mov	r0, r6
 8008e32:	f000 fa05 	bl	8009240 <__smakebuf_r>
 8008e36:	89a0      	ldrh	r0, [r4, #12]
 8008e38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e3c:	f010 0301 	ands.w	r3, r0, #1
 8008e40:	d00a      	beq.n	8008e58 <__swsetup_r+0xbc>
 8008e42:	2300      	movs	r3, #0
 8008e44:	60a3      	str	r3, [r4, #8]
 8008e46:	6963      	ldr	r3, [r4, #20]
 8008e48:	425b      	negs	r3, r3
 8008e4a:	61a3      	str	r3, [r4, #24]
 8008e4c:	6923      	ldr	r3, [r4, #16]
 8008e4e:	b943      	cbnz	r3, 8008e62 <__swsetup_r+0xc6>
 8008e50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e54:	d1ba      	bne.n	8008dcc <__swsetup_r+0x30>
 8008e56:	bd70      	pop	{r4, r5, r6, pc}
 8008e58:	0781      	lsls	r1, r0, #30
 8008e5a:	bf58      	it	pl
 8008e5c:	6963      	ldrpl	r3, [r4, #20]
 8008e5e:	60a3      	str	r3, [r4, #8]
 8008e60:	e7f4      	b.n	8008e4c <__swsetup_r+0xb0>
 8008e62:	2000      	movs	r0, #0
 8008e64:	e7f7      	b.n	8008e56 <__swsetup_r+0xba>
 8008e66:	bf00      	nop
 8008e68:	20000040 	.word	0x20000040
 8008e6c:	0800994c 	.word	0x0800994c
 8008e70:	0800996c 	.word	0x0800996c
 8008e74:	0800992c 	.word	0x0800992c

08008e78 <abort>:
 8008e78:	2006      	movs	r0, #6
 8008e7a:	b508      	push	{r3, lr}
 8008e7c:	f000 fa50 	bl	8009320 <raise>
 8008e80:	2001      	movs	r0, #1
 8008e82:	f7f9 fc78 	bl	8002776 <_exit>
	...

08008e88 <__sflush_r>:
 8008e88:	898a      	ldrh	r2, [r1, #12]
 8008e8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e8c:	4605      	mov	r5, r0
 8008e8e:	0710      	lsls	r0, r2, #28
 8008e90:	460c      	mov	r4, r1
 8008e92:	d457      	bmi.n	8008f44 <__sflush_r+0xbc>
 8008e94:	684b      	ldr	r3, [r1, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	dc04      	bgt.n	8008ea4 <__sflush_r+0x1c>
 8008e9a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	dc01      	bgt.n	8008ea4 <__sflush_r+0x1c>
 8008ea0:	2000      	movs	r0, #0
 8008ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ea4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ea6:	2e00      	cmp	r6, #0
 8008ea8:	d0fa      	beq.n	8008ea0 <__sflush_r+0x18>
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008eb0:	682f      	ldr	r7, [r5, #0]
 8008eb2:	602b      	str	r3, [r5, #0]
 8008eb4:	d032      	beq.n	8008f1c <__sflush_r+0x94>
 8008eb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008eb8:	89a3      	ldrh	r3, [r4, #12]
 8008eba:	075a      	lsls	r2, r3, #29
 8008ebc:	d505      	bpl.n	8008eca <__sflush_r+0x42>
 8008ebe:	6863      	ldr	r3, [r4, #4]
 8008ec0:	1ac0      	subs	r0, r0, r3
 8008ec2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ec4:	b10b      	cbz	r3, 8008eca <__sflush_r+0x42>
 8008ec6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ec8:	1ac0      	subs	r0, r0, r3
 8008eca:	2300      	movs	r3, #0
 8008ecc:	4602      	mov	r2, r0
 8008ece:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	6a21      	ldr	r1, [r4, #32]
 8008ed4:	47b0      	blx	r6
 8008ed6:	1c43      	adds	r3, r0, #1
 8008ed8:	89a3      	ldrh	r3, [r4, #12]
 8008eda:	d106      	bne.n	8008eea <__sflush_r+0x62>
 8008edc:	6829      	ldr	r1, [r5, #0]
 8008ede:	291d      	cmp	r1, #29
 8008ee0:	d82c      	bhi.n	8008f3c <__sflush_r+0xb4>
 8008ee2:	4a29      	ldr	r2, [pc, #164]	; (8008f88 <__sflush_r+0x100>)
 8008ee4:	40ca      	lsrs	r2, r1
 8008ee6:	07d6      	lsls	r6, r2, #31
 8008ee8:	d528      	bpl.n	8008f3c <__sflush_r+0xb4>
 8008eea:	2200      	movs	r2, #0
 8008eec:	6062      	str	r2, [r4, #4]
 8008eee:	6922      	ldr	r2, [r4, #16]
 8008ef0:	04d9      	lsls	r1, r3, #19
 8008ef2:	6022      	str	r2, [r4, #0]
 8008ef4:	d504      	bpl.n	8008f00 <__sflush_r+0x78>
 8008ef6:	1c42      	adds	r2, r0, #1
 8008ef8:	d101      	bne.n	8008efe <__sflush_r+0x76>
 8008efa:	682b      	ldr	r3, [r5, #0]
 8008efc:	b903      	cbnz	r3, 8008f00 <__sflush_r+0x78>
 8008efe:	6560      	str	r0, [r4, #84]	; 0x54
 8008f00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f02:	602f      	str	r7, [r5, #0]
 8008f04:	2900      	cmp	r1, #0
 8008f06:	d0cb      	beq.n	8008ea0 <__sflush_r+0x18>
 8008f08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f0c:	4299      	cmp	r1, r3
 8008f0e:	d002      	beq.n	8008f16 <__sflush_r+0x8e>
 8008f10:	4628      	mov	r0, r5
 8008f12:	f7ff faad 	bl	8008470 <_free_r>
 8008f16:	2000      	movs	r0, #0
 8008f18:	6360      	str	r0, [r4, #52]	; 0x34
 8008f1a:	e7c2      	b.n	8008ea2 <__sflush_r+0x1a>
 8008f1c:	6a21      	ldr	r1, [r4, #32]
 8008f1e:	2301      	movs	r3, #1
 8008f20:	4628      	mov	r0, r5
 8008f22:	47b0      	blx	r6
 8008f24:	1c41      	adds	r1, r0, #1
 8008f26:	d1c7      	bne.n	8008eb8 <__sflush_r+0x30>
 8008f28:	682b      	ldr	r3, [r5, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d0c4      	beq.n	8008eb8 <__sflush_r+0x30>
 8008f2e:	2b1d      	cmp	r3, #29
 8008f30:	d001      	beq.n	8008f36 <__sflush_r+0xae>
 8008f32:	2b16      	cmp	r3, #22
 8008f34:	d101      	bne.n	8008f3a <__sflush_r+0xb2>
 8008f36:	602f      	str	r7, [r5, #0]
 8008f38:	e7b2      	b.n	8008ea0 <__sflush_r+0x18>
 8008f3a:	89a3      	ldrh	r3, [r4, #12]
 8008f3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f40:	81a3      	strh	r3, [r4, #12]
 8008f42:	e7ae      	b.n	8008ea2 <__sflush_r+0x1a>
 8008f44:	690f      	ldr	r7, [r1, #16]
 8008f46:	2f00      	cmp	r7, #0
 8008f48:	d0aa      	beq.n	8008ea0 <__sflush_r+0x18>
 8008f4a:	0793      	lsls	r3, r2, #30
 8008f4c:	bf18      	it	ne
 8008f4e:	2300      	movne	r3, #0
 8008f50:	680e      	ldr	r6, [r1, #0]
 8008f52:	bf08      	it	eq
 8008f54:	694b      	ldreq	r3, [r1, #20]
 8008f56:	1bf6      	subs	r6, r6, r7
 8008f58:	600f      	str	r7, [r1, #0]
 8008f5a:	608b      	str	r3, [r1, #8]
 8008f5c:	2e00      	cmp	r6, #0
 8008f5e:	dd9f      	ble.n	8008ea0 <__sflush_r+0x18>
 8008f60:	4633      	mov	r3, r6
 8008f62:	463a      	mov	r2, r7
 8008f64:	4628      	mov	r0, r5
 8008f66:	6a21      	ldr	r1, [r4, #32]
 8008f68:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008f6c:	47e0      	blx	ip
 8008f6e:	2800      	cmp	r0, #0
 8008f70:	dc06      	bgt.n	8008f80 <__sflush_r+0xf8>
 8008f72:	89a3      	ldrh	r3, [r4, #12]
 8008f74:	f04f 30ff 	mov.w	r0, #4294967295
 8008f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f7c:	81a3      	strh	r3, [r4, #12]
 8008f7e:	e790      	b.n	8008ea2 <__sflush_r+0x1a>
 8008f80:	4407      	add	r7, r0
 8008f82:	1a36      	subs	r6, r6, r0
 8008f84:	e7ea      	b.n	8008f5c <__sflush_r+0xd4>
 8008f86:	bf00      	nop
 8008f88:	20400001 	.word	0x20400001

08008f8c <_fflush_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	690b      	ldr	r3, [r1, #16]
 8008f90:	4605      	mov	r5, r0
 8008f92:	460c      	mov	r4, r1
 8008f94:	b913      	cbnz	r3, 8008f9c <_fflush_r+0x10>
 8008f96:	2500      	movs	r5, #0
 8008f98:	4628      	mov	r0, r5
 8008f9a:	bd38      	pop	{r3, r4, r5, pc}
 8008f9c:	b118      	cbz	r0, 8008fa6 <_fflush_r+0x1a>
 8008f9e:	6983      	ldr	r3, [r0, #24]
 8008fa0:	b90b      	cbnz	r3, 8008fa6 <_fflush_r+0x1a>
 8008fa2:	f000 f887 	bl	80090b4 <__sinit>
 8008fa6:	4b14      	ldr	r3, [pc, #80]	; (8008ff8 <_fflush_r+0x6c>)
 8008fa8:	429c      	cmp	r4, r3
 8008faa:	d11b      	bne.n	8008fe4 <_fflush_r+0x58>
 8008fac:	686c      	ldr	r4, [r5, #4]
 8008fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d0ef      	beq.n	8008f96 <_fflush_r+0xa>
 8008fb6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008fb8:	07d0      	lsls	r0, r2, #31
 8008fba:	d404      	bmi.n	8008fc6 <_fflush_r+0x3a>
 8008fbc:	0599      	lsls	r1, r3, #22
 8008fbe:	d402      	bmi.n	8008fc6 <_fflush_r+0x3a>
 8008fc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fc2:	f000 f915 	bl	80091f0 <__retarget_lock_acquire_recursive>
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	4621      	mov	r1, r4
 8008fca:	f7ff ff5d 	bl	8008e88 <__sflush_r>
 8008fce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fd0:	4605      	mov	r5, r0
 8008fd2:	07da      	lsls	r2, r3, #31
 8008fd4:	d4e0      	bmi.n	8008f98 <_fflush_r+0xc>
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	059b      	lsls	r3, r3, #22
 8008fda:	d4dd      	bmi.n	8008f98 <_fflush_r+0xc>
 8008fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fde:	f000 f908 	bl	80091f2 <__retarget_lock_release_recursive>
 8008fe2:	e7d9      	b.n	8008f98 <_fflush_r+0xc>
 8008fe4:	4b05      	ldr	r3, [pc, #20]	; (8008ffc <_fflush_r+0x70>)
 8008fe6:	429c      	cmp	r4, r3
 8008fe8:	d101      	bne.n	8008fee <_fflush_r+0x62>
 8008fea:	68ac      	ldr	r4, [r5, #8]
 8008fec:	e7df      	b.n	8008fae <_fflush_r+0x22>
 8008fee:	4b04      	ldr	r3, [pc, #16]	; (8009000 <_fflush_r+0x74>)
 8008ff0:	429c      	cmp	r4, r3
 8008ff2:	bf08      	it	eq
 8008ff4:	68ec      	ldreq	r4, [r5, #12]
 8008ff6:	e7da      	b.n	8008fae <_fflush_r+0x22>
 8008ff8:	0800994c 	.word	0x0800994c
 8008ffc:	0800996c 	.word	0x0800996c
 8009000:	0800992c 	.word	0x0800992c

08009004 <std>:
 8009004:	2300      	movs	r3, #0
 8009006:	b510      	push	{r4, lr}
 8009008:	4604      	mov	r4, r0
 800900a:	e9c0 3300 	strd	r3, r3, [r0]
 800900e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009012:	6083      	str	r3, [r0, #8]
 8009014:	8181      	strh	r1, [r0, #12]
 8009016:	6643      	str	r3, [r0, #100]	; 0x64
 8009018:	81c2      	strh	r2, [r0, #14]
 800901a:	6183      	str	r3, [r0, #24]
 800901c:	4619      	mov	r1, r3
 800901e:	2208      	movs	r2, #8
 8009020:	305c      	adds	r0, #92	; 0x5c
 8009022:	f7fd faa5 	bl	8006570 <memset>
 8009026:	4b05      	ldr	r3, [pc, #20]	; (800903c <std+0x38>)
 8009028:	6224      	str	r4, [r4, #32]
 800902a:	6263      	str	r3, [r4, #36]	; 0x24
 800902c:	4b04      	ldr	r3, [pc, #16]	; (8009040 <std+0x3c>)
 800902e:	62a3      	str	r3, [r4, #40]	; 0x28
 8009030:	4b04      	ldr	r3, [pc, #16]	; (8009044 <std+0x40>)
 8009032:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009034:	4b04      	ldr	r3, [pc, #16]	; (8009048 <std+0x44>)
 8009036:	6323      	str	r3, [r4, #48]	; 0x30
 8009038:	bd10      	pop	{r4, pc}
 800903a:	bf00      	nop
 800903c:	08009359 	.word	0x08009359
 8009040:	0800937b 	.word	0x0800937b
 8009044:	080093b3 	.word	0x080093b3
 8009048:	080093d7 	.word	0x080093d7

0800904c <_cleanup_r>:
 800904c:	4901      	ldr	r1, [pc, #4]	; (8009054 <_cleanup_r+0x8>)
 800904e:	f000 b8af 	b.w	80091b0 <_fwalk_reent>
 8009052:	bf00      	nop
 8009054:	08008f8d 	.word	0x08008f8d

08009058 <__sfmoreglue>:
 8009058:	2268      	movs	r2, #104	; 0x68
 800905a:	b570      	push	{r4, r5, r6, lr}
 800905c:	1e4d      	subs	r5, r1, #1
 800905e:	4355      	muls	r5, r2
 8009060:	460e      	mov	r6, r1
 8009062:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009066:	f7ff fa6b 	bl	8008540 <_malloc_r>
 800906a:	4604      	mov	r4, r0
 800906c:	b140      	cbz	r0, 8009080 <__sfmoreglue+0x28>
 800906e:	2100      	movs	r1, #0
 8009070:	e9c0 1600 	strd	r1, r6, [r0]
 8009074:	300c      	adds	r0, #12
 8009076:	60a0      	str	r0, [r4, #8]
 8009078:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800907c:	f7fd fa78 	bl	8006570 <memset>
 8009080:	4620      	mov	r0, r4
 8009082:	bd70      	pop	{r4, r5, r6, pc}

08009084 <__sfp_lock_acquire>:
 8009084:	4801      	ldr	r0, [pc, #4]	; (800908c <__sfp_lock_acquire+0x8>)
 8009086:	f000 b8b3 	b.w	80091f0 <__retarget_lock_acquire_recursive>
 800908a:	bf00      	nop
 800908c:	2000049d 	.word	0x2000049d

08009090 <__sfp_lock_release>:
 8009090:	4801      	ldr	r0, [pc, #4]	; (8009098 <__sfp_lock_release+0x8>)
 8009092:	f000 b8ae 	b.w	80091f2 <__retarget_lock_release_recursive>
 8009096:	bf00      	nop
 8009098:	2000049d 	.word	0x2000049d

0800909c <__sinit_lock_acquire>:
 800909c:	4801      	ldr	r0, [pc, #4]	; (80090a4 <__sinit_lock_acquire+0x8>)
 800909e:	f000 b8a7 	b.w	80091f0 <__retarget_lock_acquire_recursive>
 80090a2:	bf00      	nop
 80090a4:	2000049e 	.word	0x2000049e

080090a8 <__sinit_lock_release>:
 80090a8:	4801      	ldr	r0, [pc, #4]	; (80090b0 <__sinit_lock_release+0x8>)
 80090aa:	f000 b8a2 	b.w	80091f2 <__retarget_lock_release_recursive>
 80090ae:	bf00      	nop
 80090b0:	2000049e 	.word	0x2000049e

080090b4 <__sinit>:
 80090b4:	b510      	push	{r4, lr}
 80090b6:	4604      	mov	r4, r0
 80090b8:	f7ff fff0 	bl	800909c <__sinit_lock_acquire>
 80090bc:	69a3      	ldr	r3, [r4, #24]
 80090be:	b11b      	cbz	r3, 80090c8 <__sinit+0x14>
 80090c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090c4:	f7ff bff0 	b.w	80090a8 <__sinit_lock_release>
 80090c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80090cc:	6523      	str	r3, [r4, #80]	; 0x50
 80090ce:	4b13      	ldr	r3, [pc, #76]	; (800911c <__sinit+0x68>)
 80090d0:	4a13      	ldr	r2, [pc, #76]	; (8009120 <__sinit+0x6c>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80090d6:	42a3      	cmp	r3, r4
 80090d8:	bf08      	it	eq
 80090da:	2301      	moveq	r3, #1
 80090dc:	4620      	mov	r0, r4
 80090de:	bf08      	it	eq
 80090e0:	61a3      	streq	r3, [r4, #24]
 80090e2:	f000 f81f 	bl	8009124 <__sfp>
 80090e6:	6060      	str	r0, [r4, #4]
 80090e8:	4620      	mov	r0, r4
 80090ea:	f000 f81b 	bl	8009124 <__sfp>
 80090ee:	60a0      	str	r0, [r4, #8]
 80090f0:	4620      	mov	r0, r4
 80090f2:	f000 f817 	bl	8009124 <__sfp>
 80090f6:	2200      	movs	r2, #0
 80090f8:	2104      	movs	r1, #4
 80090fa:	60e0      	str	r0, [r4, #12]
 80090fc:	6860      	ldr	r0, [r4, #4]
 80090fe:	f7ff ff81 	bl	8009004 <std>
 8009102:	2201      	movs	r2, #1
 8009104:	2109      	movs	r1, #9
 8009106:	68a0      	ldr	r0, [r4, #8]
 8009108:	f7ff ff7c 	bl	8009004 <std>
 800910c:	2202      	movs	r2, #2
 800910e:	2112      	movs	r1, #18
 8009110:	68e0      	ldr	r0, [r4, #12]
 8009112:	f7ff ff77 	bl	8009004 <std>
 8009116:	2301      	movs	r3, #1
 8009118:	61a3      	str	r3, [r4, #24]
 800911a:	e7d1      	b.n	80090c0 <__sinit+0xc>
 800911c:	080095ac 	.word	0x080095ac
 8009120:	0800904d 	.word	0x0800904d

08009124 <__sfp>:
 8009124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009126:	4607      	mov	r7, r0
 8009128:	f7ff ffac 	bl	8009084 <__sfp_lock_acquire>
 800912c:	4b1e      	ldr	r3, [pc, #120]	; (80091a8 <__sfp+0x84>)
 800912e:	681e      	ldr	r6, [r3, #0]
 8009130:	69b3      	ldr	r3, [r6, #24]
 8009132:	b913      	cbnz	r3, 800913a <__sfp+0x16>
 8009134:	4630      	mov	r0, r6
 8009136:	f7ff ffbd 	bl	80090b4 <__sinit>
 800913a:	3648      	adds	r6, #72	; 0x48
 800913c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009140:	3b01      	subs	r3, #1
 8009142:	d503      	bpl.n	800914c <__sfp+0x28>
 8009144:	6833      	ldr	r3, [r6, #0]
 8009146:	b30b      	cbz	r3, 800918c <__sfp+0x68>
 8009148:	6836      	ldr	r6, [r6, #0]
 800914a:	e7f7      	b.n	800913c <__sfp+0x18>
 800914c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009150:	b9d5      	cbnz	r5, 8009188 <__sfp+0x64>
 8009152:	4b16      	ldr	r3, [pc, #88]	; (80091ac <__sfp+0x88>)
 8009154:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009158:	60e3      	str	r3, [r4, #12]
 800915a:	6665      	str	r5, [r4, #100]	; 0x64
 800915c:	f000 f847 	bl	80091ee <__retarget_lock_init_recursive>
 8009160:	f7ff ff96 	bl	8009090 <__sfp_lock_release>
 8009164:	2208      	movs	r2, #8
 8009166:	4629      	mov	r1, r5
 8009168:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800916c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009170:	6025      	str	r5, [r4, #0]
 8009172:	61a5      	str	r5, [r4, #24]
 8009174:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009178:	f7fd f9fa 	bl	8006570 <memset>
 800917c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009180:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009184:	4620      	mov	r0, r4
 8009186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009188:	3468      	adds	r4, #104	; 0x68
 800918a:	e7d9      	b.n	8009140 <__sfp+0x1c>
 800918c:	2104      	movs	r1, #4
 800918e:	4638      	mov	r0, r7
 8009190:	f7ff ff62 	bl	8009058 <__sfmoreglue>
 8009194:	4604      	mov	r4, r0
 8009196:	6030      	str	r0, [r6, #0]
 8009198:	2800      	cmp	r0, #0
 800919a:	d1d5      	bne.n	8009148 <__sfp+0x24>
 800919c:	f7ff ff78 	bl	8009090 <__sfp_lock_release>
 80091a0:	230c      	movs	r3, #12
 80091a2:	603b      	str	r3, [r7, #0]
 80091a4:	e7ee      	b.n	8009184 <__sfp+0x60>
 80091a6:	bf00      	nop
 80091a8:	080095ac 	.word	0x080095ac
 80091ac:	ffff0001 	.word	0xffff0001

080091b0 <_fwalk_reent>:
 80091b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091b4:	4606      	mov	r6, r0
 80091b6:	4688      	mov	r8, r1
 80091b8:	2700      	movs	r7, #0
 80091ba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091c2:	f1b9 0901 	subs.w	r9, r9, #1
 80091c6:	d505      	bpl.n	80091d4 <_fwalk_reent+0x24>
 80091c8:	6824      	ldr	r4, [r4, #0]
 80091ca:	2c00      	cmp	r4, #0
 80091cc:	d1f7      	bne.n	80091be <_fwalk_reent+0xe>
 80091ce:	4638      	mov	r0, r7
 80091d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091d4:	89ab      	ldrh	r3, [r5, #12]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d907      	bls.n	80091ea <_fwalk_reent+0x3a>
 80091da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091de:	3301      	adds	r3, #1
 80091e0:	d003      	beq.n	80091ea <_fwalk_reent+0x3a>
 80091e2:	4629      	mov	r1, r5
 80091e4:	4630      	mov	r0, r6
 80091e6:	47c0      	blx	r8
 80091e8:	4307      	orrs	r7, r0
 80091ea:	3568      	adds	r5, #104	; 0x68
 80091ec:	e7e9      	b.n	80091c2 <_fwalk_reent+0x12>

080091ee <__retarget_lock_init_recursive>:
 80091ee:	4770      	bx	lr

080091f0 <__retarget_lock_acquire_recursive>:
 80091f0:	4770      	bx	lr

080091f2 <__retarget_lock_release_recursive>:
 80091f2:	4770      	bx	lr

080091f4 <__swhatbuf_r>:
 80091f4:	b570      	push	{r4, r5, r6, lr}
 80091f6:	460e      	mov	r6, r1
 80091f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fc:	4614      	mov	r4, r2
 80091fe:	2900      	cmp	r1, #0
 8009200:	461d      	mov	r5, r3
 8009202:	b096      	sub	sp, #88	; 0x58
 8009204:	da08      	bge.n	8009218 <__swhatbuf_r+0x24>
 8009206:	2200      	movs	r2, #0
 8009208:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800920c:	602a      	str	r2, [r5, #0]
 800920e:	061a      	lsls	r2, r3, #24
 8009210:	d410      	bmi.n	8009234 <__swhatbuf_r+0x40>
 8009212:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009216:	e00e      	b.n	8009236 <__swhatbuf_r+0x42>
 8009218:	466a      	mov	r2, sp
 800921a:	f000 f903 	bl	8009424 <_fstat_r>
 800921e:	2800      	cmp	r0, #0
 8009220:	dbf1      	blt.n	8009206 <__swhatbuf_r+0x12>
 8009222:	9a01      	ldr	r2, [sp, #4]
 8009224:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009228:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800922c:	425a      	negs	r2, r3
 800922e:	415a      	adcs	r2, r3
 8009230:	602a      	str	r2, [r5, #0]
 8009232:	e7ee      	b.n	8009212 <__swhatbuf_r+0x1e>
 8009234:	2340      	movs	r3, #64	; 0x40
 8009236:	2000      	movs	r0, #0
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	b016      	add	sp, #88	; 0x58
 800923c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009240 <__smakebuf_r>:
 8009240:	898b      	ldrh	r3, [r1, #12]
 8009242:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009244:	079d      	lsls	r5, r3, #30
 8009246:	4606      	mov	r6, r0
 8009248:	460c      	mov	r4, r1
 800924a:	d507      	bpl.n	800925c <__smakebuf_r+0x1c>
 800924c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009250:	6023      	str	r3, [r4, #0]
 8009252:	6123      	str	r3, [r4, #16]
 8009254:	2301      	movs	r3, #1
 8009256:	6163      	str	r3, [r4, #20]
 8009258:	b002      	add	sp, #8
 800925a:	bd70      	pop	{r4, r5, r6, pc}
 800925c:	466a      	mov	r2, sp
 800925e:	ab01      	add	r3, sp, #4
 8009260:	f7ff ffc8 	bl	80091f4 <__swhatbuf_r>
 8009264:	9900      	ldr	r1, [sp, #0]
 8009266:	4605      	mov	r5, r0
 8009268:	4630      	mov	r0, r6
 800926a:	f7ff f969 	bl	8008540 <_malloc_r>
 800926e:	b948      	cbnz	r0, 8009284 <__smakebuf_r+0x44>
 8009270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009274:	059a      	lsls	r2, r3, #22
 8009276:	d4ef      	bmi.n	8009258 <__smakebuf_r+0x18>
 8009278:	f023 0303 	bic.w	r3, r3, #3
 800927c:	f043 0302 	orr.w	r3, r3, #2
 8009280:	81a3      	strh	r3, [r4, #12]
 8009282:	e7e3      	b.n	800924c <__smakebuf_r+0xc>
 8009284:	4b0d      	ldr	r3, [pc, #52]	; (80092bc <__smakebuf_r+0x7c>)
 8009286:	62b3      	str	r3, [r6, #40]	; 0x28
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	6020      	str	r0, [r4, #0]
 800928c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009290:	81a3      	strh	r3, [r4, #12]
 8009292:	9b00      	ldr	r3, [sp, #0]
 8009294:	6120      	str	r0, [r4, #16]
 8009296:	6163      	str	r3, [r4, #20]
 8009298:	9b01      	ldr	r3, [sp, #4]
 800929a:	b15b      	cbz	r3, 80092b4 <__smakebuf_r+0x74>
 800929c:	4630      	mov	r0, r6
 800929e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092a2:	f000 f8d1 	bl	8009448 <_isatty_r>
 80092a6:	b128      	cbz	r0, 80092b4 <__smakebuf_r+0x74>
 80092a8:	89a3      	ldrh	r3, [r4, #12]
 80092aa:	f023 0303 	bic.w	r3, r3, #3
 80092ae:	f043 0301 	orr.w	r3, r3, #1
 80092b2:	81a3      	strh	r3, [r4, #12]
 80092b4:	89a0      	ldrh	r0, [r4, #12]
 80092b6:	4305      	orrs	r5, r0
 80092b8:	81a5      	strh	r5, [r4, #12]
 80092ba:	e7cd      	b.n	8009258 <__smakebuf_r+0x18>
 80092bc:	0800904d 	.word	0x0800904d

080092c0 <_malloc_usable_size_r>:
 80092c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092c4:	1f18      	subs	r0, r3, #4
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	bfbc      	itt	lt
 80092ca:	580b      	ldrlt	r3, [r1, r0]
 80092cc:	18c0      	addlt	r0, r0, r3
 80092ce:	4770      	bx	lr

080092d0 <_raise_r>:
 80092d0:	291f      	cmp	r1, #31
 80092d2:	b538      	push	{r3, r4, r5, lr}
 80092d4:	4604      	mov	r4, r0
 80092d6:	460d      	mov	r5, r1
 80092d8:	d904      	bls.n	80092e4 <_raise_r+0x14>
 80092da:	2316      	movs	r3, #22
 80092dc:	6003      	str	r3, [r0, #0]
 80092de:	f04f 30ff 	mov.w	r0, #4294967295
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
 80092e4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80092e6:	b112      	cbz	r2, 80092ee <_raise_r+0x1e>
 80092e8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092ec:	b94b      	cbnz	r3, 8009302 <_raise_r+0x32>
 80092ee:	4620      	mov	r0, r4
 80092f0:	f000 f830 	bl	8009354 <_getpid_r>
 80092f4:	462a      	mov	r2, r5
 80092f6:	4601      	mov	r1, r0
 80092f8:	4620      	mov	r0, r4
 80092fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092fe:	f000 b817 	b.w	8009330 <_kill_r>
 8009302:	2b01      	cmp	r3, #1
 8009304:	d00a      	beq.n	800931c <_raise_r+0x4c>
 8009306:	1c59      	adds	r1, r3, #1
 8009308:	d103      	bne.n	8009312 <_raise_r+0x42>
 800930a:	2316      	movs	r3, #22
 800930c:	6003      	str	r3, [r0, #0]
 800930e:	2001      	movs	r0, #1
 8009310:	e7e7      	b.n	80092e2 <_raise_r+0x12>
 8009312:	2400      	movs	r4, #0
 8009314:	4628      	mov	r0, r5
 8009316:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800931a:	4798      	blx	r3
 800931c:	2000      	movs	r0, #0
 800931e:	e7e0      	b.n	80092e2 <_raise_r+0x12>

08009320 <raise>:
 8009320:	4b02      	ldr	r3, [pc, #8]	; (800932c <raise+0xc>)
 8009322:	4601      	mov	r1, r0
 8009324:	6818      	ldr	r0, [r3, #0]
 8009326:	f7ff bfd3 	b.w	80092d0 <_raise_r>
 800932a:	bf00      	nop
 800932c:	20000040 	.word	0x20000040

08009330 <_kill_r>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	2300      	movs	r3, #0
 8009334:	4d06      	ldr	r5, [pc, #24]	; (8009350 <_kill_r+0x20>)
 8009336:	4604      	mov	r4, r0
 8009338:	4608      	mov	r0, r1
 800933a:	4611      	mov	r1, r2
 800933c:	602b      	str	r3, [r5, #0]
 800933e:	f7f9 fa0a 	bl	8002756 <_kill>
 8009342:	1c43      	adds	r3, r0, #1
 8009344:	d102      	bne.n	800934c <_kill_r+0x1c>
 8009346:	682b      	ldr	r3, [r5, #0]
 8009348:	b103      	cbz	r3, 800934c <_kill_r+0x1c>
 800934a:	6023      	str	r3, [r4, #0]
 800934c:	bd38      	pop	{r3, r4, r5, pc}
 800934e:	bf00      	nop
 8009350:	20000498 	.word	0x20000498

08009354 <_getpid_r>:
 8009354:	f7f9 b9f8 	b.w	8002748 <_getpid>

08009358 <__sread>:
 8009358:	b510      	push	{r4, lr}
 800935a:	460c      	mov	r4, r1
 800935c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009360:	f000 f894 	bl	800948c <_read_r>
 8009364:	2800      	cmp	r0, #0
 8009366:	bfab      	itete	ge
 8009368:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800936a:	89a3      	ldrhlt	r3, [r4, #12]
 800936c:	181b      	addge	r3, r3, r0
 800936e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009372:	bfac      	ite	ge
 8009374:	6563      	strge	r3, [r4, #84]	; 0x54
 8009376:	81a3      	strhlt	r3, [r4, #12]
 8009378:	bd10      	pop	{r4, pc}

0800937a <__swrite>:
 800937a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800937e:	461f      	mov	r7, r3
 8009380:	898b      	ldrh	r3, [r1, #12]
 8009382:	4605      	mov	r5, r0
 8009384:	05db      	lsls	r3, r3, #23
 8009386:	460c      	mov	r4, r1
 8009388:	4616      	mov	r6, r2
 800938a:	d505      	bpl.n	8009398 <__swrite+0x1e>
 800938c:	2302      	movs	r3, #2
 800938e:	2200      	movs	r2, #0
 8009390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009394:	f000 f868 	bl	8009468 <_lseek_r>
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	4632      	mov	r2, r6
 800939c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80093a0:	81a3      	strh	r3, [r4, #12]
 80093a2:	4628      	mov	r0, r5
 80093a4:	463b      	mov	r3, r7
 80093a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093ae:	f000 b817 	b.w	80093e0 <_write_r>

080093b2 <__sseek>:
 80093b2:	b510      	push	{r4, lr}
 80093b4:	460c      	mov	r4, r1
 80093b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093ba:	f000 f855 	bl	8009468 <_lseek_r>
 80093be:	1c43      	adds	r3, r0, #1
 80093c0:	89a3      	ldrh	r3, [r4, #12]
 80093c2:	bf15      	itete	ne
 80093c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80093c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80093ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80093ce:	81a3      	strheq	r3, [r4, #12]
 80093d0:	bf18      	it	ne
 80093d2:	81a3      	strhne	r3, [r4, #12]
 80093d4:	bd10      	pop	{r4, pc}

080093d6 <__sclose>:
 80093d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093da:	f000 b813 	b.w	8009404 <_close_r>
	...

080093e0 <_write_r>:
 80093e0:	b538      	push	{r3, r4, r5, lr}
 80093e2:	4604      	mov	r4, r0
 80093e4:	4608      	mov	r0, r1
 80093e6:	4611      	mov	r1, r2
 80093e8:	2200      	movs	r2, #0
 80093ea:	4d05      	ldr	r5, [pc, #20]	; (8009400 <_write_r+0x20>)
 80093ec:	602a      	str	r2, [r5, #0]
 80093ee:	461a      	mov	r2, r3
 80093f0:	f7f9 f9e8 	bl	80027c4 <_write>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	d102      	bne.n	80093fe <_write_r+0x1e>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	b103      	cbz	r3, 80093fe <_write_r+0x1e>
 80093fc:	6023      	str	r3, [r4, #0]
 80093fe:	bd38      	pop	{r3, r4, r5, pc}
 8009400:	20000498 	.word	0x20000498

08009404 <_close_r>:
 8009404:	b538      	push	{r3, r4, r5, lr}
 8009406:	2300      	movs	r3, #0
 8009408:	4d05      	ldr	r5, [pc, #20]	; (8009420 <_close_r+0x1c>)
 800940a:	4604      	mov	r4, r0
 800940c:	4608      	mov	r0, r1
 800940e:	602b      	str	r3, [r5, #0]
 8009410:	f7f9 f9f4 	bl	80027fc <_close>
 8009414:	1c43      	adds	r3, r0, #1
 8009416:	d102      	bne.n	800941e <_close_r+0x1a>
 8009418:	682b      	ldr	r3, [r5, #0]
 800941a:	b103      	cbz	r3, 800941e <_close_r+0x1a>
 800941c:	6023      	str	r3, [r4, #0]
 800941e:	bd38      	pop	{r3, r4, r5, pc}
 8009420:	20000498 	.word	0x20000498

08009424 <_fstat_r>:
 8009424:	b538      	push	{r3, r4, r5, lr}
 8009426:	2300      	movs	r3, #0
 8009428:	4d06      	ldr	r5, [pc, #24]	; (8009444 <_fstat_r+0x20>)
 800942a:	4604      	mov	r4, r0
 800942c:	4608      	mov	r0, r1
 800942e:	4611      	mov	r1, r2
 8009430:	602b      	str	r3, [r5, #0]
 8009432:	f7f9 f9ee 	bl	8002812 <_fstat>
 8009436:	1c43      	adds	r3, r0, #1
 8009438:	d102      	bne.n	8009440 <_fstat_r+0x1c>
 800943a:	682b      	ldr	r3, [r5, #0]
 800943c:	b103      	cbz	r3, 8009440 <_fstat_r+0x1c>
 800943e:	6023      	str	r3, [r4, #0]
 8009440:	bd38      	pop	{r3, r4, r5, pc}
 8009442:	bf00      	nop
 8009444:	20000498 	.word	0x20000498

08009448 <_isatty_r>:
 8009448:	b538      	push	{r3, r4, r5, lr}
 800944a:	2300      	movs	r3, #0
 800944c:	4d05      	ldr	r5, [pc, #20]	; (8009464 <_isatty_r+0x1c>)
 800944e:	4604      	mov	r4, r0
 8009450:	4608      	mov	r0, r1
 8009452:	602b      	str	r3, [r5, #0]
 8009454:	f7f9 f9ec 	bl	8002830 <_isatty>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	d102      	bne.n	8009462 <_isatty_r+0x1a>
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	b103      	cbz	r3, 8009462 <_isatty_r+0x1a>
 8009460:	6023      	str	r3, [r4, #0]
 8009462:	bd38      	pop	{r3, r4, r5, pc}
 8009464:	20000498 	.word	0x20000498

08009468 <_lseek_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	4604      	mov	r4, r0
 800946c:	4608      	mov	r0, r1
 800946e:	4611      	mov	r1, r2
 8009470:	2200      	movs	r2, #0
 8009472:	4d05      	ldr	r5, [pc, #20]	; (8009488 <_lseek_r+0x20>)
 8009474:	602a      	str	r2, [r5, #0]
 8009476:	461a      	mov	r2, r3
 8009478:	f7f9 f9e4 	bl	8002844 <_lseek>
 800947c:	1c43      	adds	r3, r0, #1
 800947e:	d102      	bne.n	8009486 <_lseek_r+0x1e>
 8009480:	682b      	ldr	r3, [r5, #0]
 8009482:	b103      	cbz	r3, 8009486 <_lseek_r+0x1e>
 8009484:	6023      	str	r3, [r4, #0]
 8009486:	bd38      	pop	{r3, r4, r5, pc}
 8009488:	20000498 	.word	0x20000498

0800948c <_read_r>:
 800948c:	b538      	push	{r3, r4, r5, lr}
 800948e:	4604      	mov	r4, r0
 8009490:	4608      	mov	r0, r1
 8009492:	4611      	mov	r1, r2
 8009494:	2200      	movs	r2, #0
 8009496:	4d05      	ldr	r5, [pc, #20]	; (80094ac <_read_r+0x20>)
 8009498:	602a      	str	r2, [r5, #0]
 800949a:	461a      	mov	r2, r3
 800949c:	f7f9 f975 	bl	800278a <_read>
 80094a0:	1c43      	adds	r3, r0, #1
 80094a2:	d102      	bne.n	80094aa <_read_r+0x1e>
 80094a4:	682b      	ldr	r3, [r5, #0]
 80094a6:	b103      	cbz	r3, 80094aa <_read_r+0x1e>
 80094a8:	6023      	str	r3, [r4, #0]
 80094aa:	bd38      	pop	{r3, r4, r5, pc}
 80094ac:	20000498 	.word	0x20000498

080094b0 <_init>:
 80094b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094b2:	bf00      	nop
 80094b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094b6:	bc08      	pop	{r3}
 80094b8:	469e      	mov	lr, r3
 80094ba:	4770      	bx	lr

080094bc <_fini>:
 80094bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094be:	bf00      	nop
 80094c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094c2:	bc08      	pop	{r3}
 80094c4:	469e      	mov	lr, r3
 80094c6:	4770      	bx	lr
