
*** Running vivado
    with args -log stopwatch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source stopwatch.tcl -notrace
Command: synth_design -top stopwatch -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 332.852 ; gain = 100.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch' [E:/Lab6/Lab6.srcs/sources_1/new/stopwatch.sv:4]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Lab6/Lab6.srcs/sources_1/new/debouncer.sv:9]
	Parameter N bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [E:/Lab6/Lab6.srcs/sources_1/new/debouncer.sv:9]
INFO: [Synth 8-638] synthesizing module 'fsm' [E:/Lab6/Lab6.srcs/sources_1/new/fsm.sv:9]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [E:/Lab6/Lab6.srcs/sources_1/new/fsm.sv:9]
INFO: [Synth 8-638] synthesizing module 'updowncounter' [E:/Lab6/Lab6.srcs/sources_1/new/updowncounter.sv:5]
INFO: [Synth 8-256] done synthesizing module 'updowncounter' (3#1) [E:/Lab6/Lab6.srcs/sources_1/new/updowncounter.sv:5]
INFO: [Synth 8-638] synthesizing module 'display8digit' [E:/Lab6/Lab6.srcs/sources_1/imports/new/display8digit.sv:4]
INFO: [Synth 8-638] synthesizing module 'hexto7seg' [E:/Lab6/Lab6.srcs/sources_1/imports/new/hexto7seg.sv:9]
INFO: [Synth 8-256] done synthesizing module 'hexto7seg' (4#1) [E:/Lab6/Lab6.srcs/sources_1/imports/new/hexto7seg.sv:9]
INFO: [Synth 8-256] done synthesizing module 'display8digit' (5#1) [E:/Lab6/Lab6.srcs/sources_1/imports/new/display8digit.sv:4]
INFO: [Synth 8-256] done synthesizing module 'stopwatch' (6#1) [E:/Lab6/Lab6.srcs/sources_1/new/stopwatch.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 385.469 ; gain = 152.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 385.469 ; gain = 152.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/imports/constrs_1/imports/new/segdisplay.xdc]
Finished Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/imports/constrs_1/imports/new/segdisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Lab6/Lab6.srcs/constrs_1/imports/constrs_1/imports/new/segdisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/imports/constrs_1/new/clock.xdc]
Finished Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/imports/constrs_1/new/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Lab6/Lab6.srcs/constrs_1/imports/constrs_1/new/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/new/switch0.xdc]
WARNING: [Vivado 12-584] No ports matched 'X'. [E:/Lab6/Lab6.srcs/constrs_1/new/switch0.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Lab6/Lab6.srcs/constrs_1/new/switch0.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'X_IBUF'. [E:/Lab6/Lab6.srcs/constrs_1/new/switch0.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Lab6/Lab6.srcs/constrs_1/new/switch0.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/new/switch0.xdc]
Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/new/buttons.xdc]
Finished Parsing XDC File [E:/Lab6/Lab6.srcs/constrs_1/new/buttons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Lab6/Lab6.srcs/constrs_1/new/buttons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 738.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 738.457 ; gain = 505.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 738.457 ; gain = 505.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 738.457 ; gain = 505.758
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/new/debouncer.sv:18]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "countup" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "paused" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Lab6/Lab6.srcs/sources_1/new/updowncounter.sv:14]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/new/updowncounter.sv:14]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/imports/new/display8digit.sv:16]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              countingUp |                              000 | 00000000000000000000000000000000
               pausingUp |                              001 | 00000000000000000000000000000001
                pausedUp |                              010 | 00000000000000000000000000000010
              resumingUp |                              011 | 00000000000000000000000000000011
              pausedDown |                              100 | 11111111111111111111111111111110
            resumingDown |                              101 | 11111111111111111111111111111111
            countingDown |                              110 | 11111111111111111111111111111100
             pausingDown |                              111 | 11111111111111111111111111111101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 738.457 ; gain = 505.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module updowncounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module display8digit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element up/count_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/new/debouncer.sv:18]
WARNING: [Synth 8-6014] Unused sequential element down/count_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/new/debouncer.sv:18]
WARNING: [Synth 8-6014] Unused sequential element center/count_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/new/debouncer.sv:18]
WARNING: [Synth 8-6014] Unused sequential element upc/counter_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/new/updowncounter.sv:14]
WARNING: [Synth 8-6014] Unused sequential element dig/c_reg was removed.  [E:/Lab6/Lab6.srcs/sources_1/imports/new/display8digit.sv:16]
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[53]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[54]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[55]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[56]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[57]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[58]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[59]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[60]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[61]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[62]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (upc/counter_reg[63]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[19]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[20]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[21]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[22]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[23]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[24]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[25]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[26]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[27]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[28]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[29]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[30]) is unused and will be removed from module stopwatch.
WARNING: [Synth 8-3332] Sequential element (dig/c_reg[31]) is unused and will be removed from module stopwatch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 738.457 ; gain = 505.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 738.457 ; gain = 505.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 754.367 ; gain = 521.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     4|
|4     |LUT2   |    56|
|5     |LUT3   |     8|
|6     |LUT4   |     7|
|7     |LUT6   |    11|
|8     |MUXF7  |     4|
|9     |FDRE   |   155|
|10    |IBUF   |     4|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   297|
|2     |  center  |debouncer     |    22|
|3     |  dig     |display8digit |    33|
|4     |  down    |debouncer_0   |    22|
|5     |  giraffe |fsm           |    59|
|6     |  up      |debouncer_1   |    22|
|7     |  upc     |updowncounter |   118|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 755.137 ; gain = 169.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.137 ; gain = 522.438
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 34 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 755.137 ; gain = 529.266
INFO: [Common 17-1381] The checkpoint 'E:/Lab6/Lab6.runs/synth_1/stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stopwatch_utilization_synth.rpt -pb stopwatch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 755.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 14:27:13 2018...
