$date
	Fri Nov 30 19:09:31 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module regfile_unit_test $end
$var wire 16 ! reg_b [15:0] $end
$var wire 16 " reg_a [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 16 % reg_ld [15:0] $end
$var reg 1 & rst $end
$var reg 5 ' sel_a [4:0] $end
$var reg 5 ( sel_b [4:0] $end
$var reg 1 ) wr $end
$var reg 5 * wr_sel [4:0] $end
$scope module r $end
$var wire 1 # clk_i $end
$var wire 1 $ en_i $end
$var wire 16 + reg_ld_i [15:0] $end
$var wire 1 & rst_i $end
$var wire 5 , sel_a_i [4:0] $end
$var wire 5 - sel_b_i [4:0] $end
$var wire 1 ) wr_i $end
$var wire 5 . wr_sel_i [4:0] $end
$var reg 16 / reg_a_o [15:0] $end
$var reg 16 0 reg_b_o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
bx /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
0&
b0 %
0$
0#
bx "
bx !
$end
#1
b1111111110101010 %
b1111111110101010 +
b11 *
b11 .
1)
1$
1#
#2
b1010000000000000 %
b1010000000000000 +
b10 *
b10 .
0#
#3
1#
#4
0#
b10 (
b10 -
b11 '
b11 ,
0)
#5
b1010000000000000 !
b1010000000000000 0
b1111111110101010 "
b1111111110101010 /
1#
#6
0#
#7
1#
#8
0#
0$
#9
bz !
bz 0
bz "
bz /
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
