
*** Running vivado
    with args -log sseg_mux.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sseg_mux.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sseg_mux.tcl -notrace
Command: synth_design -top sseg_mux -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 185996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.316 ; gain = 202.719 ; free physical = 1039 ; free virtual = 6324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sseg_mux' [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:40]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:24' bound to instance 'count0' of component 'bcd' [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:59]
INFO: [Synth 8-638] synthesizing module 'bcd' [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:32]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:70]
WARNING: [Synth 8-614] signal 'tick' is read in the process but is not in the sensitivity list [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:70]
WARNING: [Synth 8-614] signal 'cin' is read in the process but is not in the sensitivity list [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'bcd' (1#1) [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:32]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:24' bound to instance 'count1' of component 'bcd' [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:61]
INFO: [Synth 8-3491] module 'bcd' declared at '/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/bcd.vhd:24' bound to instance 'count2' of component 'bcd' [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:63]
WARNING: [Synth 8-614] signal 'in0' is read in the process but is not in the sensitivity list [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:86]
WARNING: [Synth 8-614] signal 'in1' is read in the process but is not in the sensitivity list [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:86]
WARNING: [Synth 8-614] signal 'in2' is read in the process but is not in the sensitivity list [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sseg_mux' (2#1) [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1893.066 ; gain = 264.469 ; free physical = 1113 ; free virtual = 6398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.066 ; gain = 264.469 ; free physical = 1112 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1893.066 ; gain = 264.469 ; free physical = 1112 ; free virtual = 6397
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1893.066 ; gain = 0.000 ; free physical = 1106 ; free virtual = 6391
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/marko/Downloads/BCDstoperica/Basys3_Master.xdc]
Finished Parsing XDC File [/home/marko/Downloads/BCDstoperica/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/marko/Downloads/BCDstoperica/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sseg_mux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sseg_mux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.816 ; gain = 0.000 ; free physical = 953 ; free virtual = 6239
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.816 ; gain = 0.000 ; free physical = 953 ; free virtual = 6239
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 1072 ; free virtual = 6358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 1071 ; free virtual = 6357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 1071 ; free virtual = 6357
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'bcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                       0000000001 |                             0000
                      s1 |                       0000000010 |                             0001
                      s2 |                       0000000100 |                             0010
                      s3 |                       0000001000 |                             0011
                      s4 |                       0000010000 |                             0100
                      s5 |                       0000100000 |                             0101
                      s6 |                       0001000000 |                             0110
                      s7 |                       0010000000 |                             0111
                      s8 |                       0100000000 |                             1000
                      s9 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'bcd'
WARNING: [Synth 8-327] inferring latch for variable 'serialSeven_reg' [/home/marko/Downloads/BCDstoperica/BCDstoperica.srcs/sources_1/new/sseg_mux.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 1063 ; free virtual = 6349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sseg_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sseg_mux has port an[3] driven by constant 1
INFO: [Synth 8-3886] merging instance 'q_regUNS_reg[17]' (FD_1) to 'mux_reg[1]'
INFO: [Synth 8-3886] merging instance 'q_regUNS_reg[16]' (FD_1) to 'mux_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 1051 ; free virtual = 6340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 933 ; free virtual = 6223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |    75|
|6     |LUT4   |    27|
|7     |LUT5   |     3|
|8     |LUT6   |    11|
|9     |FDCE   |   101|
|10    |FDPE   |     3|
|11    |FDRE   |    39|
|12    |LD     |     4|
|13    |IBUF   |     3|
|14    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   312|
|2     |  count0 |bcd    |    81|
|3     |  count1 |bcd_0  |    79|
|4     |  count2 |bcd_1  |    78|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 932 ; free virtual = 6222
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2049.816 ; gain = 264.469 ; free physical = 977 ; free virtual = 6267
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.816 ; gain = 421.219 ; free physical = 977 ; free virtual = 6267
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.816 ; gain = 0.000 ; free physical = 1055 ; free virtual = 6345
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.816 ; gain = 0.000 ; free physical = 999 ; free virtual = 6289
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2049.816 ; gain = 613.344 ; free physical = 1130 ; free virtual = 6420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.816 ; gain = 0.000 ; free physical = 1130 ; free virtual = 6420
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/marko/Downloads/BCDstoperica/BCDstoperica.runs/synth_1/sseg_mux.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sseg_mux_utilization_synth.rpt -pb sseg_mux_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 22:31:28 2025...
