<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>osdep_generic.h source code [master/drivers/raw/ifpga_rawdev/base/osdep_rte/osdep_generic.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/raw/ifpga_rawdev/base/osdep_rte/osdep_generic.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>master</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>raw</a>/<a href='../..'>ifpga_rawdev</a>/<a href='..'>base</a>/<a href='./'>osdep_rte</a>/<a href='osdep_generic.h.html'>osdep_generic.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2010-2018 Intel Corporation</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_OSDEP_RTE_GENERIC_H">_OSDEP_RTE_GENERIC_H</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_OSDEP_RTE_GENERIC_H" data-ref="_M/_OSDEP_RTE_GENERIC_H">_OSDEP_RTE_GENERIC_H</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../../../../../lib/librte_eal/common/include/rte_common.h.html">&lt;rte_common.h&gt;</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../../../../lib/librte_eal/common/include/arch/x86/rte_cycles.h.html">&lt;rte_cycles.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../../../../../lib/librte_eal/common/include/arch/x86/rte_spinlock.h.html">&lt;rte_spinlock.h&gt;</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../../../../../lib/librte_eal/common/include/rte_log.h.html">&lt;rte_log.h&gt;</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../../lib/librte_eal/common/include/arch/x86/rte_io.h.html">&lt;rte_io.h&gt;</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../../../lib/librte_eal/common/include/rte_malloc.h.html">&lt;rte_malloc.h&gt;</a></u></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/dev_printf" data-ref="_M/dev_printf">dev_printf</dfn>(level, fmt, args...) \</u></td></tr>
<tr><th id="16">16</th><td><u>	RTE_LOG(level, PMD, "osdep_rte: " fmt, ## args)</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/osdep_panic" data-ref="_M/osdep_panic">osdep_panic</dfn>(...) rte_panic(...)</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/opae_udelay" data-ref="_M/opae_udelay">opae_udelay</dfn>(x) rte_delay_us(x)</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/opae_readb" data-ref="_M/opae_readb">opae_readb</dfn>(addr) rte_read8(addr)</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/opae_readw" data-ref="_M/opae_readw">opae_readw</dfn>(addr) rte_read16(addr)</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/opae_readl" data-ref="_M/opae_readl">opae_readl</dfn>(addr) rte_read32(addr)</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/opae_readq" data-ref="_M/opae_readq">opae_readq</dfn>(addr) rte_read64(addr)</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/opae_writeb" data-ref="_M/opae_writeb">opae_writeb</dfn>(value, addr) rte_write8(value, addr)</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/opae_writew" data-ref="_M/opae_writew">opae_writew</dfn>(value, addr) rte_write16(value, addr)</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/opae_writel" data-ref="_M/opae_writel">opae_writel</dfn>(value, addr) rte_write32(value, addr)</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/opae_writeq" data-ref="_M/opae_writeq">opae_writeq</dfn>(value, addr) rte_write64(value, addr)</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/opae_malloc" data-ref="_M/opae_malloc">opae_malloc</dfn>(size) rte_malloc(NULL, size, 0)</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/opae_zmalloc" data-ref="_M/opae_zmalloc">opae_zmalloc</dfn>(size) rte_zmalloc(NULL, size, 0)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/opae_free" data-ref="_M/opae_free">opae_free</dfn>(addr) rte_free(addr)</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ARRAY_SIZE" data-ref="_M/ARRAY_SIZE">ARRAY_SIZE</dfn>(arr) RTE_DIM(arr)</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/min" data-ref="_M/min">min</dfn>(a, b) RTE_MIN(a, b)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/max" data-ref="_M/max">max</dfn>(a, b) RTE_MAX(a, b)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/spinlock_t" data-ref="_M/spinlock_t">spinlock_t</dfn> rte_spinlock_t</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/spinlock_init" data-ref="_M/spinlock_init">spinlock_init</dfn>(x) rte_spinlock_init(x)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/spinlock_lock" data-ref="_M/spinlock_lock">spinlock_lock</dfn>(x) rte_spinlock_lock(x)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/spinlock_unlock" data-ref="_M/spinlock_unlock">spinlock_unlock</dfn>(x) rte_spinlock_unlock(x)</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="5">endif</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../ifpga_api.c.html'>master/drivers/raw/ifpga_rawdev/base/ifpga_api.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
