;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 22/02/2010 01:00:46
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EFBF  	GOTO        894
_interrupt:
;TecladoDTMF.c,62 :: 		void interrupt(){
0x0008	0xF015C000  	MOVFF       R0, 21
;TecladoDTMF.c,64 :: 		if (TMR0IF_bit){
0x000C	0xA4F2      	BTFSS       TMR0IF_bit, 2 
0x000E	0xD015      	BRA         L_interrupt0
;TecladoDTMF.c,65 :: 		k1++;
0x0010	0x4A2A      	INFSNZ      _k1, 1 
0x0012	0x2A2B      	INCF        _k1+1, 1 
;TecladoDTMF.c,66 :: 		if (k1>L1){
0x0014	0x502B      	MOVF        _k1+1, 0 
0x0016	0x5C1D      	SUBWF       _L1+1, 0 
0x0018	0xE102      	BNZ         L__interrupt71
0x001A	0x502A      	MOVF        _k1, 0 
0x001C	0x5C1C      	SUBWF       _L1, 0 
L__interrupt71:
0x001E	0xE203      	BC          L_interrupt1
;TecladoDTMF.c,67 :: 		k1=0;
0x0020	0x6A2A      	CLRF        _k1 
0x0022	0x6A2B      	CLRF        _k1+1 
;TecladoDTMF.c,68 :: 		Sin1=~Sin1;
0x0024	0x7282      	BTG         PORTC, 1 
;TecladoDTMF.c,69 :: 		}
L_interrupt1:
;TecladoDTMF.c,71 :: 		Output = Sin1|Sin2;   // Saída da soma dos sinais
0x0026	0xB282      	BTFSC       PORTC, 1 
0x0028	0xD004      	BRA         L__interrupt72
0x002A	0xB482      	BTFSC       PORTC, 2 
0x002C	0xD002      	BRA         L__interrupt72
0x002E	0x9082      	BCF         PORTC, 0 
0x0030	0xD001      	BRA         L__interrupt73
L__interrupt72:
0x0032	0x8082      	BSF         PORTC, 0 
L__interrupt73:
;TecladoDTMF.c,72 :: 		TMR0L = 154;
0x0034	0x0E9A      	MOVLW       154
0x0036	0x6ED6      	MOVWF       TMR0L 
;TecladoDTMF.c,73 :: 		TMR0IF_bit=0;
0x0038	0x94F2      	BCF         TMR0IF_bit, 2 
;TecladoDTMF.c,74 :: 		}
L_interrupt0:
;TecladoDTMF.c,76 :: 		if (TMR1IF_bit){
0x003A	0xA09E      	BTFSS       TMR1IF_bit, 0 
0x003C	0xD017      	BRA         L_interrupt2
;TecladoDTMF.c,77 :: 		k2++;
0x003E	0x4A2C      	INFSNZ      _k2, 1 
0x0040	0x2A2D      	INCF        _k2+1, 1 
;TecladoDTMF.c,78 :: 		if (k2>L2){
0x0042	0x502D      	MOVF        _k2+1, 0 
0x0044	0x5C1B      	SUBWF       _L2+1, 0 
0x0046	0xE102      	BNZ         L__interrupt74
0x0048	0x502C      	MOVF        _k2, 0 
0x004A	0x5C1A      	SUBWF       _L2, 0 
L__interrupt74:
0x004C	0xE203      	BC          L_interrupt3
;TecladoDTMF.c,79 :: 		k2=0;
0x004E	0x6A2C      	CLRF        _k2 
0x0050	0x6A2D      	CLRF        _k2+1 
;TecladoDTMF.c,80 :: 		Sin2=~Sin2;
0x0052	0x7482      	BTG         PORTC, 2 
;TecladoDTMF.c,81 :: 		}
L_interrupt3:
;TecladoDTMF.c,83 :: 		Output = Sin1|Sin2;   // Saída da soma dos sinais
0x0054	0xB282      	BTFSC       PORTC, 1 
0x0056	0xD004      	BRA         L__interrupt75
0x0058	0xB482      	BTFSC       PORTC, 2 
0x005A	0xD002      	BRA         L__interrupt75
0x005C	0x9082      	BCF         PORTC, 0 
0x005E	0xD001      	BRA         L__interrupt76
L__interrupt75:
0x0060	0x8082      	BSF         PORTC, 0 
L__interrupt76:
;TecladoDTMF.c,84 :: 		TMR1L = 154;
0x0062	0x0E9A      	MOVLW       154
0x0064	0x6ECE      	MOVWF       TMR1L 
;TecladoDTMF.c,85 :: 		TMR1H = 255;
0x0066	0x0EFF      	MOVLW       255
0x0068	0x6ECF      	MOVWF       TMR1H 
;TecladoDTMF.c,86 :: 		TMR1IF_bit=0;
0x006A	0x909E      	BCF         TMR1IF_bit, 0 
;TecladoDTMF.c,87 :: 		}
L_interrupt2:
;TecladoDTMF.c,88 :: 		}
L__interrupt70:
0x006C	0xF000C015  	MOVFF       21, R0
0x0070	0x0011      	RETFIE      1
; end of _interrupt
_Varre_Col_Ret_L:
;TecladoDTMF.c,225 :: 		unsigned short Varre_Col_Ret_L(unsigned short C){
;TecladoDTMF.c,228 :: 		switch (C){
0x0072	0xD016      	BRA         L_Varre_Col_Ret_L32
;TecladoDTMF.c,229 :: 		case 1:
L_Varre_Col_Ret_L34:
;TecladoDTMF.c,230 :: 		V_Col1;
0x0074	0x0EFF      	MOVLW       255
0x0076	0x6E81      	MOVWF       PORTB 
0x0078	0x0EEF      	MOVLW       239
0x007A	0x1681      	ANDWF       PORTB, 1 
;TecladoDTMF.c,231 :: 		break;
0x007C	0xD01E      	BRA         L_Varre_Col_Ret_L33
;TecladoDTMF.c,232 :: 		case 2:
L_Varre_Col_Ret_L35:
;TecladoDTMF.c,233 :: 		V_Col2;
0x007E	0x0EFF      	MOVLW       255
0x0080	0x6E81      	MOVWF       PORTB 
0x0082	0x0EDF      	MOVLW       223
0x0084	0x1681      	ANDWF       PORTB, 1 
;TecladoDTMF.c,234 :: 		break;
0x0086	0xD019      	BRA         L_Varre_Col_Ret_L33
;TecladoDTMF.c,235 :: 		case 3:
L_Varre_Col_Ret_L36:
;TecladoDTMF.c,236 :: 		V_Col3;
0x0088	0x0EFF      	MOVLW       255
0x008A	0x6E81      	MOVWF       PORTB 
0x008C	0x0EBF      	MOVLW       191
0x008E	0x1681      	ANDWF       PORTB, 1 
;TecladoDTMF.c,237 :: 		break;
0x0090	0xD014      	BRA         L_Varre_Col_Ret_L33
;TecladoDTMF.c,238 :: 		case 4:
L_Varre_Col_Ret_L37:
;TecladoDTMF.c,239 :: 		V_Col4;
0x0092	0x0EFF      	MOVLW       255
0x0094	0x6E81      	MOVWF       PORTB 
0x0096	0x0E7F      	MOVLW       127
0x0098	0x1681      	ANDWF       PORTB, 1 
;TecladoDTMF.c,240 :: 		break;
0x009A	0xD00F      	BRA         L_Varre_Col_Ret_L33
;TecladoDTMF.c,241 :: 		default:
L_Varre_Col_Ret_L38:
;TecladoDTMF.c,242 :: 		return 0;
0x009C	0x6A00      	CLRF        R0 
0x009E	0x0012      	RETURN      0
;TecladoDTMF.c,243 :: 		}
L_Varre_Col_Ret_L32:
0x00A0	0x5037      	MOVF        FARG_Varre_Col_Ret_L_C, 0 
0x00A2	0x0A01      	XORLW       1
0x00A4	0xE0E7      	BZ          L_Varre_Col_Ret_L34
0x00A6	0x5037      	MOVF        FARG_Varre_Col_Ret_L_C, 0 
0x00A8	0x0A02      	XORLW       2
0x00AA	0xE0E9      	BZ          L_Varre_Col_Ret_L35
0x00AC	0x5037      	MOVF        FARG_Varre_Col_Ret_L_C, 0 
0x00AE	0x0A03      	XORLW       3
0x00B0	0xE0EB      	BZ          L_Varre_Col_Ret_L36
0x00B2	0x5037      	MOVF        FARG_Varre_Col_Ret_L_C, 0 
0x00B4	0x0A04      	XORLW       4
0x00B6	0xE0ED      	BZ          L_Varre_Col_Ret_L37
0x00B8	0xD7F1      	BRA         L_Varre_Col_Ret_L38
L_Varre_Col_Ret_L33:
;TecladoDTMF.c,244 :: 		Delay_ms(50);
0x00BA	0x0E02      	MOVLW       2
0x00BC	0x6E0B      	MOVWF       R11, 0
0x00BE	0x0E45      	MOVLW       69
0x00C0	0x6E0C      	MOVWF       R12, 0
0x00C2	0x0EA9      	MOVLW       169
0x00C4	0x6E0D      	MOVWF       R13, 0
L_Varre_Col_Ret_L39:
0x00C6	0x2E0D      	DECFSZ      R13, 1, 0
0x00C8	0xD7FE      	BRA         L_Varre_Col_Ret_L39
0x00CA	0x2E0C      	DECFSZ      R12, 1, 0
0x00CC	0xD7FC      	BRA         L_Varre_Col_Ret_L39
0x00CE	0x2E0B      	DECFSZ      R11, 1, 0
0x00D0	0xD7FA      	BRA         L_Varre_Col_Ret_L39
0x00D2	0x0000      	NOP
0x00D4	0x0000      	NOP
;TecladoDTMF.c,246 :: 		Ret=PORTB;
0x00D6	0xF001CF81  	MOVFF       PORTB, R1
;TecladoDTMF.c,247 :: 		Ret&=0x0F;
0x00DA	0x0E0F      	MOVLW       15
0x00DC	0x1601      	ANDWF       R1, 1 
;TecladoDTMF.c,249 :: 		switch (Ret){
0x00DE	0xD00E      	BRA         L_Varre_Col_Ret_L40
;TecladoDTMF.c,250 :: 		case 0x07:
L_Varre_Col_Ret_L42:
;TecladoDTMF.c,251 :: 		return 1;
0x00E0	0x0E01      	MOVLW       1
0x00E2	0x6E00      	MOVWF       R0 
0x00E4	0x0012      	RETURN      0
;TecladoDTMF.c,252 :: 		case 0x0B:
L_Varre_Col_Ret_L43:
;TecladoDTMF.c,253 :: 		return 2;
0x00E6	0x0E02      	MOVLW       2
0x00E8	0x6E00      	MOVWF       R0 
0x00EA	0x0012      	RETURN      0
;TecladoDTMF.c,254 :: 		case 0x0D:
L_Varre_Col_Ret_L44:
;TecladoDTMF.c,255 :: 		return 3;
0x00EC	0x0E03      	MOVLW       3
0x00EE	0x6E00      	MOVWF       R0 
0x00F0	0x0012      	RETURN      0
;TecladoDTMF.c,256 :: 		case 0x0E:
L_Varre_Col_Ret_L45:
;TecladoDTMF.c,257 :: 		return 4;
0x00F2	0x0E04      	MOVLW       4
0x00F4	0x6E00      	MOVWF       R0 
0x00F6	0x0012      	RETURN      0
;TecladoDTMF.c,258 :: 		default:
L_Varre_Col_Ret_L46:
;TecladoDTMF.c,259 :: 		return 0;
0x00F8	0x6A00      	CLRF        R0 
0x00FA	0x0012      	RETURN      0
;TecladoDTMF.c,260 :: 		}
L_Varre_Col_Ret_L40:
0x00FC	0x5001      	MOVF        R1, 0 
0x00FE	0x0A07      	XORLW       7
0x0100	0xE0EF      	BZ          L_Varre_Col_Ret_L42
0x0102	0x5001      	MOVF        R1, 0 
0x0104	0x0A0B      	XORLW       11
0x0106	0xE0EF      	BZ          L_Varre_Col_Ret_L43
0x0108	0x5001      	MOVF        R1, 0 
0x010A	0x0A0D      	XORLW       13
0x010C	0xE0EF      	BZ          L_Varre_Col_Ret_L44
0x010E	0x5001      	MOVF        R1, 0 
0x0110	0x0A0E      	XORLW       14
0x0112	0xE0EF      	BZ          L_Varre_Col_Ret_L45
0x0114	0xD7F1      	BRA         L_Varre_Col_Ret_L46
;TecladoDTMF.c,261 :: 		}
0x0116	0x0012      	RETURN      0
; end of _Varre_Col_Ret_L
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x0118	0x0EF6      	MOVLW       _UART1_Write
0x011A	0x6E1E      	MOVWF       _UART_Wr_Ptr 
0x011C	0x0E01      	MOVLW       hi_addr(_UART1_Write)
0x011E	0x6E1F      	MOVWF       _UART_Wr_Ptr+1 
0x0120	0x0E33      	MOVLW       FARG_UART1_Write_data_
0x0122	0x6E20      	MOVWF       _UART_Wr_Ptr+2 
0x0124	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x0126	0x6E21      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x0128	0x0EFF      	MOVLW       _UART1_Read
0x012A	0x6E22      	MOVWF       _UART_Rd_Ptr 
0x012C	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x012E	0x6E23      	MOVWF       _UART_Rd_Ptr+1 
0x0130	0x0E00      	MOVLW       0
0x0132	0x6E24      	MOVWF       _UART_Rd_Ptr+2 
0x0134	0x0E00      	MOVLW       0
0x0136	0x6E25      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x0138	0x0EFF      	MOVLW       _UART1_Data_Ready
0x013A	0x6E26      	MOVWF       _UART_Rdy_Ptr 
0x013C	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x013E	0x6E27      	MOVWF       _UART_Rdy_Ptr+1 
0x0140	0x0E00      	MOVLW       0
0x0142	0x6E28      	MOVWF       _UART_Rdy_Ptr+2 
0x0144	0x0E00      	MOVLW       0
0x0146	0x6E29      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x0148	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x014A	0x6E16      	MOVWF       _UART_Tx_Idle_Ptr 
0x014C	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x014E	0x6E17      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x0150	0x0E00      	MOVLW       0
0x0152	0x6E18      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x0154	0x0E00      	MOVLW       0
0x0156	0x6E19      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x0158	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x015A	0x0E90      	MOVLW       144
0x015C	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x015E	0x8E94      	BSF         TRISC7_bit, 7 
;__Lib_UART_c67.c,26 :: 		
0x0160	0x9C94      	BCF         TRISC6_bit, 6 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x0162	0xAA9E      	BTFSS       PIR1, 5 
0x0164	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x0166	0xF000CFAE  	MOVFF       RCREG, R0
0x016A	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
0x016C	0x0012      	RETURN      0
; end of _UART1_Init
_Limiter:
;TecladoDTMF.c,198 :: 		unsigned int Limiter (unsigned int F){
;TecladoDTMF.c,200 :: 		for (i=0; i<8;i++){
0x016E	0x6A05      	CLRF        R5 
L_Limiter27:
0x0170	0x0E08      	MOVLW       8
0x0172	0x5C05      	SUBWF       R5, 0 
0x0174	0xE23D      	BC          L_Limiter28
;TecladoDTMF.c,201 :: 		if (Freq[i]==F){
0x0176	0xF000C005  	MOVFF       R5, R0
0x017A	0x0E00      	MOVLW       0
0x017C	0x6E01      	MOVWF       R1 
0x017E	0x6E02      	MOVWF       R2 
0x0180	0x6E03      	MOVWF       R3 
0x0182	0x3600      	RLCF        R0, 1 
0x0184	0x9000      	BCF         R0, 0 
0x0186	0x3601      	RLCF        R1, 1 
0x0188	0x3602      	RLCF        R2, 1 
0x018A	0x3603      	RLCF        R3, 1 
0x018C	0x0E5E      	MOVLW       _Freq
0x018E	0x2400      	ADDWF       R0, 0 
0x0190	0x6EF6      	MOVWF       4086 
0x0192	0x0E05      	MOVLW       hi_addr(_Freq)
0x0194	0x2001      	ADDWFC      R1, 0 
0x0196	0x6EF7      	MOVWF       TBLPTRH 
0x0198	0x0E00      	MOVLW       higher_addr(_Freq)
0x019A	0x2002      	ADDWFC      R2, 0 
0x019C	0x6EF8      	MOVWF       TBLPTRU 
0x019E	0x0009      	TBLRD*+
0x01A0	0xF001CFF5  	MOVFF       TABLAT, R1
0x01A4	0x0009      	TBLRD*+
0x01A6	0xF002CFF5  	MOVFF       TABLAT, R2
0x01AA	0x5002      	MOVF        R2, 0 
0x01AC	0x1838      	XORWF       FARG_Limiter_F+1, 0 
0x01AE	0xE102      	BNZ         L__Limiter77
0x01B0	0x5037      	MOVF        FARG_Limiter_F, 0 
0x01B2	0x1801      	XORWF       R1, 0 
L__Limiter77:
0x01B4	0xE11B      	BNZ         L_Limiter30
;TecladoDTMF.c,202 :: 		return Lim[i];
0x01B6	0xF000C005  	MOVFF       R5, R0
0x01BA	0x0E00      	MOVLW       0
0x01BC	0x6E01      	MOVWF       R1 
0x01BE	0x6E02      	MOVWF       R2 
0x01C0	0x6E03      	MOVWF       R3 
0x01C2	0x3600      	RLCF        R0, 1 
0x01C4	0x9000      	BCF         R0, 0 
0x01C6	0x3601      	RLCF        R1, 1 
0x01C8	0x3602      	RLCF        R2, 1 
0x01CA	0x3603      	RLCF        R3, 1 
0x01CC	0x0E4E      	MOVLW       _Lim
0x01CE	0x2400      	ADDWF       R0, 0 
0x01D0	0x6EF6      	MOVWF       4086 
0x01D2	0x0E05      	MOVLW       hi_addr(_Lim)
0x01D4	0x2001      	ADDWFC      R1, 0 
0x01D6	0x6EF7      	MOVWF       TBLPTRH 
0x01D8	0x0E00      	MOVLW       higher_addr(_Lim)
0x01DA	0x2002      	ADDWFC      R2, 0 
0x01DC	0x6EF8      	MOVWF       TBLPTRU 
0x01DE	0x0009      	TBLRD*+
0x01E0	0xF000CFF5  	MOVFF       TABLAT, R0
0x01E4	0x0009      	TBLRD*+
0x01E6	0xF001CFF5  	MOVFF       TABLAT, R1
0x01EA	0x0012      	RETURN      0
;TecladoDTMF.c,203 :: 		}
L_Limiter30:
;TecladoDTMF.c,200 :: 		for (i=0; i<8;i++){
0x01EC	0x2A05      	INCF        R5, 1 
;TecladoDTMF.c,204 :: 		}
0x01EE	0xD7C0      	BRA         L_Limiter27
L_Limiter28:
;TecladoDTMF.c,205 :: 		return 0;
0x01F0	0x6A00      	CLRF        R0 
0x01F2	0x6A01      	CLRF        R1 
;TecladoDTMF.c,206 :: 		}
0x01F4	0x0012      	RETURN      0
; end of _Limiter
_UART1_Write:
;__Lib_UART_c67.c,59 :: 		
;__Lib_UART_c67.c,60 :: 		
L_UART1_Write3:
0x01F6	0xB2AC      	BTFSC       TXSTA, 1 
0x01F8	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67.c,61 :: 		
0x01FA	0x0000      	NOP
0x01FC	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,62 :: 		
0x01FE	0xFFADC033  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67.c,63 :: 		
0x0202	0x0012      	RETURN      0
; end of _UART1_Write
_Varre_Teclado:
;TecladoDTMF.c,266 :: 		char Varre_Teclado(){
;TecladoDTMF.c,267 :: 		unsigned short i, Rzero, R=0;
0x0204	0x6A35      	CLRF        Varre_Teclado_R_L0 
;TecladoDTMF.c,269 :: 		for (i=1;i<5;i++){
0x0206	0x0E01      	MOVLW       1
0x0208	0x6E33      	MOVWF       Varre_Teclado_i_L0 
L_Varre_Teclado47:
0x020A	0x0E05      	MOVLW       5
0x020C	0x5C33      	SUBWF       Varre_Teclado_i_L0, 0 
0x020E	0xE215      	BC          L_Varre_Teclado48
;TecladoDTMF.c,270 :: 		Rzero = Varre_Col_Ret_L(i);
0x0210	0xF037C033  	MOVFF       Varre_Teclado_i_L0, FARG_Varre_Col_Ret_L_C
0x0214	0xDF2E      	RCALL       _Varre_Col_Ret_L
0x0216	0xF034C000  	MOVFF       R0, Varre_Teclado_Rzero_L0
;TecladoDTMF.c,271 :: 		if (Rzero!=0) R = Rzero + 8 * i;
0x021A	0x5000      	MOVF        R0, 0 
0x021C	0x0A00      	XORLW       0
0x021E	0xE00B      	BZ          L_Varre_Teclado50
0x0220	0xF000C033  	MOVFF       Varre_Teclado_i_L0, R0
0x0224	0x3600      	RLCF        R0, 1 
0x0226	0x9000      	BCF         R0, 0 
0x0228	0x3600      	RLCF        R0, 1 
0x022A	0x9000      	BCF         R0, 0 
0x022C	0x3600      	RLCF        R0, 1 
0x022E	0x9000      	BCF         R0, 0 
0x0230	0x5000      	MOVF        R0, 0 
0x0232	0x2434      	ADDWF       Varre_Teclado_Rzero_L0, 0 
0x0234	0x6E35      	MOVWF       Varre_Teclado_R_L0 
L_Varre_Teclado50:
;TecladoDTMF.c,269 :: 		for (i=1;i<5;i++){
0x0236	0x2A33      	INCF        Varre_Teclado_i_L0, 1 
;TecladoDTMF.c,272 :: 		}
0x0238	0xD7E8      	BRA         L_Varre_Teclado47
L_Varre_Teclado48:
;TecladoDTMF.c,274 :: 		switch (R){
0x023A	0xD032      	BRA         L_Varre_Teclado51
;TecladoDTMF.c,275 :: 		case 9:
L_Varre_Teclado53:
;TecladoDTMF.c,276 :: 		return '1';
0x023C	0x0E31      	MOVLW       49
0x023E	0x6E00      	MOVWF       R0 
0x0240	0x0012      	RETURN      0
;TecladoDTMF.c,277 :: 		case 10:
L_Varre_Teclado54:
;TecladoDTMF.c,278 :: 		return '4';
0x0242	0x0E34      	MOVLW       52
0x0244	0x6E00      	MOVWF       R0 
0x0246	0x0012      	RETURN      0
;TecladoDTMF.c,279 :: 		case 11:
L_Varre_Teclado55:
;TecladoDTMF.c,280 :: 		return '7';
0x0248	0x0E37      	MOVLW       55
0x024A	0x6E00      	MOVWF       R0 
0x024C	0x0012      	RETURN      0
;TecladoDTMF.c,281 :: 		case 12:
L_Varre_Teclado56:
;TecladoDTMF.c,282 :: 		return '*';
0x024E	0x0E2A      	MOVLW       42
0x0250	0x6E00      	MOVWF       R0 
0x0252	0x0012      	RETURN      0
;TecladoDTMF.c,283 :: 		case 17:
L_Varre_Teclado57:
;TecladoDTMF.c,284 :: 		return '2';
0x0254	0x0E32      	MOVLW       50
0x0256	0x6E00      	MOVWF       R0 
0x0258	0x0012      	RETURN      0
;TecladoDTMF.c,285 :: 		case 18:
L_Varre_Teclado58:
;TecladoDTMF.c,286 :: 		return '5';
0x025A	0x0E35      	MOVLW       53
0x025C	0x6E00      	MOVWF       R0 
0x025E	0x0012      	RETURN      0
;TecladoDTMF.c,287 :: 		case 19:
L_Varre_Teclado59:
;TecladoDTMF.c,288 :: 		return '8';
0x0260	0x0E38      	MOVLW       56
0x0262	0x6E00      	MOVWF       R0 
0x0264	0x0012      	RETURN      0
;TecladoDTMF.c,289 :: 		case 20:
L_Varre_Teclado60:
;TecladoDTMF.c,290 :: 		return '0';
0x0266	0x0E30      	MOVLW       48
0x0268	0x6E00      	MOVWF       R0 
0x026A	0x0012      	RETURN      0
;TecladoDTMF.c,291 :: 		case 25:
L_Varre_Teclado61:
;TecladoDTMF.c,292 :: 		return '3';
0x026C	0x0E33      	MOVLW       51
0x026E	0x6E00      	MOVWF       R0 
0x0270	0x0012      	RETURN      0
;TecladoDTMF.c,293 :: 		case 26:
L_Varre_Teclado62:
;TecladoDTMF.c,294 :: 		return '6';
0x0272	0x0E36      	MOVLW       54
0x0274	0x6E00      	MOVWF       R0 
0x0276	0x0012      	RETURN      0
;TecladoDTMF.c,295 :: 		case 27:
L_Varre_Teclado63:
;TecladoDTMF.c,296 :: 		return '9';
0x0278	0x0E39      	MOVLW       57
0x027A	0x6E00      	MOVWF       R0 
0x027C	0x0012      	RETURN      0
;TecladoDTMF.c,297 :: 		case 28:
L_Varre_Teclado64:
;TecladoDTMF.c,298 :: 		return '#';
0x027E	0x0E23      	MOVLW       35
0x0280	0x6E00      	MOVWF       R0 
0x0282	0x0012      	RETURN      0
;TecladoDTMF.c,299 :: 		case 33:
L_Varre_Teclado65:
;TecladoDTMF.c,300 :: 		return 'A';
0x0284	0x0E41      	MOVLW       65
0x0286	0x6E00      	MOVWF       R0 
0x0288	0x0012      	RETURN      0
;TecladoDTMF.c,301 :: 		case 34:
L_Varre_Teclado66:
;TecladoDTMF.c,302 :: 		return 'B';
0x028A	0x0E42      	MOVLW       66
0x028C	0x6E00      	MOVWF       R0 
0x028E	0x0012      	RETURN      0
;TecladoDTMF.c,303 :: 		case 35:
L_Varre_Teclado67:
;TecladoDTMF.c,304 :: 		return 'C';
0x0290	0x0E43      	MOVLW       67
0x0292	0x6E00      	MOVWF       R0 
0x0294	0x0012      	RETURN      0
;TecladoDTMF.c,305 :: 		case 36:
L_Varre_Teclado68:
;TecladoDTMF.c,306 :: 		return 'D';
0x0296	0x0E44      	MOVLW       68
0x0298	0x6E00      	MOVWF       R0 
0x029A	0x0012      	RETURN      0
;TecladoDTMF.c,307 :: 		default:
L_Varre_Teclado69:
;TecladoDTMF.c,308 :: 		return 0;
0x029C	0x6A00      	CLRF        R0 
0x029E	0x0012      	RETURN      0
;TecladoDTMF.c,309 :: 		}
L_Varre_Teclado51:
0x02A0	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02A2	0x0A09      	XORLW       9
0x02A4	0xE0CB      	BZ          L_Varre_Teclado53
0x02A6	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02A8	0x0A0A      	XORLW       10
0x02AA	0xE0CB      	BZ          L_Varre_Teclado54
0x02AC	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02AE	0x0A0B      	XORLW       11
0x02B0	0xE0CB      	BZ          L_Varre_Teclado55
0x02B2	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02B4	0x0A0C      	XORLW       12
0x02B6	0xE0CB      	BZ          L_Varre_Teclado56
0x02B8	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02BA	0x0A11      	XORLW       17
0x02BC	0xE0CB      	BZ          L_Varre_Teclado57
0x02BE	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02C0	0x0A12      	XORLW       18
0x02C2	0xE0CB      	BZ          L_Varre_Teclado58
0x02C4	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02C6	0x0A13      	XORLW       19
0x02C8	0xE0CB      	BZ          L_Varre_Teclado59
0x02CA	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02CC	0x0A14      	XORLW       20
0x02CE	0xE0CB      	BZ          L_Varre_Teclado60
0x02D0	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02D2	0x0A19      	XORLW       25
0x02D4	0xE0CB      	BZ          L_Varre_Teclado61
0x02D6	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02D8	0x0A1A      	XORLW       26
0x02DA	0xE0CB      	BZ          L_Varre_Teclado62
0x02DC	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02DE	0x0A1B      	XORLW       27
0x02E0	0xE0CB      	BZ          L_Varre_Teclado63
0x02E2	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02E4	0x0A1C      	XORLW       28
0x02E6	0xE0CB      	BZ          L_Varre_Teclado64
0x02E8	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02EA	0x0A21      	XORLW       33
0x02EC	0xE0CB      	BZ          L_Varre_Teclado65
0x02EE	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02F0	0x0A22      	XORLW       34
0x02F2	0xE0CB      	BZ          L_Varre_Teclado66
0x02F4	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02F6	0x0A23      	XORLW       35
0x02F8	0xE0CB      	BZ          L_Varre_Teclado67
0x02FA	0x5035      	MOVF        Varre_Teclado_R_L0, 0 
0x02FC	0x0A24      	XORLW       36
0x02FE	0xE0CB      	BZ          L_Varre_Teclado68
0x0300	0xD7CD      	BRA         L_Varre_Teclado69
;TecladoDTMF.c,311 :: 		}
0x0302	0x0012      	RETURN      0
; end of _Varre_Teclado
_Init_Sys:
;TecladoDTMF.c,179 :: 		void Init_Sys(){
;TecladoDTMF.c,181 :: 		TRISB=0x0F;   // Nibble alto como saída e nibble baixo como entrada
0x0304	0x0E0F      	MOVLW       15
0x0306	0x6E93      	MOVWF       TRISB 
;TecladoDTMF.c,182 :: 		TRISC=0;      // Zera port c
0x0308	0x6A94      	CLRF        TRISC 
;TecladoDTMF.c,184 :: 		INTCON  = 0b11000000;
0x030A	0x0EC0      	MOVLW       192
0x030C	0x6EF2      	MOVWF       INTCON 
;TecladoDTMF.c,186 :: 		T0CON = 0b11001000;
0x030E	0x0EC8      	MOVLW       200
0x0310	0x6ED5      	MOVWF       T0CON 
;TecladoDTMF.c,188 :: 		T1CON = 0b00000001;
0x0312	0x0E01      	MOVLW       1
0x0314	0x6ECD      	MOVWF       T1CON 
;TecladoDTMF.c,190 :: 		TMR1IE_bit = 0;
0x0316	0x909D      	BCF         TMR1IE_bit, 0 
;TecladoDTMF.c,192 :: 		UART1_Init(9600);
0x0318	0x0E81      	MOVLW       129
0x031A	0x6EAF      	MOVWF       SPBRG 
0x031C	0x84AC      	BSF         TXSTA, 2, 0
0x031E	0xDEFC      	RCALL       _UART1_Init
;TecladoDTMF.c,193 :: 		}
0x0320	0x0012      	RETURN      0
; end of _Init_Sys
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x0322	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0324	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0328	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x032A	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x032C	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x032E	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
0x0330	0x0012      	RETURN      0
; end of ___CC2DW
_Som:
;TecladoDTMF.c,211 :: 		void Som(unsigned int F1, unsigned int F2){
;TecladoDTMF.c,212 :: 		L1 = Limiter(F1);
0x0332	0xF037C033  	MOVFF       FARG_Som_F1, FARG_Limiter_F
0x0336	0xF038C034  	MOVFF       FARG_Som_F1+1, FARG_Limiter_F+1
0x033A	0xDF19      	RCALL       _Limiter
0x033C	0xF01CC000  	MOVFF       R0, _L1
0x0340	0xF01DC001  	MOVFF       R1, _L1+1
;TecladoDTMF.c,213 :: 		L2 = Limiter(F2);
0x0344	0xF037C035  	MOVFF       FARG_Som_F2, FARG_Limiter_F
0x0348	0xF038C036  	MOVFF       FARG_Som_F2+1, FARG_Limiter_F+1
0x034C	0xDF10      	RCALL       _Limiter
0x034E	0xF01AC000  	MOVFF       R0, _L2
0x0352	0xF01BC001  	MOVFF       R1, _L2+1
;TecladoDTMF.c,214 :: 		TMR0IE_bit=1;
0x0356	0x8AF2      	BSF         TMR0IE_bit, 5 
;TecladoDTMF.c,215 :: 		TMR1IE_bit=1;
0x0358	0x809D      	BSF         TMR1IE_bit, 0 
;TecladoDTMF.c,216 :: 		Delay_ms(50);
0x035A	0x0E02      	MOVLW       2
0x035C	0x6E0B      	MOVWF       R11, 0
0x035E	0x0E45      	MOVLW       69
0x0360	0x6E0C      	MOVWF       R12, 0
0x0362	0x0EA9      	MOVLW       169
0x0364	0x6E0D      	MOVWF       R13, 0
L_Som31:
0x0366	0x2E0D      	DECFSZ      R13, 1, 0
0x0368	0xD7FE      	BRA         L_Som31
0x036A	0x2E0C      	DECFSZ      R12, 1, 0
0x036C	0xD7FC      	BRA         L_Som31
0x036E	0x2E0B      	DECFSZ      R11, 1, 0
0x0370	0xD7FA      	BRA         L_Som31
0x0372	0x0000      	NOP
0x0374	0x0000      	NOP
;TecladoDTMF.c,217 :: 		TMR0IE_bit=0;
0x0376	0x9AF2      	BCF         TMR0IE_bit, 5 
;TecladoDTMF.c,218 :: 		TMR1IE_bit=0;
0x0378	0x909D      	BCF         TMR1IE_bit, 0 
;TecladoDTMF.c,219 :: 		Output=0;
0x037A	0x9082      	BCF         PORTC, 0 
;TecladoDTMF.c,220 :: 		}
0x037C	0x0012      	RETURN      0
; end of _Som
_main:
;TecladoDTMF.c,93 :: 		void main() {
;TecladoDTMF.c,95 :: 		char Bot=0;         // Caracter que o botão prescionado representa
0x037E	0x6A32      	CLRF        main_Bot_L0 
;TecladoDTMF.c,97 :: 		Init_Sys();         // Inicializações do PIC18F2550
0x0380	0xDFC1      	RCALL       _Init_Sys
;TecladoDTMF.c,99 :: 		do{
L_main4:
;TecladoDTMF.c,100 :: 		Bot=Varre_Teclado();
0x0382	0xDF40      	RCALL       _Varre_Teclado
0x0384	0xF032C000  	MOVFF       R0, main_Bot_L0
;TecladoDTMF.c,101 :: 		UART1_Write(Bot);// Debug - Apenas para verificação durante simulação
0x0388	0xF033C000  	MOVFF       R0, FARG_UART1_Write_data_
0x038C	0xDF34      	RCALL       _UART1_Write
;TecladoDTMF.c,102 :: 		if (Bot){// Se detectou botão seleciona frequências e dispara Som
0x038E	0x5232      	MOVF        main_Bot_L0, 1 
0x0390	0xB4D8      	BTFSC       STATUS, 2 
0x0392	0xD0DB      	BRA         L_main7
;TecladoDTMF.c,103 :: 		switch (Bot){
0x0394	0xD090      	BRA         L_main8
;TecladoDTMF.c,104 :: 		case '1':
L_main10:
;TecladoDTMF.c,105 :: 		f1=697;
0x0396	0x0EB9      	MOVLW       185
0x0398	0x6E2E      	MOVWF       main_f1_L0 
0x039A	0x0E02      	MOVLW       2
0x039C	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,106 :: 		f2=1209;
0x039E	0x0EB9      	MOVLW       185
0x03A0	0x6E30      	MOVWF       main_f2_L0 
0x03A2	0x0E04      	MOVLW       4
0x03A4	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,107 :: 		break;
0x03A6	0xD0BB      	BRA         L_main9
;TecladoDTMF.c,108 :: 		case '2':
L_main11:
;TecladoDTMF.c,109 :: 		f1=697;
0x03A8	0x0EB9      	MOVLW       185
0x03AA	0x6E2E      	MOVWF       main_f1_L0 
0x03AC	0x0E02      	MOVLW       2
0x03AE	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,110 :: 		f2=1336;
0x03B0	0x0E38      	MOVLW       56
0x03B2	0x6E30      	MOVWF       main_f2_L0 
0x03B4	0x0E05      	MOVLW       5
0x03B6	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,111 :: 		break;
0x03B8	0xD0B2      	BRA         L_main9
;TecladoDTMF.c,112 :: 		case '3':
L_main12:
;TecladoDTMF.c,113 :: 		f1=697;
0x03BA	0x0EB9      	MOVLW       185
0x03BC	0x6E2E      	MOVWF       main_f1_L0 
0x03BE	0x0E02      	MOVLW       2
0x03C0	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,114 :: 		f2=1477;
0x03C2	0x0EC5      	MOVLW       197
0x03C4	0x6E30      	MOVWF       main_f2_L0 
0x03C6	0x0E05      	MOVLW       5
0x03C8	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,115 :: 		break;
0x03CA	0xD0A9      	BRA         L_main9
;TecladoDTMF.c,116 :: 		case 'A':
L_main13:
;TecladoDTMF.c,117 :: 		f1=697;
0x03CC	0x0EB9      	MOVLW       185
0x03CE	0x6E2E      	MOVWF       main_f1_L0 
0x03D0	0x0E02      	MOVLW       2
0x03D2	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,118 :: 		f2=1633;
0x03D4	0x0E61      	MOVLW       97
0x03D6	0x6E30      	MOVWF       main_f2_L0 
0x03D8	0x0E06      	MOVLW       6
0x03DA	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,119 :: 		break;
0x03DC	0xD0A0      	BRA         L_main9
;TecladoDTMF.c,120 :: 		case '4':
L_main14:
;TecladoDTMF.c,121 :: 		f1=770;
0x03DE	0x0E02      	MOVLW       2
0x03E0	0x6E2E      	MOVWF       main_f1_L0 
0x03E2	0x0E03      	MOVLW       3
0x03E4	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,122 :: 		f2=1209;
0x03E6	0x0EB9      	MOVLW       185
0x03E8	0x6E30      	MOVWF       main_f2_L0 
0x03EA	0x0E04      	MOVLW       4
0x03EC	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,123 :: 		break;
0x03EE	0xD097      	BRA         L_main9
;TecladoDTMF.c,124 :: 		case '5':
L_main15:
;TecladoDTMF.c,125 :: 		f1=770;
0x03F0	0x0E02      	MOVLW       2
0x03F2	0x6E2E      	MOVWF       main_f1_L0 
0x03F4	0x0E03      	MOVLW       3
0x03F6	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,126 :: 		f2=1336;
0x03F8	0x0E38      	MOVLW       56
0x03FA	0x6E30      	MOVWF       main_f2_L0 
0x03FC	0x0E05      	MOVLW       5
0x03FE	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,127 :: 		break;
0x0400	0xD08E      	BRA         L_main9
;TecladoDTMF.c,128 :: 		case '6':
L_main16:
;TecladoDTMF.c,129 :: 		f1=770;
0x0402	0x0E02      	MOVLW       2
0x0404	0x6E2E      	MOVWF       main_f1_L0 
0x0406	0x0E03      	MOVLW       3
0x0408	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,130 :: 		f2=1477;
0x040A	0x0EC5      	MOVLW       197
0x040C	0x6E30      	MOVWF       main_f2_L0 
0x040E	0x0E05      	MOVLW       5
0x0410	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,131 :: 		break;
0x0412	0xD085      	BRA         L_main9
;TecladoDTMF.c,132 :: 		case 'B':
L_main17:
;TecladoDTMF.c,133 :: 		f1=770;
0x0414	0x0E02      	MOVLW       2
0x0416	0x6E2E      	MOVWF       main_f1_L0 
0x0418	0x0E03      	MOVLW       3
0x041A	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,134 :: 		f2=1633;
0x041C	0x0E61      	MOVLW       97
0x041E	0x6E30      	MOVWF       main_f2_L0 
0x0420	0x0E06      	MOVLW       6
0x0422	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,135 :: 		break;
0x0424	0xD07C      	BRA         L_main9
;TecladoDTMF.c,136 :: 		case '7':
L_main18:
;TecladoDTMF.c,137 :: 		f1=852;
0x0426	0x0E54      	MOVLW       84
0x0428	0x6E2E      	MOVWF       main_f1_L0 
0x042A	0x0E03      	MOVLW       3
0x042C	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,138 :: 		f2=1209;
0x042E	0x0EB9      	MOVLW       185
0x0430	0x6E30      	MOVWF       main_f2_L0 
0x0432	0x0E04      	MOVLW       4
0x0434	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,139 :: 		break;
0x0436	0xD073      	BRA         L_main9
;TecladoDTMF.c,140 :: 		case '8':
L_main19:
;TecladoDTMF.c,141 :: 		f1=852;
0x0438	0x0E54      	MOVLW       84
0x043A	0x6E2E      	MOVWF       main_f1_L0 
0x043C	0x0E03      	MOVLW       3
0x043E	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,142 :: 		f2=1336;
0x0440	0x0E38      	MOVLW       56
0x0442	0x6E30      	MOVWF       main_f2_L0 
0x0444	0x0E05      	MOVLW       5
0x0446	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,143 :: 		break;
0x0448	0xD06A      	BRA         L_main9
;TecladoDTMF.c,144 :: 		case '9':
L_main20:
;TecladoDTMF.c,145 :: 		f1=852;
0x044A	0x0E54      	MOVLW       84
0x044C	0x6E2E      	MOVWF       main_f1_L0 
0x044E	0x0E03      	MOVLW       3
0x0450	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,146 :: 		f2=1477;
0x0452	0x0EC5      	MOVLW       197
0x0454	0x6E30      	MOVWF       main_f2_L0 
0x0456	0x0E05      	MOVLW       5
0x0458	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,147 :: 		break;
0x045A	0xD061      	BRA         L_main9
;TecladoDTMF.c,148 :: 		case 'C':
L_main21:
;TecladoDTMF.c,149 :: 		f1=852;
0x045C	0x0E54      	MOVLW       84
0x045E	0x6E2E      	MOVWF       main_f1_L0 
0x0460	0x0E03      	MOVLW       3
0x0462	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,150 :: 		f2=1633;
0x0464	0x0E61      	MOVLW       97
0x0466	0x6E30      	MOVWF       main_f2_L0 
0x0468	0x0E06      	MOVLW       6
0x046A	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,151 :: 		break;
0x046C	0xD058      	BRA         L_main9
;TecladoDTMF.c,152 :: 		case '*':
L_main22:
;TecladoDTMF.c,153 :: 		f1=941;
0x046E	0x0EAD      	MOVLW       173
0x0470	0x6E2E      	MOVWF       main_f1_L0 
0x0472	0x0E03      	MOVLW       3
0x0474	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,154 :: 		f2=1209;
0x0476	0x0EB9      	MOVLW       185
0x0478	0x6E30      	MOVWF       main_f2_L0 
0x047A	0x0E04      	MOVLW       4
0x047C	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,155 :: 		break;
0x047E	0xD04F      	BRA         L_main9
;TecladoDTMF.c,156 :: 		case '0':
L_main23:
;TecladoDTMF.c,157 :: 		f1=941;
0x0480	0x0EAD      	MOVLW       173
0x0482	0x6E2E      	MOVWF       main_f1_L0 
0x0484	0x0E03      	MOVLW       3
0x0486	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,158 :: 		f2=1336;
0x0488	0x0E38      	MOVLW       56
0x048A	0x6E30      	MOVWF       main_f2_L0 
0x048C	0x0E05      	MOVLW       5
0x048E	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,159 :: 		break;
0x0490	0xD046      	BRA         L_main9
;TecladoDTMF.c,160 :: 		case '#':
L_main24:
;TecladoDTMF.c,161 :: 		f1 = 941;
0x0492	0x0EAD      	MOVLW       173
0x0494	0x6E2E      	MOVWF       main_f1_L0 
0x0496	0x0E03      	MOVLW       3
0x0498	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,162 :: 		f2=1477;
0x049A	0x0EC5      	MOVLW       197
0x049C	0x6E30      	MOVWF       main_f2_L0 
0x049E	0x0E05      	MOVLW       5
0x04A0	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,163 :: 		break;
0x04A2	0xD03D      	BRA         L_main9
;TecladoDTMF.c,164 :: 		case 'D':
L_main25:
;TecladoDTMF.c,165 :: 		f1=941;
0x04A4	0x0EAD      	MOVLW       173
0x04A6	0x6E2E      	MOVWF       main_f1_L0 
0x04A8	0x0E03      	MOVLW       3
0x04AA	0x6E2F      	MOVWF       main_f1_L0+1 
;TecladoDTMF.c,166 :: 		f2=1633;
0x04AC	0x0E61      	MOVLW       97
0x04AE	0x6E30      	MOVWF       main_f2_L0 
0x04B0	0x0E06      	MOVLW       6
0x04B2	0x6E31      	MOVWF       main_f2_L0+1 
;TecladoDTMF.c,167 :: 		break;
0x04B4	0xD034      	BRA         L_main9
;TecladoDTMF.c,168 :: 		}
L_main8:
0x04B6	0x5032      	MOVF        main_Bot_L0, 0 
0x04B8	0x0A31      	XORLW       49
0x04BA	0xB4D8      	BTFSC       STATUS, 2 
0x04BC	0xD76C      	BRA         L_main10
0x04BE	0x5032      	MOVF        main_Bot_L0, 0 
0x04C0	0x0A32      	XORLW       50
0x04C2	0xB4D8      	BTFSC       STATUS, 2 
0x04C4	0xD771      	BRA         L_main11
0x04C6	0x5032      	MOVF        main_Bot_L0, 0 
0x04C8	0x0A33      	XORLW       51
0x04CA	0xB4D8      	BTFSC       STATUS, 2 
0x04CC	0xD776      	BRA         L_main12
0x04CE	0x5032      	MOVF        main_Bot_L0, 0 
0x04D0	0x0A41      	XORLW       65
0x04D2	0xB4D8      	BTFSC       STATUS, 2 
0x04D4	0xD77B      	BRA         L_main13
0x04D6	0x5032      	MOVF        main_Bot_L0, 0 
0x04D8	0x0A34      	XORLW       52
0x04DA	0xE081      	BZ          L_main14
0x04DC	0x5032      	MOVF        main_Bot_L0, 0 
0x04DE	0x0A35      	XORLW       53
0x04E0	0xE087      	BZ          L_main15
0x04E2	0x5032      	MOVF        main_Bot_L0, 0 
0x04E4	0x0A36      	XORLW       54
0x04E6	0xE08D      	BZ          L_main16
0x04E8	0x5032      	MOVF        main_Bot_L0, 0 
0x04EA	0x0A42      	XORLW       66
0x04EC	0xE093      	BZ          L_main17
0x04EE	0x5032      	MOVF        main_Bot_L0, 0 
0x04F0	0x0A37      	XORLW       55
0x04F2	0xE099      	BZ          L_main18
0x04F4	0x5032      	MOVF        main_Bot_L0, 0 
0x04F6	0x0A38      	XORLW       56
0x04F8	0xE09F      	BZ          L_main19
0x04FA	0x5032      	MOVF        main_Bot_L0, 0 
0x04FC	0x0A39      	XORLW       57
0x04FE	0xE0A5      	BZ          L_main20
0x0500	0x5032      	MOVF        main_Bot_L0, 0 
0x0502	0x0A43      	XORLW       67
0x0504	0xE0AB      	BZ          L_main21
0x0506	0x5032      	MOVF        main_Bot_L0, 0 
0x0508	0x0A2A      	XORLW       42
0x050A	0xE0B1      	BZ          L_main22
0x050C	0x5032      	MOVF        main_Bot_L0, 0 
0x050E	0x0A30      	XORLW       48
0x0510	0xE0B7      	BZ          L_main23
0x0512	0x5032      	MOVF        main_Bot_L0, 0 
0x0514	0x0A23      	XORLW       35
0x0516	0xE0BD      	BZ          L_main24
0x0518	0x5032      	MOVF        main_Bot_L0, 0 
0x051A	0x0A44      	XORLW       68
0x051C	0xE0C3      	BZ          L_main25
L_main9:
;TecladoDTMF.c,169 :: 		Som(f1,f2);
0x051E	0xF033C02E  	MOVFF       main_f1_L0, FARG_Som_F1
0x0522	0xF034C02F  	MOVFF       main_f1_L0+1, FARG_Som_F1+1
0x0526	0xF035C030  	MOVFF       main_f2_L0, FARG_Som_F2
0x052A	0xF036C031  	MOVFF       main_f2_L0+1, FARG_Som_F2+1
0x052E	0xDF01      	RCALL       _Som
;TecladoDTMF.c,170 :: 		Delay_ms(40);
0x0530	0x0E02      	MOVLW       2
0x0532	0x6E0B      	MOVWF       R11, 0
0x0534	0x0E04      	MOVLW       4
0x0536	0x6E0C      	MOVWF       R12, 0
0x0538	0x0EBA      	MOVLW       186
0x053A	0x6E0D      	MOVWF       R13, 0
L_main26:
0x053C	0x2E0D      	DECFSZ      R13, 1, 0
0x053E	0xD7FE      	BRA         L_main26
0x0540	0x2E0C      	DECFSZ      R12, 1, 0
0x0542	0xD7FC      	BRA         L_main26
0x0544	0x2E0B      	DECFSZ      R11, 1, 0
0x0546	0xD7FA      	BRA         L_main26
0x0548	0x0000      	NOP
;TecladoDTMF.c,171 :: 		}
L_main7:
;TecladoDTMF.c,172 :: 		}while(1);
0x054A	0xD71B      	BRA         L_main4
;TecladoDTMF.c,173 :: 		}
0x054C	0xD7FF      	BRA         $+0
; end of _main
;TecladoDTMF.c,47 :: _Lim
0x054E	0x001B ;_Lim+0
0x0550	0x0018 ;_Lim+2
0x0552	0x0016 ;_Lim+4
0x0554	0x0014 ;_Lim+6
0x0556	0x000F ;_Lim+8
0x0558	0x000E ;_Lim+10
0x055A	0x000D ;_Lim+12
0x055C	0x000B ;_Lim+14
; end of _Lim
;TecladoDTMF.c,48 :: _Freq
0x055E	0x02B9 ;_Freq+0
0x0560	0x0302 ;_Freq+2
0x0562	0x0354 ;_Freq+4
0x0564	0x03AD ;_Freq+6
0x0566	0x04B9 ;_Freq+8
0x0568	0x0538 ;_Freq+10
0x056A	0x05C5 ;_Freq+12
0x056C	0x0661 ;_Freq+14
; end of _Freq
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008     [106]    _interrupt
0x0072     [166]    _Varre_Col_Ret_L
0x0118      [86]    _UART1_Init
0x016E     [136]    _Limiter
0x01F6      [14]    _UART1_Write
0x0204     [256]    _Varre_Teclado
0x0304      [30]    _Init_Sys
0x0322      [16]    ___CC2DW
0x0332      [76]    _Som
0x037E     [464]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    R0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    Varre_Col_Ret_L_Ret_L0
0x0001       [1]    R1
0x0001       [1]    I2C1_Rd_tmp_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memchr_s_L0
0x0002       [1]    R2
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [2]    memset_pp_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0003       [2]    memmove_tt_L0
0x0004       [2]    frexp_pom_L0
0x0004       [1]    R4
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strcpy_cp_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    R5
0x0005       [1]    Limiter_i_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0016       [4]    _UART_Tx_Idle_Ptr
0x001A       [2]    _L2
0x001C       [2]    _L1
0x001E       [4]    _UART_Wr_Ptr
0x0022       [4]    _UART_Rd_Ptr
0x0026       [4]    _UART_Rdy_Ptr
0x002A       [2]    _k1
0x002C       [2]    _k2
0x002E       [2]    main_f1_L0
0x0030       [2]    main_f2_L0
0x0032       [1]    main_Bot_L0
0x0033       [1]    FARG_UART1_Write_data_
0x0033       [2]    FARG_Som_F1
0x0033       [1]    Varre_Teclado_i_L0
0x0034       [1]    Varre_Teclado_Rzero_L0
0x0035       [2]    FARG_Som_F2
0x0035       [1]    Varre_Teclado_R_L0
0x0037       [2]    FARG_Limiter_F
0x0037       [1]    FARG_Varre_Col_Ret_L_C
0x0400      [16]    _BDT
0x0400       [1]    _BD0STAT
0x0401       [1]    _BD0CNT
0x0402       [1]    _BD0ADRL
0x0403       [1]    _BD0ADRH
0x0404       [1]    _BD1STAT
0x0405       [1]    _BD1CNT
0x0406       [1]    _BD1ADRL
0x0407       [1]    _BD1ADRH
0x0408       [1]    _BD2STAT
0x0409       [1]    _BD2CNT
0x040A       [1]    _BD2ADRL
0x040B       [1]    _BD2ADRH
0x040C       [1]    _BD3STAT
0x040D       [1]    _BD3CNT
0x040E       [1]    _BD3ADRL
0x040F       [1]    _BD3ADRH
0x0410       [1]    _SetupPkt_DataDir
0x0410       [1]    _SetupPkt_RequestType
0x0410       [8]    _SetupPkt
0x0410       [1]    _BD4STAT
0x0410       [1]    _SetupPkt_bmRequestType
0x0410       [1]    _SetupPkt_Recipient
0x0411       [1]    _SetupPkt_bRequest
0x0411       [1]    _BD4CNT
0x0412       [1]    _BD4ADRL
0x0412       [2]    _SetupPkt_wValue
0x0412       [2]    _SetupPkt_W_Value
0x0412       [1]    _SetupPkt_bDscIndex
0x0412       [1]    _SetupPkt_bCfgValue
0x0412       [1]    _SetupPkt_bDevADR
0x0412       [1]    _SetupPkt_bAltID
0x0412       [1]    _SetupPkt_bFeature
0x0413       [1]    _BD4ADRH
0x0413       [1]    _SetupPkt_bCfgRSD
0x0413       [1]    _SetupPkt_bAltID_H
0x0413       [1]    _SetupPkt_bDscType
0x0413       [1]    _SetupPkt_bDevADRH
0x0414       [1]    _SetupPkt_EPDir
0x0414       [1]    _SetupPkt_bIntfID
0x0414       [1]    _SetupPkt_bEPID
0x0414       [2]    _SetupPkt_wIndex
0x0414       [2]    _SetupPkt_W_Index
0x0414       [1]    _BD5STAT
0x0414       [2]    _SetupPkt_wLangID
0x0414       [1]    _SetupPkt_EPNum
0x0415       [1]    _SetupPkt_bIntfID_H
0x0415       [1]    _SetupPkt_bEPID_H
0x0415       [1]    _BD5CNT
0x0416       [2]    _SetupPkt_wLength
0x0416       [2]    _SetupPkt_W_Length
0x0416       [1]    _BD5ADRL
0x0417       [1]    _BD5ADRH
0x0418       [1]    _BD6STAT
0x0418       [8]    _CtrlTrfData
0x0419       [1]    _BD6CNT
0x041A       [1]    _BD6ADRL
0x041B       [1]    _BD6ADRH
0x041C       [1]    _BD7STAT
0x041D       [1]    _BD7CNT
0x041E       [1]    _BD7ADRL
0x041F       [1]    _BD7ADRH
0x0420       [8]    _hid_report_feature
0x0428       [2]    _Byte_tmp_0
0x042A       [2]    _Byte_tmp_1
0x042C       [1]    _param_Len
0x042D       [2]    _param_buffer
0x042F       [1]    _USTAT_latch
0x0430       [1]    _usb_device_state
0x0431       [1]    _usb_active_cfg
0x0432       [2]    _usb_alt_intf
0x0434       [1]    _usb_stat
0x0435       [1]    _idle_rate
0x0436       [1]    _active_protocol
0x0437       [1]    _hid_rpt_rx_len
0x0438       [1]    _ctrl_trf_state
0x0439       [1]    _ctrl_trf_session_owner
0x043A       [2]    _pSrc
0x043C       [2]    _pDst
0x043E       [2]    _wCount
0x0440       [2]    _byte_to_send
0x0442       [2]    _byte_to_read
0x0444       [1]    _number_of_bytes_read
0x0445       [4]    _USB_CD_Ptr
0x0449       [8]    _USB_SD_Ptr
0x0451       [2]    _FSR0reg
0x0453       [2]    _FSR1reg
0x0455       [2]    _FSR2reg
0x0457       [2]    _HID_ReadBuff_Ptr
0x0459       [2]    _HID_WriteBuff_Ptr
0x045B      [64]    _hid_report_out
0x049B      [64]    _hid_report_in
0x0F62       [1]    SPPDATA
0x0F63       [0]    WS1_bit
0x0F63       [0]    WS3_bit
0x0F63       [0]    CLK1EN_bit
0x0F63       [0]    WS2_bit
0x0F63       [1]    SPPCFG
0x0F63       [0]    CLKCFG0_bit
0x0F63       [0]    CLKCFG1_bit
0x0F63       [0]    WS0_bit
0x0F63       [0]    CSEN_bit
0x0F64       [0]    SPPBUSY_bit
0x0F64       [0]    ADDR0_SPPEPS_bit
0x0F64       [1]    SPPEPS
0x0F64       [0]    RDSPP_bit
0x0F64       [0]    ADDR3_SPPEPS_bit
0x0F64       [0]    ADDR2_SPPEPS_bit
0x0F64       [0]    WRSPP_bit
0x0F64       [0]    ADDR1_SPPEPS_bit
0x0F65       [0]    RDYO_bit
0x0F65       [0]    SPPEN_bit
0x0F65       [0]    DMA0WN_bit
0x0F65       [1]    SPPCON
0x0F66       [0]    FRM0_bit
0x0F66       [0]    FRM2_bit
0x0F66       [0]    FRM1_bit
0x0F66       [0]    FRM7_bit
0x0F66       [1]    UFRM
0x0F66       [1]    UFRML
0x0F66       [0]    FRM5_bit
0x0F66       [0]    FRM3_bit
0x0F66       [0]    FRM6_bit
0x0F66       [0]    FRM4_bit
0x0F67       [0]    FRM8_bit
0x0F67       [0]    FRM10_bit
0x0F67       [0]    FRM9_bit
0x0F67       [1]    UFRMH
0x0F68       [1]    UIR
0x0F68       [0]    URSTIF_bit
0x0F68       [0]    STALLIF_bit
0x0F68       [0]    SOFIF_bit
0x0F68       [0]    IDLEIF_bit
0x0F68       [0]    ACTVIF_bit
0x0F68       [0]    TRNIF_bit
0x0F68       [0]    UERRIF_bit
0x0F69       [1]    UIE
0x0F69       [0]    SOFIE_bit
0x0F69       [0]    IDLEIE_bit
0x0F69       [0]    TRNIE_bit
0x0F69       [0]    ACTVIE_bit
0x0F69       [0]    STALLIE_bit
0x0F69       [0]    URSTIE_bit
0x0F69       [0]    UERRIE_bit
0x0F6A       [0]    PIDEF_bit
0x0F6A       [0]    DFN8EF_bit
0x0F6A       [0]    BTSEF_bit
0x0F6A       [0]    BTOEF_bit
0x0F6A       [1]    UEIR
0x0F6A       [0]    CRC5EF_bit
0x0F6A       [0]    CRC16EF_bit
0x0F6B       [0]    CRC16EE_bit
0x0F6B       [0]    CRC5EE_bit
0x0F6B       [0]    PIDEE_bit
0x0F6B       [0]    BTSEE_bit
0x0F6B       [1]    UEIE
0x0F6B       [0]    DFN8EE_bit
0x0F6B       [0]    BTOEE_bit
0x0F6C       [0]    ENDP0_bit
0x0F6C       [0]    DIR__bit
0x0F6C       [0]    PPBI_bit
0x0F6C       [0]    ENDP1_bit
0x0F6C       [0]    ENDP3_bit
0x0F6C       [0]    ENDP2_bit
0x0F6C       [1]    USTAT
0x0F6D       [0]    SUSPND_bit
0x0F6D       [0]    SE0_bit
0x0F6D       [0]    PPBRST_bit
0x0F6D       [0]    USBEN_bit
0x0F6D       [0]    RESUME__bit
0x0F6D       [0]    PKTDIS_bit
0x0F6D       [1]    UCON
0x0F6E       [1]    UADDR
0x0F6E       [0]    ADDR4_bit
0x0F6E       [0]    ADDR6_bit
0x0F6E       [0]    ADDR5_bit
0x0F6E       [0]    ADDR2_bit
0x0F6E       [0]    ADDR1_bit
0x0F6E       [0]    ADDR0_bit
0x0F6E       [0]    ADDR3_bit
0x0F6F       [0]    UOEMON_bit
0x0F6F       [0]    UPUEN_bit
0x0F6F       [1]    UCFG
0x0F6F       [0]    UTEYE_bit
0x0F6F       [0]    PPB0_bit
0x0F6F       [0]    PPB1_bit
0x0F6F       [0]    UTRDIS_bit
0x0F6F       [0]    FSEN_bit
0x0F70       [0]    EPHSHK_bit
0x0F70       [1]    UEP0
0x0F70       [0]    EPCONDIS_bit
0x0F70       [0]    EPSTALL_bit
0x0F70       [0]    EPINEN_bit
0x0F70       [0]    EPOUTEN_bit
0x0F71       [0]    EPHSHK_UEP1_bit
0x0F71       [1]    UEP1
0x0F71       [0]    EPINEN_UEP1_bit
0x0F71       [0]    EPSTALL_UEP1_bit
0x0F71       [0]    EPCONDIS_UEP1_bit
0x0F71       [0]    EPOUTEN_UEP1_bit
0x0F72       [0]    EPOUTEN_UEP2_bit
0x0F72       [0]    EPCONDIS_UEP2_bit
0x0F72       [0]    EPHSHK_UEP2_bit
0x0F72       [0]    EPINEN_UEP2_bit
0x0F72       [1]    UEP2
0x0F72       [0]    EPSTALL_UEP2_bit
0x0F73       [0]    EPOUTEN_UEP3_bit
0x0F73       [0]    EPCONDIS_UEP3_bit
0x0F73       [0]    EPHSHK_UEP3_bit
0x0F73       [1]    UEP3
0x0F73       [0]    EPSTALL_UEP3_bit
0x0F73       [0]    EPINEN_UEP3_bit
0x0F74       [0]    EPOUTEN_UEP4_bit
0x0F74       [0]    EPCONDIS_UEP4_bit
0x0F74       [0]    EPHSHK_UEP4_bit
0x0F74       [1]    UEP4
0x0F74       [0]    EPSTALL_UEP4_bit
0x0F74       [0]    EPINEN_UEP4_bit
0x0F75       [0]    EPINEN_UEP5_bit
0x0F75       [1]    UEP5
0x0F75       [0]    EPSTALL_UEP5_bit
0x0F75       [0]    EPOUTEN_UEP5_bit
0x0F75       [0]    EPCONDIS_UEP5_bit
0x0F75       [0]    EPHSHK_UEP5_bit
0x0F76       [0]    EPINEN_UEP6_bit
0x0F76       [0]    EPOUTEN_UEP6_bit
0x0F76       [1]    UEP6
0x0F76       [0]    EPSTALL_UEP6_bit
0x0F76       [0]    EPHSHK_UEP6_bit
0x0F76       [0]    EPCONDIS_UEP6_bit
0x0F77       [1]    UEP7
0x0F77       [0]    EPOUTEN_UEP7_bit
0x0F77       [0]    EPINEN_UEP7_bit
0x0F77       [0]    EPHSHK_UEP7_bit
0x0F77       [0]    EPSTALL_UEP7_bit
0x0F77       [0]    EPCONDIS_UEP7_bit
0x0F78       [1]    UEP8
0x0F78       [0]    EPSTALL_UEP8_bit
0x0F78       [0]    EPINEN_UEP8_bit
0x0F78       [0]    EPOUTEN_UEP8_bit
0x0F78       [0]    EPCONDIS_UEP8_bit
0x0F78       [0]    EPHSHK_UEP8_bit
0x0F79       [0]    EPOUTEN_UEP9_bit
0x0F79       [1]    UEP9
0x0F79       [0]    EPCONDIS_UEP9_bit
0x0F79       [0]    EPHSHK_UEP9_bit
0x0F79       [0]    EPSTALL_UEP9_bit
0x0F79       [0]    EPINEN_UEP9_bit
0x0F7A       [1]    UEP10
0x0F7A       [0]    EPSTALL_UEP10_bit
0x0F7A       [0]    EPHSHK_UEP10_bit
0x0F7A       [0]    EPOUTEN_UEP10_bit
0x0F7A       [0]    EPCONDIS_UEP10_bit
0x0F7A       [0]    EPINEN_UEP10_bit
0x0F7B       [0]    EPSTALL_UEP11_bit
0x0F7B       [0]    EPCONDIS_UEP11_bit
0x0F7B       [0]    EPOUTEN_UEP11_bit
0x0F7B       [0]    EPHSHK_UEP11_bit
0x0F7B       [0]    EPINEN_UEP11_bit
0x0F7B       [1]    UEP11
0x0F7C       [0]    EPHSHK_UEP12_bit
0x0F7C       [0]    EPSTALL_UEP12_bit
0x0F7C       [0]    EPCONDIS_UEP12_bit
0x0F7C       [0]    EPINEN_UEP12_bit
0x0F7C       [0]    EPOUTEN_UEP12_bit
0x0F7C       [1]    UEP12
0x0F7D       [1]    UEP13
0x0F7D       [0]    EPCONDIS_UEP13_bit
0x0F7D       [0]    EPOUTEN_UEP13_bit
0x0F7D       [0]    EPINEN_UEP13_bit
0x0F7D       [0]    EPSTALL_UEP13_bit
0x0F7D       [0]    EPHSHK_UEP13_bit
0x0F7E       [0]    EPCONDIS_UEP14_bit
0x0F7E       [0]    EPHSHK_UEP14_bit
0x0F7E       [0]    EPOUTEN_UEP14_bit
0x0F7E       [0]    EPSTALL_UEP14_bit
0x0F7E       [0]    EPINEN_UEP14_bit
0x0F7E       [1]    UEP14
0x0F7F       [0]    EPOUTEN_UEP15_bit
0x0F7F       [0]    EPINEN_UEP15_bit
0x0F7F       [0]    EPHSHK_UEP15_bit
0x0F7F       [0]    EPCONDIS_UEP15_bit
0x0F7F       [0]    EPSTALL_UEP15_bit
0x0F7F       [1]    UEP15
0x0F80       [0]    RA2_bit
0x0F80       [0]    RA3_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    RA6_bit
0x0F80       [1]    PORTA
0x0F80       [0]    OSC2_bit
0x0F80       [0]    AN4_bit
0x0F80       [0]    VREFM_bit
0x0F80       [0]    LVDIN_bit
0x0F80       [0]    VREFP_bit
0x0F80       [0]    T0CKI_bit
0x0F80       [0]    AN1_bit
0x0F80       [0]    AN0_bit
0x0F80       [0]    AN2_bit
0x0F80       [0]    AN3_bit
0x0F80       [0]    RA0_bit
0x0F80       [0]    RA4_bit
0x0F80       [0]    HLVDIN_bit
0x0F80       [0]    RA1_bit
0x0F81       [0]    INT0_bit
0x0F81       [0]    RB5_bit
0x0F81       [1]    PORTB
0x0F81       [0]    RB7_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    INT1_bit
0x0F81       [0]    RB4_bit
0x0F81       [0]    INT2_bit
0x0F81       [0]    PGC_bit
0x0F81       [0]    RB3_bit
0x0F81       [0]    PGD_bit
0x0F81       [0]    RB0_bit
0x0F81       [0]    RB1_bit
0x0F81       [0]    RB2_bit
0x0F81       [0]    PGM_bit
0x0F82       [0]    RC5_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    RC1_bit
0x0F82       [0]    T1OSI_bit
0x0F82       [0]    CCP1_bit
0x0F82       [0]    TX_bit
0x0F82       [0]    T1OSO_bit
0x0F82       [0]    RC6_bit
0x0F82       [1]    PORTC
0x0F82       [0]    RC0_bit
0x0F82       [0]    RC7_bit
0x0F82       [0]    P1A_bit
0x0F82       [0]    CK_bit
0x0F82       [0]    RX__bit
0x0F82       [0]    T13CKI_bit
0x0F84       [0]    RE3_bit
0x0F84       [1]    PORTE
0x0F89       [0]    LATA4_bit
0x0F89       [0]    LATA6_bit
0x0F89       [0]    LATA5_bit
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA1_bit
0x0F89       [0]    LATA2_bit
0x0F89       [0]    LATA3_bit
0x0F89       [1]    LATA
0x0F8A       [0]    LATB7_bit
0x0F8A       [1]    LATB
0x0F8A       [0]    LATB2_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [0]    LATB3_bit
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [0]    LATB6_bit
0x0F8A       [0]    LATB1_bit
0x0F8B       [1]    LATC
0x0F8B       [0]    LATC6_bit
0x0F8B       [0]    LATC7_bit
0x0F8B       [0]    LATC2_bit
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC1_bit
0x0F92       [0]    TRISA3_bit
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA6_bit
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA5_bit
0x0F92       [0]    TRISA0_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA1_bit
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TRISB7_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB5_bit
0x0F93       [1]    TRISB
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC1_bit
0x0F94       [0]    TRISC2_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC0_bit
0x0F9B       [0]    TUN2_bit
0x0F9B       [0]    TUN0_bit
0x0F9B       [0]    TUN1_bit
0x0F9B       [1]    OSCTUNE
0x0F9B       [0]    INTSRC_bit
0x0F9B       [0]    TUN3_bit
0x0F9B       [0]    TUN4_bit
0x0F9D       [1]    PIE1
0x0F9D       [0]    CCP1IE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9D       [0]    TMR1IE_bit
0x0F9D       [0]    SSPIE_bit
0x0F9D       [0]    ADIE_bit
0x0F9D       [0]    RCIE_bit
0x0F9D       [0]    TXIE_bit
0x0F9E       [0]    SSPIF_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    TXIF_bit
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9E       [1]    PIR1
0x0F9E       [0]    CCP1IF_bit
0x0F9F       [0]    RCIP_bit
0x0F9F       [0]    ADIP_bit
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [1]    IPR1
0x0F9F       [0]    TMR1IP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [0]    TXIP_bit
0x0FA0       [0]    USBIE_bit
0x0FA0       [0]    HLVDIE_bit
0x0FA0       [0]    OSCFIE_bit
0x0FA0       [0]    CMIE_bit
0x0FA0       [0]    TMR3IE_bit
0x0FA0       [0]    CCP2IE_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    EEIE_bit
0x0FA0       [0]    BCLIE_bit
0x0FA0       [0]    LVDIE_bit
0x0FA1       [0]    USBIF_bit
0x0FA1       [0]    EEIF_bit
0x0FA1       [0]    HLVDIF_bit
0x0FA1       [0]    OSCFIF_bit
0x0FA1       [0]    CMIF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    CCP2IF_bit
0x0FA1       [0]    LVDIF_bit
0x0FA1       [0]    TMR3IF_bit
0x0FA2       [0]    USBIP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [0]    CMIP_bit
0x0FA2       [0]    HLVDIP_bit
0x0FA2       [0]    OSCFIP_bit
0x0FA2       [0]    CCP2IP_bit
0x0FA2       [1]    IPR2
0x0FA2       [0]    TMR3IP_bit
0x0FA2       [0]    BCLIP_bit
0x0FA2       [0]    LVDIP_bit
0x0FA6       [0]    WRERR_bit
0x0FA6       [0]    FREE_bit
0x0FA6       [0]    WREN_bit
0x0FA6       [0]    RD_bit
0x0FA6       [0]    WR_bit
0x0FA6       [0]    CFGS_bit
0x0FA6       [1]    EECON1
0x0FA6       [0]    EEPGD_bit
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAB       [0]    RX9_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    SPEN_bit
0x0FAB       [1]    RCSTA
0x0FAB       [0]    ADEN_bit
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    RX9D_bit
0x0FAB       [0]    FERR_bit
0x0FAB       [0]    CREN_bit
0x0FAB       [0]    ADDEN_bit
0x0FAC       [0]    TX9_bit
0x0FAC       [0]    TXEN_bit
0x0FAC       [1]    TXSTA
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    TRMT_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    SYNC_bit
0x0FAC       [0]    SENDB_bit
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB1       [1]    T3CON
0x0FB1       [0]    T3NSYNC_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [0]    T3CCP2_bit
0x0FB1       [0]    T3CCP1_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB1       [0]    T3SYNC_bit
0x0FB1       [0]    RD16_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FB4       [0]    CIS_bit
0x0FB4       [0]    CM0_bit
0x0FB4       [0]    CM1_bit
0x0FB4       [0]    CM2_bit
0x0FB4       [0]    C1INV_bit
0x0FB4       [0]    C2OUT_bit
0x0FB4       [0]    C1OUT_bit
0x0FB4       [1]    CMCON
0x0FB4       [0]    C2INV_bit
0x0FB5       [1]    CVRCON
0x0FB5       [0]    CVROE_bit
0x0FB5       [0]    CVRR_bit
0x0FB5       [0]    CVRSS_bit
0x0FB5       [0]    CVREN_bit
0x0FB5       [0]    CVREF_bit
0x0FB5       [0]    CVR1_bit
0x0FB5       [0]    CVR2_bit
0x0FB5       [0]    CVR3_bit
0x0FB5       [0]    CVR0_bit
0x0FB6       [0]    PSSAC1_bit
0x0FB6       [0]    PSSAC0_bit
0x0FB6       [1]    CCP1AS
0x0FB6       [1]    ECCP1AS
0x0FB6       [0]    ECCPAS2_bit
0x0FB6       [0]    ECCPASE_bit
0x0FB6       [0]    ECCPAS0_bit
0x0FB6       [0]    ECCPAS1_bit
0x0FB7       [1]    ECCP1DEL
0x0FB7       [1]    CCP1DEL
0x0FB7       [0]    PRSEN_bit
0x0FB8       [0]    ABDOVF_bit
0x0FB8       [0]    RCIDL_bit
0x0FB8       [0]    TXCKP_bit
0x0FB8       [0]    RCMT_bit
0x0FB8       [0]    RXDTP_bit
0x0FB8       [1]    BAUDCON
0x0FB8       [0]    SCKP_bit
0x0FB8       [0]    BRG16_bit
0x0FB8       [0]    ABDEN_bit
0x0FB8       [0]    WUE_bit
0x0FBA       [0]    DC2B0_bit
0x0FBA       [0]    DC2B1_bit
0x0FBA       [1]    CCP2CON
0x0FBA       [0]    CCP2M3_bit
0x0FBA       [0]    CCP2M0_bit
0x0FBA       [0]    CCP2M1_bit
0x0FBA       [0]    CCP2M2_bit
0x0FBB       [1]    CCPR2L
0x0FBB       [2]    CCPR2
0x0FBC       [1]    CCPR2H
0x0FBD       [1]    CCP1CON
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBD       [0]    DC1B0_bit
0x0FBD       [0]    CCP1M3_bit
0x0FBE       [1]    CCPR1L
0x0FBE       [2]    CCPR1
0x0FBF       [1]    CCPR1H
0x0FC0       [1]    ADCON2
0x0FC0       [0]    ACQT1_bit
0x0FC0       [0]    ACQT2_bit
0x0FC0       [0]    ADFM_bit
0x0FC0       [0]    ACQT0_bit
0x0FC0       [0]    ADCS0_bit
0x0FC0       [0]    ADCS1_bit
0x0FC0       [0]    ADCS2_bit
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    VCFG0_bit
0x0FC1       [0]    PCFG3_bit
0x0FC1       [0]    PCFG2_bit
0x0FC1       [0]    VCFG1_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [1]    ADCON1
0x0FC2       [1]    ADCON0
0x0FC2       [0]    CHS3_bit
0x0FC2       [0]    CHS2_bit
0x0FC2       [0]    GO_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [0]    GO_DONE_bit
0x0FC2       [0]    ADON_bit
0x0FC2       [0]    CHS1_bit
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC3       [1]    ADRESL
0x0FC3       [2]    ADRES
0x0FC4       [1]    ADRESH
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    PEN_bit
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    GCEN_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [0]    SEN_bit
0x0FC5       [0]    ACKEN_bit
0x0FC5       [0]    ACKDT_bit
0x0FC5       [0]    ACKSTAT_bit
0x0FC6       [1]    SSPCON1
0x0FC6       [0]    SSPEN_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    WCOL_bit
0x0FC6       [0]    SSPOV_bit
0x0FC6       [0]    SSPM1_bit
0x0FC6       [0]    SSPM0_bit
0x0FC6       [0]    SSPM3_bit
0x0FC6       [0]    SSPM2_bit
0x0FC7       [0]    D_A_bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    SMP_bit
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    UA_bit
0x0FC7       [0]    BF_bit
0x0FC7       [0]    S_bit
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    NOT_A_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [0]    I2C_START__bit
0x0FC7       [0]    I2C_READ_bit
0x0FC7       [0]    I2C_DAT_bit
0x0FC7       [0]    I2C_STOP__bit
0x0FC7       [0]    D_bit
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    R_bit
0x0FC7       [0]    READ_WRITE_bit
0x0FC7       [0]    DATA_ADDRESS_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [1]    T2CON
0x0FCA       [0]    T2OUTPS0_bit
0x0FCA       [0]    TMR2ON_bit
0x0FCA       [0]    T2OUTPS1_bit
0x0FCA       [0]    T2OUTPS3_bit
0x0FCA       [0]    T2OUTPS2_bit
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    T2CKPS0_bit
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [1]    T1CON
0x0FCD       [0]    T1CKPS1_bit
0x0FCD       [0]    RD16_T1CON_bit
0x0FCD       [0]    T1RUN_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [0]    T1CKPS0_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [0]    T1SYNC_bit
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    NOT_PD_bit
0x0FD0       [1]    RCON
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    PD_bit
0x0FD0       [0]    POR_bit
0x0FD0       [0]    TO__bit
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    RI_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD0       [0]    NOT_TO_bit
0x0FD0       [0]    SBOREN_bit
0x0FD0       [0]    BOR_bit
0x0FD0       [0]    NOT_IPEN_bit
0x0FD1       [1]    WDTCON
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD2       [0]    LVV1_bit
0x0FD2       [0]    LVV0_bit
0x0FD2       [0]    IRVST_bit
0x0FD2       [0]    LVV2_bit
0x0FD2       [0]    HLVDL0_bit
0x0FD2       [0]    BGST_bit
0x0FD2       [0]    LVV3_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [1]    HLVDCON
0x0FD2       [1]    LVDCON
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    LVDEN_bit
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    LVDL2_bit
0x0FD2       [0]    HLVDL1_bit
0x0FD2       [0]    VDIRMAG_bit
0x0FD2       [0]    IVRST_bit
0x0FD2       [0]    HLVDEN_bit
0x0FD2       [0]    HLVDL2_bit
0x0FD2       [0]    HLVDL3_bit
0x0FD3       [0]    IRCF2_bit
0x0FD3       [0]    IRCF1_bit
0x0FD3       [0]    FLTS_bit
0x0FD3       [0]    IDLEN_bit
0x0FD3       [0]    IRCF0_bit
0x0FD3       [0]    SCS1_bit
0x0FD3       [0]    SCS0_bit
0x0FD3       [0]    OSTS_bit
0x0FD3       [0]    IOFS_bit
0x0FD3       [1]    OSCCON
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    PSA_bit
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    T0PS1_bit
0x0FD5       [0]    T08BIT_bit
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [0]    T0SE_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [1]    T0CON
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [1]    STATUS
0x0FD8       [0]    C_bit
0x0FD8       [0]    OV_bit
0x0FD8       [0]    N_bit
0x0FD8       [0]    DC_bit
0x0FD8       [0]    Z_bit
0x0FD9       [2]    FSR2
0x0FD9       [2]    FSR2PTR
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [2]    FSR1PTR
0x0FE1       [2]    FSR1
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FE9       [2]    FSR0PTR
0x0FE9       [2]    FSR0
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [0]    INT1IF_bit
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT1IE_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT2E_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT1E_bit
0x0FF0       [0]    INT1F_bit
0x0FF0       [0]    INT2P_bit
0x0FF0       [0]    INT2F_bit
0x0FF0       [0]    INT1P_bit
0x0FF0       [1]    INTCON3
0x0FF1       [0]    NOT_RBPU_bit
0x0FF1       [0]    INTEDG0_bit
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    T0IP_bit
0x0FF1       [0]    RBIP_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF2       [0]    INT0IF_bit
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    INT0E_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [0]    T0IE_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    INT0IE_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    PEIE_bit
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF3       [2]    PROD
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [3]    TBLPTR
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
0x0FF9       [1]    PCL
0x0FF9       [1]    PC
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU4_bit
0x0FFB       [0]    PCU3_bit
0x0FFB       [0]    PCU2_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU0_bit
0x0FFB       [0]    PCU1_bit
0x0FFC       [0]    STKPTR4_bit
0x0FFC       [0]    STKUNF_bit
0x0FFC       [0]    STKFUL_bit
0x0FFC       [0]    STKPTR3_bit
0x0FFC       [0]    STKPTR0_bit
0x0FFC       [1]    STKPTR
0x0FFC       [0]    STKPTR2_bit
0x0FFC       [0]    STKPTR1_bit
0x0FFD       [1]    TOSL
0x0FFD       [1]    TOS
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x054E      [16]    _Lim
0x055E      [16]    _Freq
//** Label List: ** 
//----------------------------------------------
  L_interrupt0
  L_interrupt1
  L_interrupt2
  L_interrupt3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_Limiter27
  L_Limiter28
  L_Limiter29
  L_Limiter30
  L_Som31
  L_Varre_Col_Ret_L32
  L_Varre_Col_Ret_L33
  L_Varre_Col_Ret_L34
  L_Varre_Col_Ret_L35
  L_Varre_Col_Ret_L36
  L_Varre_Col_Ret_L37
  L_Varre_Col_Ret_L38
  L_Varre_Col_Ret_L39
  L_Varre_Col_Ret_L40
  L_Varre_Col_Ret_L41
  L_Varre_Col_Ret_L42
  L_Varre_Col_Ret_L43
  L_Varre_Col_Ret_L44
  L_Varre_Col_Ret_L45
  L_Varre_Col_Ret_L46
  L_Varre_Teclado47
  L_Varre_Teclado48
  L_Varre_Teclado49
  L_Varre_Teclado50
  L_Varre_Teclado51
  L_Varre_Teclado52
  L_Varre_Teclado53
  L_Varre_Teclado54
  L_Varre_Teclado55
  L_Varre_Teclado56
  L_Varre_Teclado57
  L_Varre_Teclado58
  L_Varre_Teclado59
  L_Varre_Teclado60
  L_Varre_Teclado61
  L_Varre_Teclado62
  L_Varre_Teclado63
  L_Varre_Teclado64
  L_Varre_Teclado65
  L_Varre_Teclado66
  L_Varre_Teclado67
  L_Varre_Teclado68
  L_Varre_Teclado69
  _interrupt
  L__interrupt70
  L__interrupt71
  L__interrupt72
  L__interrupt73
  L__interrupt74
  L__interrupt75
  L__interrupt76
  _main
  _Init_Sys
  _Limiter
  L__Limiter77
  _Som
  _Varre_Col_Ret_L
  _Varre_Teclado
  _CC2D_Loop1
  _CC2DL_Loop1
  L_longjmp2
  ___CC2D
  ___CC2DW
  _____DoIFC
  _Swap
  _setjmp
  _longjmp
  L_UART1_Init0
  L_UART1_Init1
  L_UART1_Read2
  L_UART1_Write3
  L_UART1_Write4
  L_UART1_Write_Text5
  L_UART1_Write_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Read_Text13
  L_UART1_Read_Text14
  L_UART1_Read_Text15
  _UART1_Init
  _UART1_Data_Ready
  _UART1_Read
  _UART1_Tx_Idle
  _UART1_Write
  _UART1_Write_Text
  _UART1_Read_Text
  _UART_Set_Active
  L_interrupt0
  L_interrupt1
  L_interrupt2
  L_interrupt3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  L_main22
  L_main23
  L_main24
  L_main25
  L_main26
  L_Limiter27
  L_Limiter28
  L_Limiter29
  L_Limiter30
  L_Som31
  L_Varre_Col_Ret_L32
  L_Varre_Col_Ret_L33
  L_Varre_Col_Ret_L34
  L_Varre_Col_Ret_L35
  L_Varre_Col_Ret_L36
  L_Varre_Col_Ret_L37
  L_Varre_Col_Ret_L38
  L_Varre_Col_Ret_L39
  L_Varre_Col_Ret_L40
  L_Varre_Col_Ret_L41
  L_Varre_Col_Ret_L42
  L_Varre_Col_Ret_L43
  L_Varre_Col_Ret_L44
  L_Varre_Col_Ret_L45
  L_Varre_Col_Ret_L46
  L_Varre_Teclado47
  L_Varre_Teclado48
  L_Varre_Teclado49
  L_Varre_Teclado50
  L_Varre_Teclado51
  L_Varre_Teclado52
  L_Varre_Teclado53
  L_Varre_Teclado54
  L_Varre_Teclado55
  L_Varre_Teclado56
  L_Varre_Teclado57
  L_Varre_Teclado58
  L_Varre_Teclado59
  L_Varre_Teclado60
  L_Varre_Teclado61
  L_Varre_Teclado62
  L_Varre_Teclado63
  L_Varre_Teclado64
  L_Varre_Teclado65
  L_Varre_Teclado66
  L_Varre_Teclado67
  L_Varre_Teclado68
  L_Varre_Teclado69
  _interrupt
  L__interrupt70
  L__interrupt71
  L__interrupt72
  L__interrupt73
  L__interrupt74
  L__interrupt75
  L__interrupt76
  _main
  _Init_Sys
  _Limiter
  L__Limiter77
  _Som
  _Varre_Col_Ret_L
  _Varre_Teclado
