<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>NVAPI Reference Documentation</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">


</head>

<table width="99%" border="0" cellspacing="1" cellpadding="1">
  <tr valign="top"> 
    <td rowspan="2" height="100" width="19%"><img src="NVIDIA_Corporate_Logo.gif"></td>
    <td width="81%" height="51"> 
      <h6 align="left" style="text-align:right"><font face="Arial, Helvetica, sans-serif" size="4">NVAPI Reference Documentation</font>
<br />
        <font face="Arial, Helvetica, sans-serif" size="4">NVIDIA</font></h6>
    </td>

  </tr>
  <tr> 
    <td width="81%" height="30">
      <h6 align="right"><font face="Arial, Helvetica, sans-serif" size="3">Release 361: January 27 
       </font><font face="Arial, Helvetica, sans-serif" size="+1">
<br />
        </font><font size="2" face="Arial, Helvetica, sans-serif">2016 </font></h6>
    </td>
  </tr>
</table>

<hr>
<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">NV_GPU_PSTATE20_CLOCK_ENTRY_V1 Struct Reference<div class="ingroups"><a class="el" href="group__gpupstate.html">GPU Performance State Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="NV_GPU_PSTATE20_CLOCK_ENTRY_V1" -->
<p><code>#include &lt;nvapi.h&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__gpuclock.html#gaa9af733fdfe2205693fa164f69e0e7bd">NV_GPU_PUBLIC_CLOCK_ID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a6932faeeee7a0550802664854a181c9c">domainId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__gpupstate.html#gaaabe91334252f13d1ce25760c0ad07e4">NV_GPU_PERF_PSTATE20_CLOCK_TYPE_ID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#aba67fa09ff2b7024b9b5b9806750d3a8">typeId</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a11f2a8619d842a69ceb6989cfb7aa8cd">bIsEditable</a>:1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a532389908fa770969801365ecfc03fb7">reserved</a>:31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structNV__GPU__PERF__PSTATES20__PARAM__DELTA.html">NV_GPU_PERF_PSTATES20_PARAM_DELTA</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#af9d5f569fe349035b4dbad6e2127f4ec">freqDelta_kHz</a></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a49cadb0b15e0172360d7df7e4c5ee8ea">freq_kHz</a></td></tr>
<tr><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#aadcfd23e42506d6183dd8a1636ce7459">single</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a859529efb9c0c9678fbe744ace906723">minFreq_kHz</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a39011c2c0fa6290fbd4a9a55da7ced98">maxFreq_kHz</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group__gpuclock.html#ga412f7f128762a545fb3034a6fde89c31">NV_GPU_PERF_VOLTAGE_INFO_DOMAIN_ID</a>&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#ade11cafe352438aa876823ff9637d204">domainId</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#ad4d78084c70c38c9182e91ad4f3f2c4a">minVoltage_uV</a></td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a>&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a6c221a5afd40abe4fbd359dae611c47b">maxVoltage_uV</a></td></tr>
<tr><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a78ffddcf78830afe5a0bee8175203b2c">range</a></td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#ace6997db408292222125c57c3c2f043e">data</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Used to describe single clock entry. </p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="a11f2a8619d842a69ceb6989cfb7aa8cd"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::bIsEditable" ref="a11f2a8619d842a69ceb6989cfb7aa8cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a11f2a8619d842a69ceb6989cfb7aa8cd">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::bIsEditable</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace6997db408292222125c57c3c2f043e"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::data" ref="ace6997db408292222125c57c3c2f043e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#ace6997db408292222125c57c3c2f043e">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::data</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock domain type dependant information. </p>

</div>
</div>
<a class="anchor" id="a6932faeeee7a0550802664854a181c9c"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::domainId" ref="a6932faeeee7a0550802664854a181c9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__gpuclock.html#gaa9af733fdfe2205693fa164f69e0e7bd">NV_GPU_PUBLIC_CLOCK_ID</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a6932faeeee7a0550802664854a181c9c">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::domainId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ID of the clock domain. </p>

</div>
</div>
<a class="anchor" id="ade11cafe352438aa876823ff9637d204"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::domainId" ref="ade11cafe352438aa876823ff9637d204" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__gpuclock.html#ga412f7f128762a545fb3034a6fde89c31">NV_GPU_PERF_VOLTAGE_INFO_DOMAIN_ID</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a6932faeeee7a0550802664854a181c9c">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::domainId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Voltage domain ID and value range in (uV) required for this clock. </p>

</div>
</div>
<a class="anchor" id="a49cadb0b15e0172360d7df7e4c5ee8ea"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::freq_kHz" ref="a49cadb0b15e0172360d7df7e4c5ee8ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a49cadb0b15e0172360d7df7e4c5ee8ea">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::freq_kHz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock frequency within given pstate in (kHz) </p>

</div>
</div>
<a class="anchor" id="af9d5f569fe349035b4dbad6e2127f4ec"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::freqDelta_kHz" ref="af9d5f569fe349035b4dbad6e2127f4ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structNV__GPU__PERF__PSTATES20__PARAM__DELTA.html">NV_GPU_PERF_PSTATES20_PARAM_DELTA</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#af9d5f569fe349035b4dbad6e2127f4ec">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::freqDelta_kHz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Current frequency delta from nominal settings in (kHz) </p>

</div>
</div>
<a class="anchor" id="a39011c2c0fa6290fbd4a9a55da7ced98"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::maxFreq_kHz" ref="a39011c2c0fa6290fbd4a9a55da7ced98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a39011c2c0fa6290fbd4a9a55da7ced98">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::maxFreq_kHz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Max clock frequency within given pstate in (kHz) </p>

</div>
</div>
<a class="anchor" id="a6c221a5afd40abe4fbd359dae611c47b"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::maxVoltage_uV" ref="a6c221a5afd40abe4fbd359dae611c47b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a6c221a5afd40abe4fbd359dae611c47b">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::maxVoltage_uV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a859529efb9c0c9678fbe744ace906723"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::minFreq_kHz" ref="a859529efb9c0c9678fbe744ace906723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a859529efb9c0c9678fbe744ace906723">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::minFreq_kHz</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Min clock frequency within given pstate in (kHz) </p>

</div>
</div>
<a class="anchor" id="ad4d78084c70c38c9182e91ad4f3f2c4a"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::minVoltage_uV" ref="ad4d78084c70c38c9182e91ad4f3f2c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#ad4d78084c70c38c9182e91ad4f3f2c4a">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::minVoltage_uV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a78ffddcf78830afe5a0bee8175203b2c"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::range" ref="a78ffddcf78830afe5a0bee8175203b2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a78ffddcf78830afe5a0bee8175203b2c">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::range</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a532389908fa770969801365ecfc03fb7"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::reserved" ref="a532389908fa770969801365ecfc03fb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="nvapi__lite__common_8h.html#aaae2f78a3deabb2a061e030085de652c">NvU32</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#a532389908fa770969801365ecfc03fb7">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::reserved</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>These bits are reserved for future use (must be always 0) </p>

</div>
</div>
<a class="anchor" id="aadcfd23e42506d6183dd8a1636ce7459"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::single" ref="aadcfd23e42506d6183dd8a1636ce7459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#aadcfd23e42506d6183dd8a1636ce7459">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::single</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aba67fa09ff2b7024b9b5b9806750d3a8"></a><!-- doxytag: member="NV_GPU_PSTATE20_CLOCK_ENTRY_V1::typeId" ref="aba67fa09ff2b7024b9b5b9806750d3a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__gpupstate.html#gaaabe91334252f13d1ce25760c0ad07e4">NV_GPU_PERF_PSTATE20_CLOCK_TYPE_ID</a> <a class="el" href="structNV__GPU__PSTATE20__CLOCK__ENTRY__V1.html#aba67fa09ff2b7024b9b5b9806750d3a8">NV_GPU_PSTATE20_CLOCK_ENTRY_V1::typeId</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock type ID. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="nvapi_8h.html">nvapi.h</a></li>
</ul>
</div><!-- contents -->
<hr size="2" color="lime">

<small>
<br>
<div align="center"><a href="legal.html"> Copyright (c) 2007-2015 NVIDIA Corporation. All rights reserved.</a></div>
<br>
<a href="http://www.nvidia.com" target=_blank><div align="center"><img src="nvidia-logo.jpg" alt="NVIDIA" border="0" align="middle"></a></div>
</body>
</html>
