<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >109</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >107</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >75</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >182</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >216</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >34</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >107</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >108</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >107</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|theif_loop_1_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_11</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_if_loop_10</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_if_loop_11</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region|theif_loop_1_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|thebb_if_loop_1_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce|theif_loop_1_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theif_loop_1_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_spec_select8_if_loop_11</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_11</TD>
<TD >12</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >10</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_ffwd_dest_i1_cmp124_if_loop_10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >40</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13|theiowr</TD>
<TD >104</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >36</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_iowr_bl_return_if_loop_1_unnamed_if_loop_19_if_loop_13</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_11</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_if_loop_14</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|thebb_if_loop_1_B3_stall_region</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|theif_loop_1_B3_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3|theif_loop_1_B3_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >136</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >136</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x|theiord</TD>
<TD >169</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >132</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_iord_bl_call_if_loop_1_unnamed_if_loop_12_if_loop_12_aunroll_x</TD>
<TD >134</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_11</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_if_loop_13_if_loop_19_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_11</TD>
<TD >67</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >64</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_if_loop_15_if_loop_115</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_11</TD>
<TD >11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_if_loop_14_if_loop_110</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_if_loop_11</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_if_loop_1s_c0_exit_if_loop_11_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond12_if_loop_12|thei_llvm_fpga_push_i1_notexitcond12_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond12_if_loop_12|thei_llvm_fpga_push_i1_notexitcond12_if_loop_11</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond12_if_loop_12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11|thei_llvm_fpga_pipeline_keep_going11_if_loop_11</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going11_if_loop_11</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_if_loop_1s_c0_enter1_if_loop_10_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region|theif_loop_1_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|thebb_if_loop_1_B1_start_stall_region</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|theif_loop_1_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start|theif_loop_1_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B1_start</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theloop_limiter_if_loop_10|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theloop_limiter_if_loop_10|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|theloop_limiter_if_loop_10</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10|ms.acl_mid_speed_fifo_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10</TD>
<TD >28</TD>
<TD >21</TD>
<TD >0</TD>
<TD >21</TD>
<TD >27</TD>
<TD >21</TD>
<TD >21</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_11</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_if_loop_18_if_loop_144</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist9_i_first_cleanup_xor_if_loop_14_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_11</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_sum_014_pop7_if_loop_128</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist13_sync_together95_aunroll_x_in_c0_eni1_1_tpl_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_11</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_sum_014_push7_if_loop_130</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist7_i_llvm_fpga_pipeline_keep_going_if_loop_16_out_data_out_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist2_i_masked_if_loop_145_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|i_masked_if_loop_145_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|redist17_sync_together95_aunroll_x_in_i_valid_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|pipelined_read</TD>
<TD >71</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >81</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122|thei_llvm_fpga_mem_lm1_if_loop_11</TD>
<TD >242</TD>
<TD >45</TD>
<TD >129</TD>
<TD >45</TD>
<TD >107</TD>
<TD >45</TD>
<TD >45</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_mem_lm1_if_loop_122</TD>
<TD >105</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_11</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast157_if_loop_119</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_11</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i32_i_013_pop8_if_loop_117</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132|thei_llvm_fpga_push_i32_i_013_push8_if_loop_11</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i32_i_013_push8_if_loop_132</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_11</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp126_if_loop_115</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_11</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_cleanups_pop10_if_loop_12</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_11</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_cleanups_push10_if_loop_143</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16|thei_llvm_fpga_pipeline_keep_going_if_loop_11</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pipeline_keep_going_if_loop_16</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111|thei_llvm_fpga_push_i1_lastiniteration_if_loop_11</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_if_loop_111</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_11</TD>
<TD >23</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >11</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i4_initerations_pop9_if_loop_17</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19|thei_llvm_fpga_push_i4_initerations_push9_if_loop_11</TD>
<TD >15</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >19</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i4_initerations_push9_if_loop_19</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140|thei_llvm_fpga_push_i1_notexitcond_if_loop_11</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_if_loop_140</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|i_unnamed_if_loop_138_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_11</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp125_if_loop_137</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_11</TD>
<TD >135</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv_pop6_if_loop_113</TD>
<TD >104</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >34</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_11</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >131</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv_push6_if_loop_136</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_11</TD>
<TD >68</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >66</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_if_loop_16_if_loop_112</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x|thei_sfc_logic_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_10_aunroll_x</TD>
<TD >140</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >111</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x</TD>
<TD >141</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >110</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region|theif_loop_1_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|thebb_if_loop_1_B2_stall_region</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >110</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|theif_loop_1_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2|theif_loop_1_B2_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B2</TD>
<TD >143</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >113</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thebb_if_loop_1_B3_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going_if_loop_16_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function|thei_llvm_fpga_pipeline_keep_going11_if_loop_11_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal|theif_loop_1_function</TD>
<TD >362</TD>
<TD >33</TD>
<TD >193</TD>
<TD >33</TD>
<TD >107</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst|if_loop_1_internal</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst|if_loop_1_internal_inst</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >if_loop_1_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
