Here are my assignments in VHDL/Verilog Digital Design
