# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 0.001024 4096 120 570 15680 3.25837 44.4913 104.763 152.562 152.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 6.4e-05 2048 380 1350 272896 44.2388 28.3479 923.423 838.564 1834.71 1834.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 3.2e-05 1024 110 490 604672 41.7559 26.8813 365.453 838.557 1272.78 1272.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.001024 4096 210 4820 14656 2.72758 248.151 125.25 376.173 376.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 6.4e-05 1024 90 1920 295424 21.021 13.4968 675.962 419.453 1130.06 1130.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.001024 4096 300 2630 14336 2.72586 134.975 112.722 250.464 250.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 3.2e-05 512 420 450 516096 33.0842 13.3243 145.16 418.102 609.912 610.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 270 0.000128 512 62 250 24576 18.1348 3.41197 4.25088 104.778 130.813 130.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1830 0.000128 2048 380 1630 140288 17.8996 14.3708 512.11 420.277 964.762 964.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1680 0.000128 512 480 900 131072 6.42538 3.40979 72.9612 104.655 187.609 187.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 0.001024 4096 120 570 15696 3.26518 51.6948 104.889 159.902 159.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 6.4e-05 2048 380 1350 273024 44.3447 28.3782 1050.72 838.225 1961.82 1961.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 3.2e-05 1024 110 490 604224 41.8724 26.9445 414.662 838.409 1322.03 1322.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.001024 4096 210 4820 14616 2.71773 298.817 123.955 425.537 425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 6.4e-05 1024 90 1920 294912 21.1112 13.5184 793.002 419.283 1247.05 1247.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.001024 4096 300 2630 14328 2.72589 159.819 112.207 274.795 274.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 3.2e-05 512 420 450 506880 33.2584 13.2116 163.1 414.739 624.554 624.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 270 0.000128 512 62 250 18432 17.6976 3.35568 3.74211 99.1972 124.233 124.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1830 0.000128 2048 380 1630 140256 17.9208 14.3605 583.488 419.294 1035.17 1035.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1680 0.000128 512 480 900 131328 6.41936 3.41606 86.4195 104.567 200.984 201.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 0.001024 4096 120 570 15680 3.26307 54.5991 104.777 162.693 162.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 6.4e-05 2048 380 1350 273280 44.2003 28.4283 1096.75 838.026 2007.54 2007.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 3.2e-05 1024 110 490 604800 41.6998 26.9179 432.639 838.029 1339.42 1339.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.001024 4096 210 4820 14640 2.71898 310.761 125.138 438.661 438.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 6.4e-05 1024 90 1920 295040 21.0553 13.5127 826.971 419.749 1281.43 1281.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.001024 4096 300 2630 14320 2.72752 166.09 112.915 281.777 281.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 3.2e-05 512 420 450 512000 33.6625 13.3753 173.278 419.153 639.712 639.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 270 0.000128 512 62 250 20480 18.2971 3.40128 4.29277 103.251 129.485 129.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1830 0.000128 2048 380 1630 140480 17.8874 14.3576 612.051 419.196 1063.6 1063.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1680 0.000128 512 480 900 131840 6.42691 3.41942 90.4967 104.937 205.439 205.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 0.001024 4096 120 570 15648 3.25965 50.1881 104.686 158.186 158.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 6.4e-05 2048 380 1350 272640 44.1334 28.2984 1022.99 836.69 1932.25 1932.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 3.2e-05 1024 110 490 604416 41.6829 26.8802 403.289 837.605 1309.59 1309.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.001024 4096 210 4820 14592 2.71562 289.389 123.651 415.797 415.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 6.4e-05 1024 90 1920 294912 20.966 13.4927 770.221 418.483 1223.3 1223.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.001024 4096 300 2630 14304 2.72794 154.788 112 269.559 269.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 3.2e-05 512 420 450 503808 33.1535 13.1321 157.899 412.449 616.876 617.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 270 0.000128 512 62 250 12288 18.2282 3.34643 2.5889 99.144 123.546 123.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1830 0.000128 2048 380 1630 140160 17.8413 14.3426 569.776 420.378 1022.44 1022.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1680 0.000128 512 480 900 130560 6.39325 3.40589 83.0682 104.264 197.29 197.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 0.001024 4096 120 570 15600 3.25024 50.5539 104.435 158.29 158.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 6.4e-05 2048 380 1350 272800 44.399 28.4672 1035.76 837.031 1945.79 1945.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 3.2e-05 1024 110 490 604800 41.9265 26.9688 408.984 837.98 1315.99 1316.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.001024 4096 210 4820 14600 2.7216 292.559 124.743 420.066 420.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 6.4e-05 1024 90 1920 294400 21.1072 13.5359 777.08 418.684 1230.54 1230.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.001024 4096 300 2630 14300 2.72554 156.2 112.852 271.818 271.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 3.2e-05 512 420 450 499200 33.7399 13.1702 159.104 412.277 618.531 618.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 270 0.000128 512 62 250 25600 17.7822 3.40813 4.99677 103.246 129.676 129.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1830 0.000128 2048 380 1630 140000 17.9852 14.3688 576.402 419.299 1028.16 1028.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1680 0.000128 512 480 900 129600 6.47526 3.4192 83.4896 104.283 197.818 197.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 0.001024 4096 120 570 15568 3.25149 51.7222 104.394 159.419 159.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 6.4e-05 2048 380 1350 272384 44.2158 28.3158 1059.71 837.301 1969.68 1969.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 3.2e-05 1024 110 490 604800 41.6978 26.9254 419.945 838.21 1326.91 1327.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.001024 4096 210 4820 14560 2.71389 298.153 125.231 426.14 426.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 6.4e-05 1024 90 1920 294784 20.9927 13.5065 798.779 418.731 1252.14 1252.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.001024 4096 300 2630 14224 2.72144 159.235 113.678 275.677 275.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 3.2e-05 512 420 450 501760 33.5844 13.1828 164.098 413.825 624.929 625.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 270 0.000128 512 62 250 14336 17.4813 3.25427 3.07763 96.4573 120.506 120.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1830 0.000128 2048 380 1630 140224 17.8467 14.3699 590.867 418.937 1042.12 1042.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1680 0.000128 512 480 900 130816 6.45107 3.41024 86.8046 104.833 201.656 201.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 0.001024 4096 120 570 15600 3.25901 52.725 104.541 160.577 160.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 6.4e-05 2048 380 1350 272640 44.3723 28.3924 1064.59 837.13 1974.62 1974.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 3.2e-05 1024 110 490 603840 41.8461 26.9394 420.896 837.081 1326.89 1327.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.001024 4096 210 4820 14520 2.71229 299.971 109.387 412.117 412.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 6.4e-05 1024 90 1920 294720 21.0827 13.5291 802.045 418.872 1255.66 1255.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.001024 4096 300 2630 14280 2.72384 161.128 112.748 276.642 276.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 3.2e-05 512 420 450 506880 32.882 13.1621 165.956 412.244 624.486 624.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 270 0.000128 512 62 250 15360 18.8024 3.3993 3.27533 103.384 129.093 129.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1830 0.000128 2048 380 1630 140160 17.9283 14.3664 592.194 418.868 1043.46 1043.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1680 0.000128 512 480 900 130560 6.44973 3.41786 87.0551 104.513 201.597 201.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 0.001024 4096 120 570 15616 3.25856 51.4674 104.689 159.467 159.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 6.4e-05 2048 380 1350 272384 44.2176 28.3572 1029.69 838.179 1940.58 1940.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 3.2e-05 1024 110 490 604160 41.6737 26.8803 407.947 837.991 1314.62 1314.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.001024 4096 210 4820 14592 2.71786 291.314 108.463 402.539 402.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 6.4e-05 1024 90 1920 294912 21.0636 13.5025 777.093 419.27 1231.06 1231.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.001024 4096 300 2630 14208 2.71466 154.778 111.496 269.036 269.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 3.2e-05 512 420 450 507904 33.8202 13.3246 161.237 417.953 626.57 626.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 270 0.000128 512 62 250 16384 17.8471 3.34608 3.35926 99.168 123.956 124.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1830 0.000128 2048 380 1630 139776 17.8459 14.3749 572.272 417.965 1022.56 1022.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1680 0.000128 512 480 900 131072 6.41587 3.40992 84.4671 104.633 199.08 199.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 0.001024 4096 120 570 15552 3.26246 50.9782 104.757 159.049 159.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 6.4e-05 2048 380 1350 271872 44.2147 28.321 1035.26 837.503 1945.43 1945.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 3.2e-05 1024 110 490 603648 41.6707 26.8692 408.883 837.263 1314.82 1314.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.001024 4096 210 4820 14400 2.70336 292.198 124.025 418.967 419.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 6.4e-05 1024 90 1920 294912 20.9885 13.4999 782.897 418.938 1236.45 1236.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.001024 4096 300 2630 14208 2.72422 156.971 113.919 273.659 273.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 3.2e-05 512 420 450 491520 34.2392 13.1309 156.46 412.78 616.849 617.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 270 0.000128 512 62 250 0 3.35168 0.004512 99.1888 102.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1830 0.000128 2048 380 1630 139776 17.8747 17.6955 575.957 518.277 1129.99 1027.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1680 0.000128 512 480 900 129024 6.35059 3.39766 83.8588 103.367 197.125 197.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 0.001024 4096 120 570 15400 3.24198 54.1131 103.97 161.378 161.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 6.4e-05 2048 380 1350 272000 44.4044 28.3466 1105.74 837.912 2016.55 2016.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 3.2e-05 1024 110 490 603200 41.8053 26.9327 436.335 849.903 1355.12 1355.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.001024 4096 210 4820 14400 2.70243 312.804 123.102 438.654 438.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 6.4e-05 1024 90 1920 294400 21.0874 13.5261 839.169 419.772 1293.69 1293.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.001024 4096 300 2630 14200 2.72611 167.827 111.816 282.416 282.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 3.2e-05 512 420 450 486400 34.8366 13.1583 166.331 412.65 627.215 627.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 270 0.000128 512 62 250 25600 17.8048 3.40093 5.49894 103.387 130.327 130.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1830 0.000128 2048 380 1630 140000 17.9421 14.3679 615.168 419.302 1066.88 1066.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1680 0.000128 512 480 900 128000 6.40387 3.40787 89.7292 103.357 203.052 203.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 0.001024 4096 120 570 15360 3.24973 61.9192 103.998 169.218 169.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 6.4e-05 2048 380 1350 270336 44.249 28.2631 1290.39 835.733 2198.76 2198.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 3.2e-05 1024 110 490 604160 41.6186 26.887 513.114 838.255 1420 1420.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.001024 4096 210 4820 14336 2.70707 360.726 123.922 487.397 487.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 6.4e-05 1024 90 1920 292864 21.058 13.4818 972.887 418.009 1425.57 1425.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.001024 4096 300 2630 14080 2.71741 194.525 113.128 310.414 310.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 3.2e-05 512 420 450 491520 35.3897 13.3247 198.331 418.073 665.356 665.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 270 0.000128 512 62 250 0 2.91238 0.004896 88.1798 91.1858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1830 0.000128 2048 380 1630 139264 17.8693 17.2484 721.765 506.515 1263.59 1172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1680 0.000128 512 480 900 131072 6.42083 3.4127 107.075 104.711 221.771 221.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 740 0.001024 4096 120 570 15744 3.82602 71.7945 104.86 180.538 180.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1640 6.4e-05 2048 380 1350 273408 44.202 28.3112 1504.85 838.107 2415.61 2415.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1750 3.2e-05 1024 110 495 604160 41.9165 26.8803 624.588 838.286 1531.81 1531.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.001024 4096 210 4830 14688 2.71987 255.723 125.787 384.292 384.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 6.4e-05 1024 90 1920 295168 21.0272 14.4589 676.563 419.112 1131.29 1131.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1040 0.001024 4096 300 2625 14400 2.72934 136.849 113.995 253.637 253.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1520 3.2e-05 512 420 450 507904 33.8915 13.3222 149.032 431.413 627.904 628.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 270 0.000128 512 62 255 28672 17.7116 3.40579 8.30544 104.597 134.259 134.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1830 0.000128 2048 380 1635 140544 31.51 14.5224 500.762 419.069 965.967 966.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1680 0.000128 512 480 900 131584 6.43072 3.4104 73.4061 104.907 188.316 188.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 0.001024 4096 120 570 15720 3.26301 43.8532 104.857 152.026 152.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 6.4e-05 2048 380 1350 273280 44.3849 28.3996 907.99 838.575 1819.49 1819.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1750 3.2e-05 1024 110 495 604160 41.9541 26.9684 370.757 839.007 1278.82 1278.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.001024 4096 210 4830 14680 2.71997 258.489 123.355 384.609 384.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 6.4e-05 1024 90 1920 295360 21.0925 13.5259 684.888 419.395 1139.04 1139.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.001024 4096 300 2625 14400 2.72125 137.621 112.128 252.516 252.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 3.2e-05 512 420 450 512000 33.7768 13.3837 142.589 420.001 609.991 610.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 270 0.000128 512 62 255 25600 17.7757 3.40198 7.7977 103.312 132.523 132.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1830 0.000128 2048 380 1635 140480 17.9625 14.3913 506.78 419.47 958.702 958.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1680 0.000128 512 480 900 131840 6.45094 3.41949 74.2075 104.994 189.236 189.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 0.001024 4096 120 570 15696 3.26192 44.0076 104.759 152.084 152.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 6.4e-05 2048 380 1350 273024 44.243 28.5199 902.076 838.147 1813.13 1813.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 3.2e-05 1024 110 495 604032 41.8859 26.9191 361.522 838.681 1269.14 1269.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.001024 4096 210 4830 14688 2.72794 256.438 121.715 380.927 380.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 6.4e-05 1024 90 1920 294912 21.054 13.5261 679.253 419.253 1133.22 1133.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.001024 4096 300 2625 14352 2.71958 136.753 112.437 251.953 252.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 3.2e-05 512 420 450 503808 33.9765 13.2997 140.193 417.307 605.017 605.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 270 0.000128 512 62 255 24576 17.8438 3.3976 4.26621 103.31 129.056 129.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1830 0.000128 2048 380 1635 140352 17.8763 14.4596 502.124 419.211 953.775 953.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1680 0.000128 512 480 900 131328 6.43376 3.41699 73.4167 104.815 188.243 188.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 0.001024 4096 120 570 15680 3.26029 44.4813 104.645 152.441 152.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 6.4e-05 2048 380 1350 273280 44.3507 28.3716 926.909 837.784 1837.56 1837.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 3.2e-05 1024 110 495 603456 41.9629 26.9517 372.323 837.796 1279.17 1279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.001024 4096 210 4830 14672 2.72691 262.416 123.972 389.16 389.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 6.4e-05 1024 90 1920 295232 21.0867 13.5226 696.874 419.063 1150.68 1150.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.001024 4096 300 2625 14336 2.72384 139.885 112.047 254.699 254.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 3.2e-05 512 420 450 508928 33.9771 13.3796 144.645 419.223 611.465 611.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 270 0.000128 512 62 255 21504 17.7663 3.3703 3.87498 101.177 126.429 126.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1830 0.000128 2048 380 1635 140448 17.9612 14.3644 516.101 419.109 967.64 967.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1680 0.000128 512 480 900 130816 6.47728 3.41587 75.2691 104.75 190.075 190.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 0.001024 4096 120 570 15680 3.26067 47.2217 104.771 155.306 155.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 6.4e-05 2048 380 1350 273408 44.1307 28.4373 948.836 838.771 1860.3 1860.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 3.2e-05 1024 110 495 603648 41.7632 26.8822 379.429 838.631 1286.84 1286.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.001024 4096 210 4830 14656 2.71974 253.631 125.098 381.492 381.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 6.4e-05 1024 90 1920 294912 21.0678 13.4968 694.999 419.468 1149.16 1149.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.001024 4096 300 2625 14336 2.7177 138.502 113.834 255.095 255.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 3.2e-05 512 420 450 507904 33.8546 13.3282 146.923 418.163 612.504 612.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 270 0.000128 512 62 255 24576 18.1243 3.40854 4.50083 104.696 130.965 131.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1830 0.000128 2048 380 1635 140544 17.8846 14.3778 529.237 419.484 981.084 981.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1680 0.000128 512 480 900 131072 6.41978 3.41213 75.317 104.663 189.968 190.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 0.001024 4096 120 570 15696 3.2665 52.3333 104.78 160.433 160.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 6.4e-05 2048 380 1350 273024 44.3294 28.3689 1070.82 837.365 1981.01 1981.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 3.2e-05 1024 110 495 603648 41.8521 26.9398 428.023 837.579 1334.53 1334.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.001024 4096 210 4830 14616 2.72346 304.567 109.463 416.798 416.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 6.4e-05 1024 90 1920 294912 21.0889 13.525 807.151 418.941 1260.84 1260.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.001024 4096 300 2625 14328 2.71565 162.277 112.683 277.72 277.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 3.2e-05 512 420 450 497664 34.1207 13.2136 163.812 414.196 625.582 625.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 270 0.000128 512 62 255 18432 17.6781 3.35053 3.96826 99.099 124.333 124.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1830 0.000128 2048 380 1635 140256 17.9198 14.3749 597.11 418.921 1048.43 1048.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1680 0.000128 512 480 900 130176 6.4656 3.41782 87.1168 104.464 201.619 201.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 0.001024 4096 120 570 15680 3.26451 51.9313 104.847 160.094 160.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 6.4e-05 2048 380 1350 273280 44.1812 28.4103 1048.48 838.58 1959.78 1959.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 3.2e-05 1024 110 495 603520 41.7362 26.9195 418.843 838.583 1326.21 1326.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.001024 4096 210 4830 14640 2.72835 297.426 124.92 425.117 425.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 6.4e-05 1024 90 1920 295040 21.0388 13.5716 789.519 419.714 1243.97 1244.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.001024 4096 300 2625 14320 2.72374 157.952 112.85 273.569 273.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 3.2e-05 512 420 450 512000 33.6596 13.373 165.738 419.46 632.466 632.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 270 0.000128 512 62 255 20480 18.3091 3.39763 4.28611 103.323 129.56 129.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1830 0.000128 2048 380 1635 140480 17.8818 14.3647 585.18 419.622 1037.15 1037.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1680 0.000128 512 480 900 131840 6.42842 3.41606 86.1825 105.006 201.185 201.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 0.001024 4096 120 570 15648 3.25427 54.5685 104.647 162.522 162.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 6.4e-05 2048 380 1350 272640 44.101 28.4871 1114.41 836.38 2023.52 2023.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 3.2e-05 1024 110 495 603648 41.598 26.8766 446.006 837.4 1352.02 1352.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.001024 4096 210 4830 14592 2.71411 314.846 123.314 440.919 440.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 6.4e-05 1024 90 1920 294144 21.0159 13.4917 837.887 418.397 1290.92 1291.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.001024 4096 300 2625 14304 2.71686 167.746 110.308 280.814 280.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 3.2e-05 512 420 450 491520 34.2165 13.1285 169.224 412.182 628.988 629.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 270 0.000128 512 62 255 12288 18.2576 3.34643 2.89459 99.1071 123.845 124.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1830 0.000128 2048 380 1635 140160 17.8206 14.3587 622.172 418.387 1072.84 1072.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1680 0.000128 512 480 900 130560 6.38826 3.40576 91.1159 104.221 205.282 205.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 0.001024 4096 120 570 15600 3.25018 55.3856 104.434 163.123 163.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 6.4e-05 2048 380 1350 272800 44.3711 28.4354 1103.32 837.091 2013.35 2013.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 3.2e-05 1024 110 495 604000 41.8561 26.9686 442.702 838.161 1349.82 1349.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.001024 4096 210 4830 14600 2.71955 311.786 123.47 438.018 438.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 6.4e-05 1024 90 1920 294400 21.0975 13.6458 831.81 418.733 1285.42 1285.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.001024 4096 300 2625 14300 2.71565 166.728 112.431 281.919 281.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 3.2e-05 512 420 450 499200 33.687 13.1693 171.676 412.24 631.008 631.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 270 0.000128 512 62 255 25600 17.7797 3.40483 5.58467 103.254 130.264 130.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1830 0.000128 2048 380 1635 140000 17.9706 14.401 616.205 418.754 1067.43 1067.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1680 0.000128 512 480 900 129600 6.4727 3.41357 89.71 104.291 204.043 204.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 0.001024 4096 120 570 15568 3.2488 54.3696 104.412 162.083 162.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 6.4e-05 2048 380 1350 272384 44.2105 28.3279 1112.06 837.315 2022.05 2022.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 3.2e-05 1024 110 495 603008 41.7396 26.9131 444.826 838.601 1352.21 1352.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.001024 4096 210 4830 14560 2.71222 313.948 123.334 440.038 440.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 6.4e-05 1024 90 1920 294784 21.0043 13.5111 839.927 418.844 1293.42 1293.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.001024 4096 300 2625 14224 2.71024 167.328 112.186 282.267 282.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 3.2e-05 512 420 450 501760 33.5649 13.183 173.495 413.993 634.476 634.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 270 0.000128 512 62 255 14336 17.4857 3.25443 3.33504 96.4769 120.787 120.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1830 0.000128 2048 380 1635 140224 17.8582 14.3503 622.641 418.888 1073.84 1073.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1680 0.000128 512 480 900 130816 6.4433 3.41334 91.0248 104.86 205.898 206.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 0.001024 4096 120 570 15600 3.26038 54.5108 104.61 162.434 162.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 6.4e-05 2048 380 1350 272640 44.325 28.3653 1092.98 837.678 2003.49 2003.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 3.2e-05 1024 110 495 602880 41.8377 26.9303 436.487 837.632 1343.02 1343.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.001024 4096 210 4830 14520 2.70746 308.696 122.055 433.504 433.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 6.4e-05 1024 90 1920 294720 21.0658 13.5225 824.586 419.045 1278.36 1278.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.001024 4096 300 2625 14280 2.71565 166.097 111.486 280.346 280.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 3.2e-05 512 420 450 491520 34.3525 13.1564 166.786 412.533 627.076 627.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 270 0.000128 512 62 255 15360 18.8043 3.39856 3.53818 103.331 129.301 129.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1830 0.000128 2048 380 1635 140160 17.9084 14.3556 611.587 419.079 1063.04 1063.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1680 0.000128 512 480 900 130560 6.43254 3.42182 89.2987 104.582 203.893 204.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 0.001024 4096 120 570 15616 3.25837 52.102 104.658 160.074 160.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 6.4e-05 2048 380 1350 273408 44.0887 28.3629 1049.81 837.999 1960.4 1960.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 3.2e-05 1024 110 495 603136 41.6507 26.8861 418.891 837.863 1325.43 1325.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.001024 4096 210 4830 14592 2.73203 297.914 123.183 423.872 423.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 6.4e-05 1024 90 1920 294912 21.0368 13.4997 790.376 419.265 1244.32 1244.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.001024 4096 300 2625 14208 2.716 157.501 111.179 271.44 271.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 3.2e-05 512 420 450 507904 33.8288 13.3314 164.977 417.711 630.098 630.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 270 0.000128 512 62 255 16384 17.8421 3.34643 3.60522 99.1448 124.176 124.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1830 0.000128 2048 380 1635 139776 17.8421 14.4527 583.725 417.985 1034.11 1034.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1680 0.000128 512 480 900 131072 6.49107 3.40992 85.7411 105.034 201.414 201.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 0.001024 4096 120 570 15552 3.25846 56.8183 104.767 164.898 164.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 6.4e-05 2048 380 1350 271872 44.1838 28.2896 1219.78 837.613 2130.01 2130.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 3.2e-05 1024 110 495 602112 41.7065 26.8666 489.945 837.468 1396.12 1396.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.001024 4096 210 4830 14400 2.7136 343.167 123.605 469.53 469.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 6.4e-05 1024 90 1920 293376 21.088 13.4959 920.493 418.946 1374.16 1374.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.001024 4096 300 2625 14208 2.71907 183.535 111.484 297.783 297.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 3.2e-05 512 420 450 491520 34.2609 13.1284 187.182 417.292 652.1 652.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 270 0.000128 512 62 255 0 3.35411 0.005504 99.2051 102.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1830 0.000128 2048 380 1635 139776 17.8695 17.7101 683.105 518.403 1237.29 1134.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1680 0.000128 512 480 900 129024 6.344 3.39379 99.1601 103.373 212.425 212.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 0.001024 4096 120 570 15400 3.24138 59.3961 103.996 166.687 166.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 6.4e-05 2048 380 1350 272000 44.3532 28.3243 1221.8 838.162 2132.77 2132.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 3.2e-05 1024 110 495 603200 41.8324 26.9312 490.644 837.997 1397.53 1397.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.001024 4096 210 4830 14400 2.7176 348.602 123.69 475.054 475.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 6.4e-05 1024 90 1920 294400 21.0851 13.5864 927.575 419.22 1381.6 1381.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.001024 4096 300 2625 14200 2.71923 185.895 111.525 300.183 300.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 3.2e-05 512 420 450 486400 34.8177 13.1641 186.532 412.634 647.388 647.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 270 0.000128 512 62 255 25600 17.8211 3.40173 6.40454 103.858 132.065 132.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1830 0.000128 2048 380 1635 140000 17.9563 14.3892 683.279 419.489 1135.21 1135.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1680 0.000128 512 480 900 128000 6.41779 3.40448 99.5857 103.384 212.946 213.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 0.001024 4096 120 570 15360 3.24579 54.8868 104.069 162.255 162.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 6.4e-05 2048 380 1350 272384 44.0302 28.4526 1120.21 836.481 2029.31 2029.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 3.2e-05 1024 110 495 602112 41.679 26.8906 446.125 838.866 1353.69 1353.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.001024 4096 210 4830 14336 2.70685 312.044 123.136 437.931 437.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 6.4e-05 1024 90 1920 292864 21.0501 13.4902 837.724 418.379 1290.78 1290.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.001024 4096 300 2625 14080 2.7128 167.266 112.107 282.13 282.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 3.2e-05 512 420 450 491520 35.3634 13.3222 169.615 418.245 636.788 636.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 270 0.000128 512 62 255 0 2.90922 0.0056 88.2418 91.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1830 0.000128 2048 380 1635 139264 17.8589 17.2473 621.554 506.828 1163.68 1072.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1680 0.000128 512 480 900 131072 6.41494 3.4127 91.8377 104.781 206.605 206.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 0.001024 4096 120 580 15680 3.26483 41.9757 104.921 150.214 150.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1640 6.4e-05 2048 380 1360 273152 44.1681 28.3458 862.851 838.5 1774 1774.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1750 3.2e-05 1024 110 500 604160 41.8893 26.9018 621.491 838.858 1529.27 1529.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.001024 4096 210 4820 14688 2.72157 240.802 124.217 367.788 367.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 6.4e-05 1024 90 1920 295168 21.0005 13.4958 639.476 419.33 1093.43 1093.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.001024 4096 300 2640 14368 2.72794 129.148 112.839 244.758 244.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1520 3.2e-05 512 420 460 516096 33.0721 13.3188 135.875 418.018 600.519 600.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 270 0.000128 512 62 260 12288 19.2866 3.40813 3.56666 104.648 131.149 131.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1830 0.000128 2048 380 1640 140160 17.894 14.3712 475.338 419.271 926.977 927.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1680 0.000128 512 480 900 131584 6.42682 3.4113 69.2215 104.957 184.177 184.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 0.001024 4096 120 580 15680 3.26896 46.8692 104.9 155.094 155.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 6.4e-05 2048 380 1360 272960 44.3802 28.3572 962.225 837.775 1872.87 1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1750 3.2e-05 1024 110 500 604160 41.9146 26.9558 396.556 838.225 1303.78 1303.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.001024 4096 210 4820 14680 2.7167 270.457 123.894 397.11 397.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 6.4e-05 1024 90 1920 295040 21.1183 13.5249 719.406 419.059 1173.24 1173.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.001024 4096 300 2640 14360 2.72589 146.159 112.36 261.286 261.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 3.2e-05 512 420 460 517120 33.3079 13.3837 153.729 419.216 619.877 620.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 270 0.000128 512 62 260 10240 19.2403 3.4001 2.12422 103.212 128.211 128.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1830 0.000128 2048 380 1640 140160 17.9557 14.3788 535.667 419.014 987.119 987.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1680 0.000128 512 480 900 131200 6.46573 3.41606 78.3669 104.891 193.297 193.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 0.001024 4096 120 580 15648 3.26541 44.31 104.855 152.48 152.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 6.4e-05 2048 380 1360 273024 44.1948 28.3236 899.374 838.162 1810.18 1810.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 3.2e-05 1024 110 500 604032 41.7913 26.9245 359.841 838.698 1267.39 1267.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.001024 4096 210 4820 14688 2.71974 252.223 124.187 379.174 379.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 6.4e-05 1024 90 1920 294912 21.0353 13.5332 669.514 419.225 1123.44 1123.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.001024 4096 300 2640 14352 2.7321 135.441 113.554 251.77 251.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 3.2e-05 512 420 460 509952 33.3633 13.2851 140.952 416.734 604.575 604.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 270 0.000128 512 62 260 12288 19.0562 3.39558 2.3367 103.306 128.328 128.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1830 0.000128 2048 380 1640 139968 17.8955 14.3536 499.753 419.216 951.316 951.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1680 0.000128 512 480 900 131328 6.42656 3.41066 72.9341 104.813 187.741 187.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 0.001024 4096 120 580 15624 3.25853 45.3444 104.772 153.428 153.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 6.4e-05 2048 380 1360 272832 44.3496 28.3671 913.431 838.349 1824.64 1824.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 3.2e-05 1024 110 500 603456 41.933 26.9478 367.418 838.362 1274.79 1274.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.001024 4096 210 4820 14672 2.7215 256.114 122.911 381.791 381.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 6.4e-05 1024 90 1920 295232 21.0861 13.5271 680.392 419.291 1134.43 1134.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.001024 4096 300 2640 14336 2.72998 137.465 112.171 252.41 252.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 3.2e-05 512 420 460 516096 33.2525 13.3761 145.204 418.67 610.743 610.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 270 0.000128 512 62 260 7168 19.1392 3.37306 1.60854 101.252 125.616 125.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1830 0.000128 2048 380 1640 140000 17.955 14.4282 505.968 419.393 957.853 957.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1680 0.000128 512 480 900 130816 6.4799 3.41549 74.002 104.823 188.875 189.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 0.001024 4096 120 580 15616 3.26106 45.5916 104.683 153.586 153.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 6.4e-05 2048 380 1360 272896 44.1887 28.4441 926.114 837.861 1836.74 1836.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 3.2e-05 1024 110 500 603648 41.7327 26.8807 371.621 837.852 1278.22 1278.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.001024 4096 210 4820 14656 2.71773 244.014 123.816 370.593 370.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 6.4e-05 1024 90 1920 294912 21.0541 13.4987 670.692 419.001 1124.38 1124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.001024 4096 300 2640 14336 2.73002 134.671 113.094 250.54 250.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 3.2e-05 512 420 460 516096 33.0577 13.3304 146.008 417.766 610.406 610.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 270 0.000128 512 62 260 8192 19.7356 3.40957 1.79475 104.703 129.883 130.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1830 0.000128 2048 380 1640 140032 17.9015 14.338 513.059 419.141 964.544 964.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1680 0.000128 512 480 900 131072 6.41165 3.41184 72.9308 104.567 187.473 187.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 0.001024 4096 120 580 15624 3.26733 56.066 104.771 164.16 164.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 6.4e-05 2048 380 1360 273024 44.3202 28.3654 1132.71 837.524 2043.06 2043.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 3.2e-05 1024 110 500 603648 41.8114 26.943 454.694 837.538 1361.12 1361.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.001024 4096 210 4820 14616 2.72726 318.056 124.936 445.763 445.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 6.4e-05 1024 90 1920 294912 21.0803 13.5206 846.432 419.093 1300.26 1300.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.001024 4096 300 2640 14328 2.72003 170.787 113.68 287.232 287.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 3.2e-05 512 420 460 506880 33.2047 13.225 177.385 414.402 638.455 638.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 20 270 0.000128 512 62 260 0 3.35091 0.005792 99.0324 102.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1830 0.000128 2048 380 1640 139968 17.9216 17.8228 628.49 517.977 1182.4 1080.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1680 0.000128 512 480 900 130176 6.4616 3.41501 91.8799 104.482 206.393 206.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 0.001024 4096 120 580 15552 3.26902 39.9222 104.745 147.992 148.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 6.4e-05 2048 380 1360 273024 44.1578 28.4122 789.174 837.538 1699.41 1699.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 3.2e-05 1024 110 500 603648 41.6733 26.9181 316.894 837.347 1222.96 1223.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.001024 4096 210 4820 14544 2.7201 219.482 124.55 346.796 346.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 6.4e-05 1024 90 1920 294912 21.0163 13.5083 589.087 418.942 1042.69 1042.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.001024 4096 300 2640 14256 2.72832 118.557 112.828 234.156 234.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 3.2e-05 512 420 460 497664 32.9124 13.0509 122.071 408.125 576.399 576.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 270 0.000128 512 62 260 0 3.3489 0.006144 99.0551 102.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1830 0.000128 2048 380 1640 139968 17.8919 17.7305 437.708 518.157 991.67 889.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1680 0.000128 512 480 900 129024 6.39702 3.41133 63.8819 103.736 177.579 177.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 0.001024 4096 120 580 15600 3.26051 56.2872 104.782 164.382 164.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 6.4e-05 2048 380 1360 272640 44.2002 28.3873 1089.6 838.671 2001 2001.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 3.2e-05 1024 110 500 603520 41.7048 26.9148 435.943 838.701 1343.4 1343.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.001024 4096 210 4820 14640 2.72006 306.152 124.688 433.606 433.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 6.4e-05 1024 90 1920 295040 21.023 13.5155 814.842 419.529 1269.05 1269.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.001024 4096 300 2640 14320 2.72851 164.467 112.808 280.049 280.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 3.2e-05 512 420 460 512000 33.6438 13.3714 173.982 419.505 640.745 640.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 270 0.000128 512 62 260 10240 19.2357 3.4001 2.51994 103.338 128.729 128.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1830 0.000128 2048 380 1640 140160 17.8831 14.3521 606.744 419.579 1058.66 1058.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1680 0.000128 512 480 900 130560 6.47424 3.41805 88.6772 105.021 203.751 203.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 0.001024 4096 120 580 15520 3.25837 38.7962 104.758 146.865 146.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 6.4e-05 2048 380 1360 272640 44.1265 28.2982 763.033 838.708 1674.3 1674.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 3.2e-05 1024 110 500 602880 41.6203 26.8922 306.058 838.596 1213.3 1213.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.001024 4096 210 4820 14560 2.71613 214.167 123.751 340.682 340.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 6.4e-05 1024 90 1920 294400 21.0534 13.5045 568.788 419.497 1022.97 1023.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.001024 4096 300 2640 14240 2.73229 115.432 111.502 229.71 229.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 3.2e-05 512 420 460 491520 34.2044 13.1251 116.936 412.698 577.203 577.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 270 0.000128 512 62 260 0 3.26579 0.004544 96.4168 99.7798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1830 0.000128 2048 380 1640 139520 17.8158 17.5936 422.378 514.352 972.336 872.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1680 0.000128 512 480 900 128000 6.37603 3.39443 61.4774 103.329 174.732 174.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 0.001024 4096 120 580 15552 3.25706 51.8451 104.596 159.754 159.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 6.4e-05 2048 380 1360 272640 44.0995 28.2743 1021.44 837.268 1931.23 1931.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 3.2e-05 1024 110 500 603648 41.6191 26.9097 408.801 838.291 1315.75 1315.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.001024 4096 210 4820 14592 2.72995 289.351 110.119 402.247 402.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 6.4e-05 1024 90 1920 294144 21.0107 13.4963 760.965 418.861 1214.47 1214.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.001024 4096 300 2640 14304 2.72707 155.125 111.899 269.794 269.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 3.2e-05 512 420 460 503808 33.1018 13.1196 159.561 412.661 618.684 618.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 270 0.000128 512 62 260 0 3.34371 0.005504 99.1273 102.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1830 0.000128 2048 380 1640 139776 17.8506 17.6856 566.521 517.965 1120.22 1017.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1680 0.000128 512 480 900 130560 6.39222 3.40438 83.1044 104.331 197.394 197.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 0.001024 4096 120 580 15360 3.24813 36.4789 104.012 143.795 143.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 6.4e-05 2048 380 1360 271872 44.2215 28.3592 728.954 836.934 1638.61 1638.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 3.2e-05 1024 110 500 602112 41.71 26.8624 293.206 836.756 1198.67 1198.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.001024 4096 210 4820 14400 2.70131 202.831 122.762 328.341 328.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 6.4e-05 1024 90 1920 293376 21.0755 14.0187 544.476 418.613 998.329 998.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.001024 4096 300 2640 14208 2.72179 109.459 111.12 223.341 223.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 3.2e-05 512 420 460 491520 34.2123 13.1278 112.167 412.365 572.114 572.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 270 0.000128 512 62 260 0 3.34666 0.00544 99.1227 102.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1830 0.000128 2048 380 1640 139776 17.8634 17.6949 405.338 517.926 959.016 856.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1680 0.000128 512 480 900 129024 6.34563 3.39603 59.3833 103.294 172.573 172.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 0.001024 4096 120 580 15600 3.2647 52.9664 104.803 161.085 161.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 6.4e-05 2048 380 1360 272800 44.3492 28.4856 1067.78 837.199 1977.95 1978.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 3.2e-05 1024 110 500 604000 41.8753 26.9629 428.383 838.26 1335.61 1335.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.001024 4096 210 4820 14600 2.71658 300.062 124.123 426.945 427.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 6.4e-05 1024 90 1920 294400 21.0971 13.5333 795.88 418.87 1249.51 1249.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.001024 4096 300 2640 14300 2.72454 160.786 112.611 276.166 276.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 3.2e-05 512 420 460 499200 33.7085 13.31 165.531 412.339 625.127 625.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 270 0.000128 512 62 260 12800 19.0632 3.40499 3.00419 103.268 128.978 129.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1830 0.000128 2048 380 1640 140000 17.9684 14.4084 593.854 418.999 1045.33 1045.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1680 0.000128 512 480 900 129600 6.47683 3.41654 86.143 104.3 200.497 200.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 0.001024 4096 120 580 15400 3.25306 37.5809 104.341 145.227 145.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 6.4e-05 2048 380 1360 272000 44.3542 28.3969 751.384 838.048 1662.31 1662.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 3.2e-05 1024 110 500 603200 41.7907 26.9288 302.625 837.868 1209.34 1209.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.001024 4096 210 4820 14400 2.70541 208.067 113.533 324.348 324.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 6.4e-05 1024 90 1920 294400 21.0869 13.5229 561.569 419.165 1015.47 1015.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.001024 4096 300 2640 14200 2.72106 112.093 111.233 226.088 226.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 3.2e-05 512 420 460 486400 34.7914 13.4943 114.224 412.682 575.437 575.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 270 0.000128 512 62 260 0 3.40739 0.004096 103.324 106.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1830 0.000128 2048 380 1640 140000 17.9387 17.7966 418.121 522.702 976.747 870.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1680 0.000128 512 480 900 128000 6.40851 3.40173 60.4896 103.373 173.827 173.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 0.001024 4096 120 580 15568 3.26038 64.2623 104.778 172.352 172.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 6.4e-05 2048 380 1360 272384 44.2113 28.3696 1361.65 837.386 2271.75 2271.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 3.2e-05 1024 110 500 603008 41.7492 26.9238 545.677 838.617 1453.1 1453.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.001024 4096 210 4820 14560 2.7177 380.59 125.015 508.368 508.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 6.4e-05 1024 90 1920 294784 20.9922 13.5127 1015.52 418.833 1468.99 1469.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.001024 4096 300 2640 14224 2.7161 203.723 113.398 319.88 319.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 3.2e-05 512 420 460 501760 33.5627 13.183 212.585 413.94 673.507 673.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 270 0.000128 512 62 260 0 3.25427 0.006016 96.3998 99.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1830 0.000128 2048 380 1640 139776 17.8581 17.6108 754.99 515.319 1305.96 1206.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1680 0.000128 512 480 900 130816 6.44406 3.41402 111.115 104.866 225.993 226.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 0.001024 4096 120 580 15456 3.26451 42.965 104.662 150.945 151.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1640 6.4e-05 2048 380 1360 272384 44.1044 28.2833 886.958 836.711 1796.18 1796.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 3.2e-05 1024 110 500 602112 41.672 26.8698 356.216 836.472 1261.36 1261.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.001024 4096 210 4820 14336 2.70195 245.325 122.544 370.614 370.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 6.4e-05 1024 90 1920 293888 21.0157 13.7444 660.598 418.442 1113.93 1114.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.001024 4096 300 2640 14112 2.70947 132.407 110.732 245.893 245.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 3.2e-05 512 420 460 487424 33.1335 13.0335 135.918 403.988 586.314 586.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 270 0.000128 512 62 260 0 3.25808 0.004544 96.357 99.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1830 0.000128 2048 380 1640 139776 17.8378 17.5855 491.872 515.077 1042.56 942.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1680 0.000128 512 480 900 129024 6.3841 3.39558 72.134 103.615 185.685 185.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 0.001024 4096 120 580 15600 3.27018 62.831 104.898 171.05 171.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 6.4e-05 2048 380 1360 272640 44.2982 28.3689 1303.18 837.134 2213.12 2213.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 3.2e-05 1024 110 500 602880 41.83 26.9293 522.99 837.169 1429.05 1429.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.001024 4096 210 4820 14520 2.70307 364.257 124.049 491.057 491.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 6.4e-05 1024 90 1920 294720 21.0655 13.5222 972.348 418.658 1425.73 1425.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.001024 4096 300 2640 14280 2.72643 197.321 112.636 312.73 312.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 3.2e-05 512 420 460 506880 32.8596 13.5232 206.996 412.185 665.811 665.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 270 0.000128 512 62 260 0 3.4025 0.0048 103.179 106.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1830 0.000128 2048 380 1640 139680 17.9282 17.761 723.42 521.977 1281.27 1174.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1680 0.000128 512 480 900 130560 6.43299 3.41894 106.842 104.516 221.363 221.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 0.001024 4096 120 580 15360 3.25427 43.2095 104.341 150.857 150.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 6.4e-05 2048 380 1360 270720 44.2181 28.3648 878.496 835.596 1786.81 1786.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 3.2e-05 1024 110 500 602880 41.7406 26.9145 354.308 837.925 1261.02 1261.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.001024 4096 210 4820 14400 2.70541 244.8 124.174 371.723 371.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 6.4e-05 1024 90 1920 293760 20.9791 13.4985 655.229 417.883 1107.72 1107.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.001024 4096 300 2640 14160 2.7184 131.994 113.144 247.901 247.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 3.2e-05 512 420 460 491520 34.2254 13.1441 134.966 412.845 595.418 595.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 270 0.000128 512 62 260 0 3.40173 0.004736 103.344 106.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1830 0.000128 2048 380 1640 139200 17.8539 17.8316 488.041 521.598 1045.51 938.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1680 0.000128 512 480 900 126720 6.44195 3.40173 69.8119 103.394 183.205 183.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 0.001024 4096 120 580 15488 3.25232 62.3883 104.312 170.006 170.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 6.4e-05 2048 380 1360 272384 44.2166 28.289 1262.77 837.817 2173.22 2173.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 3.2e-05 1024 110 500 603136 41.6527 26.8828 505.519 837.79 1411.98 1412.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.001024 4096 210 4820 14592 2.71837 356.017 123.506 482.285 482.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 6.4e-05 1024 90 1920 294912 21.0457 13.5004 943.646 418.99 1397.31 1397.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.001024 4096 300 2640 14208 2.71571 191.316 112.335 306.412 306.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 3.2e-05 512 420 460 507904 33.8126 13.3273 201.322 417.583 666.286 666.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 270 0.000128 512 62 260 0 3.34438 0.00544 99.0494 102.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1830 0.000128 2048 380 1640 139264 17.8566 17.7028 702.077 517.949 1255.78 1153.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1680 0.000128 512 480 900 131072 6.42032 3.4087 104.183 104.579 218.747 218.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 0.001024 4096 120 580 15360 3.25427 42.383 104.339 150.029 150.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 6.4e-05 2048 380 1360 270336 44.2509 28.3075 845.511 835.625 1753.83 1753.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 3.2e-05 1024 110 500 602112 41.6605 26.8882 340.326 838.035 1247.04 1247.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.001024 4096 210 4820 14336 2.70506 234.799 122.858 360.408 360.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 6.4e-05 1024 90 1920 292864 21.0514 13.4869 628.641 417.9 1081.21 1081.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.001024 4096 300 2640 14080 2.71485 126.638 110.681 240.076 240.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 3.2e-05 512 420 460 491520 35.3618 13.3273 130.276 418.555 597.763 597.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 0.001024 4096 120 580 15360 3.24675 54.9192 104.094 162.314 162.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 6.4e-05 2048 380 1360 271872 44.206 28.3812 1104.77 837.638 2015.12 2015.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 3.2e-05 1024 110 500 602112 41.7056 28.6519 439.558 837.48 1347.53 1347.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.001024 4096 210 4820 14400 2.70445 308.412 123.007 434.169 434.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 6.4e-05 1024 90 1920 293376 21.0791 14.0682 818.285 419.058 1272.62 1272.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.001024 4096 300 2640 14208 2.7241 167.073 111.639 281.483 281.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 3.2e-05 512 420 460 491520 34.2166 13.1297 167.799 412.811 628.188 628.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 270 0.000128 512 62 260 0 3.3487 0.0048 99.2047 102.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1830 0.000128 2048 380 1640 139776 17.8603 17.6843 614.729 518.355 1168.81 1066.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1680 0.000128 512 480 900 129024 6.34499 3.39696 88.942 103.377 202.214 202.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 0.001024 4096 120 580 14976 3.21165 36.8647 102.937 143.065 143.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 6.4e-05 2048 380 1360 270336 44.1676 28.2216 771.74 833.115 1677.38 1677.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 3.2e-05 1024 110 500 602112 41.7447 26.8718 311.769 836.709 1217.23 1217.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.001024 4096 210 4820 14208 2.70624 212.416 123.916 339.083 339.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 6.4e-05 1024 90 1920 291840 21.0249 13.4577 574.048 416.659 1025.32 1025.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.001024 4096 300 2640 13824 2.69344 112.689 111.929 227.355 227.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 3.2e-05 512 420 460 442368 35.6068 12.8166 107.492 395.872 552.033 552.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 270 0.000128 512 62 260 0 3.34915 0.004128 99.2136 102.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1830 0.000128 2048 380 1640 138240 17.866 17.6852 426.084 516.318 978.149 875.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1680 0.000128 512 480 900 129024 6.3617 3.38778 62.4687 103.385 175.762 175.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 0.001024 4096 120 580 15400 3.25389 57.3328 104.331 164.971 165.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 6.4e-05 2048 380 1360 272000 44.3672 28.4447 1142.96 837.976 2053.88 2054.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 3.2e-05 1024 110 500 603200 41.8278 26.9323 459.339 837.833 1366.07 1366.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.001024 4096 210 4820 14400 2.70262 319.043 122.919 444.708 444.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 6.4e-05 1024 90 1920 294400 21.084 14.0596 855.267 419.165 1309.71 1309.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.001024 4096 300 2640 14200 2.72554 172.263 112.71 287.742 287.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 3.2e-05 512 420 460 486400 34.8036 13.1604 173.306 412.551 634.056 634.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 270 0.000128 512 62 260 0 3.40362 0.005696 103.307 106.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1830 0.000128 2048 380 1640 140000 17.9434 17.7683 634.862 522.705 1193.47 1086.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1680 0.000128 512 480 900 128000 6.41187 3.40374 92.5332 103.363 205.871 205.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 0.001024 4096 120 580 15200 3.25222 42.4753 104.238 150.018 150.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 6.4e-05 2048 380 1360 268800 44.3818 28.3126 802.281 833.508 1708.61 1708.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1750 3.2e-05 1024 110 500 601600 41.7645 26.9115 324.849 837.245 1230.9 1231.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.001024 4096 210 4820 14000 2.67469 223.523 122.998 349.239 349.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 6.4e-05 1024 90 1920 291200 21.0511 13.5092 611.291 416.888 1062.87 1062.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.001024 4096 300 2640 14000 2.7217 120.153 111.95 234.866 234.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 3.2e-05 512 420 460 460800 37.1711 13.1439 118.017 412.393 580.969 581.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 270 0.000128 512 62 260 0 3.39936 0.006112 103.351 106.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1830 0.000128 2048 380 1640 139200 17.8175 17.7538 447.162 520.707 1003.63 896.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1680 0.000128 512 480 900 128000 6.39952 3.4041 67.0065 103.402 180.367 180.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 0.001024 4096 120 576 15712 3.27002 42.2005 104.963 150.487 150.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1640 6.4e-05 2048 380 1344 273152 44.1363 28.3709 838.464 838.362 1749.46 1749.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1750 3.2e-05 1024 110 504 604416 41.8507 26.8874 602.748 838.667 1510.28 1510.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.001024 4096 210 4824 14688 2.71974 238.564 125.605 366.935 366.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 6.4e-05 1024 90 1920 295168 21.018 13.4963 633.089 419.333 1087.07 1087.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.001024 4096 300 2640 14368 2.72944 127.836 113.437 244.048 244.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1520 3.2e-05 512 420 456 507904 33.8321 13.3284 132.898 418.084 598.384 598.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 270 0.000128 512 62 264 4096 20.0634 3.40659 1.38826 104.653 129.746 129.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1830 0.000128 2048 380 1632 140416 17.8647 14.4015 467.087 419.298 918.754 918.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1680 0.000128 512 480 912 131584 6.42838 3.40992 69.186 104.958 184.141 184.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 0.001024 4096 120 576 15680 3.26611 44.0123 104.857 152.189 152.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 6.4e-05 2048 380 1344 272960 44.3749 28.35 885.859 838.595 1797.31 1797.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1750 3.2e-05 1024 110 504 604480 41.8916 26.9563 365.387 839.027 1273.4 1273.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.001024 4096 210 4824 14680 2.72166 251.92 125.001 379.687 379.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 6.4e-05 1024 90 1920 295360 21.0838 13.525 669.922 419.416 1124.08 1124.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.001024 4096 300 2640 14360 2.72758 135.256 112.286 250.313 250.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 3.2e-05 512 420 456 512000 33.7496 13.3893 141.975 419.523 608.869 609.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 24 270 0.000128 512 62 264 0 3.39558 0.00544 103.225 106.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1830 0.000128 2048 380 1632 140480 17.9507 17.764 496.991 522.635 1055.53 948.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1680 0.000128 512 480 912 131200 6.46493 3.42176 73.4498 104.99 188.484 188.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 0.001024 4096 120 576 15696 3.27062 43.5694 104.886 151.777 151.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 6.4e-05 2048 380 1344 273024 44.1855 28.3137 874.523 837.453 1784.61 1784.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 3.2e-05 1024 110 504 604032 41.776 26.9219 353.779 837.969 1260.57 1260.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.001024 4096 210 4824 14688 2.72573 248.938 124.064 375.772 375.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 6.4e-05 1024 90 1920 294912 21.0436 13.5149 660.156 418.867 1113.71 1113.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.001024 4096 300 2640 14352 2.73411 133.54 112.239 248.557 248.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 3.2e-05 512 420 456 503808 33.9195 13.2928 138.377 416.382 602.21 602.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 24 270 0.000128 512 62 264 0 3.39763 0.004704 103.131 106.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1830 0.000128 2048 380 1632 140352 17.8694 17.7817 488.202 521.994 1046.04 939.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1680 0.000128 512 480 912 131328 6.42662 3.41354 72.9049 104.729 187.634 187.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 0.001024 4096 120 576 15648 3.27219 28.7932 104.884 137.003 137.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 6.4e-05 2048 380 1344 272640 44.1159 28.2807 562.022 836.6 1471.15 1471.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1750 3.2e-05 1024 110 504 603648 41.6623 26.8861 238.576 837.442 1144.7 1144.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.001024 4096 210 4824 14592 2.7136 159.347 123.75 285.852 285.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 6.4e-05 1024 90 1920 294144 21.0226 13.4941 425.746 418.361 878.753 878.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.001024 4096 300 2640 14304 2.72179 85.4106 111.401 199.578 199.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 3.2e-05 512 420 456 491520 34.2669 13.1257 88.0964 412.219 547.95 548.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 0.001024 4096 120 576 15680 3.26166 50.2804 104.996 158.591 158.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 6.4e-05 2048 380 1344 272832 44.327 28.3431 1007.79 838.702 1919.31 1919.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 3.2e-05 1024 110 504 603904 41.8331 26.9476 409.686 838.383 1316.98 1317.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.001024 4096 210 4824 14672 2.7177 288.212 123.616 414.59 414.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 6.4e-05 1024 90 1920 295232 21.0667 13.5233 760.134 419.383 1214.24 1214.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.001024 4096 300 2640 14336 2.72358 154.161 111.808 268.734 268.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 3.2e-05 512 420 456 508928 33.8797 13.3756 161.435 418.858 627.79 627.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 24 270 0.000128 512 62 264 0 3.36733 0.004416 101.172 104.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1830 0.000128 2048 380 1632 140448 17.9233 17.7787 562.303 520.608 1118.81 1014.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1680 0.000128 512 480 912 130816 6.47315 3.46515 84.0699 104.827 198.985 199.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 0.001024 4096 120 576 15568 3.25501 32.9257 104.533 140.77 140.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 6.4e-05 2048 380 1344 272384 44.2345 28.3399 640.397 836.518 1549.63 1549.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 3.2e-05 1024 110 504 603904 41.6682 26.9228 261.955 837.563 1168.25 1168.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.001024 4096 210 4824 14560 2.7129 179.799 123.208 305.766 305.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 6.4e-05 1024 90 1920 294784 20.9899 13.5107 481.688 418.634 934.962 935.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.001024 4096 300 2640 14224 2.70867 96.0553 111 209.809 209.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 3.2e-05 512 420 456 501760 33.5702 13.1809 101.705 413.593 562.298 562.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 0.001024 4096 120 576 15680 3.26912 48.8346 104.876 157.035 157.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 6.4e-05 2048 380 1344 272896 44.1687 28.2891 981.736 838.074 1892.41 1892.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 3.2e-05 1024 110 504 604160 41.6444 26.8829 396.08 837.873 1302.62 1302.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.001024 4096 210 4824 14656 2.71738 262.607 124.713 390.082 390.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 6.4e-05 1024 90 1920 294912 21.0339 13.505 719.916 419.054 1173.65 1173.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.001024 4096 300 2640 14336 2.72998 144.997 112.944 260.719 260.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 3.2e-05 512 420 456 507904 33.8204 13.3242 154.434 417.744 619.567 619.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 0.001024 4096 120 576 15616 3.2727 33.5666 104.889 141.78 141.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1640 6.4e-05 2048 380 1344 272384 44.2122 28.2814 650.693 838.049 1561.36 1561.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 3.2e-05 1024 110 504 604160 41.6427 26.8825 267.227 837.876 1173.76 1173.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.001024 4096 210 4824 14592 2.7191 167.068 123.765 293.594 293.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 6.4e-05 1024 90 1920 294912 21.0345 13.501 472.348 419.18 926.196 926.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.001024 4096 300 2640 14208 2.71344 92.12 110.878 205.755 205.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 3.2e-05 512 420 456 507904 33.8095 13.3275 103.636 417.761 568.771 568.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 0.001024 4096 120 576 15624 3.26246 53.5982 104.629 161.544 161.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 6.4e-05 2048 380 1344 273024 44.294 28.3666 1072.1 837.654 1982.55 1982.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 3.2e-05 1024 110 504 603648 41.8359 26.9496 433.484 837.552 1339.95 1340.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.001024 4096 210 4824 14616 2.72589 305.502 124.018 432.29 432.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 6.4e-05 1024 90 1920 294912 21.0902 13.5248 809.788 418.945 1263.49 1263.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.001024 4096 300 2640 14328 2.72794 164.042 111.576 278.391 278.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 3.2e-05 512 420 456 497664 34.11 13.2157 168.813 414.28 630.666 630.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 0.001024 4096 120 576 15552 3.26214 38.6595 104.727 146.704 146.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1640 6.4e-05 2048 380 1344 273024 44.1464 28.3259 751.88 838.532 1663.02 1663.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 3.2e-05 1024 110 504 603648 41.6809 26.9142 304.049 838.412 1211.19 1211.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.001024 4096 210 4824 14544 2.71565 213.292 123.529 339.58 339.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 6.4e-05 1024 90 1920 294912 21.0239 13.5082 569.015 419.404 1023.08 1023.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.001024 4096 300 2640 14256 2.72794 115.001 112.772 230.543 230.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 3.2e-05 512 420 456 479232 34.6557 13.0413 113.535 408.645 570.121 570.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 0.001024 4096 120 576 15600 3.25869 51.6042 104.546 159.46 159.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 6.4e-05 2048 380 1344 272640 44.2331 28.3291 1015.4 837.886 1925.98 1926.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 3.2e-05 1024 110 504 604160 41.7111 26.9251 412.469 837.889 1319.12 1319.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.001024 4096 210 4824 14640 2.72691 290.778 124.109 417.659 417.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 6.4e-05 1024 90 1920 295040 21.0438 13.5118 770.468 419.093 1224.25 1224.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.001024 4096 300 2640 14320 2.72669 155.293 111.653 269.718 269.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 3.2e-05 512 420 456 512000 33.6386 13.3697 164.897 419.111 631.26 631.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 24 270 0.000128 512 62 264 0 3.3975 0.00544 103.15 106.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1830 0.000128 2048 380 1632 140480 17.8772 17.7745 569.217 522.279 1127.34 1020.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1680 0.000128 512 480 912 130560 6.47146 3.41667 84.5861 104.916 199.551 199.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 0.001024 4096 120 576 15520 3.25632 36.775 104.541 144.626 144.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 6.4e-05 2048 380 1344 272640 44.1467 28.299 730.42 838.319 1641.32 1641.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 3.2e-05 1024 110 504 604160 41.5972 26.881 296.328 837.944 1202.89 1203.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.001024 4096 210 4824 14560 2.71808 206.798 122.519 332.079 332.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 6.4e-05 1024 90 1920 294400 21.0425 13.4977 549.571 419.13 1003.38 1003.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.001024 4096 300 2640 14240 2.72314 110.682 111.217 224.664 224.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 3.2e-05 512 420 456 491520 34.1934 13.1297 113.179 412.217 572.962 573.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 0.001024 4096 120 576 15648 3.27254 63.3282 104.958 171.609 171.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 6.4e-05 2048 380 1344 272640 44.0844 28.281 1305.53 837.155 2215.18 2215.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 3.2e-05 1024 110 504 603648 41.5876 26.9531 530.823 838.053 1437.55 1437.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.001024 4096 210 4824 14592 2.7095 368.427 123.38 494.559 494.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 6.4e-05 1024 90 1920 294144 21.0026 13.4922 983.944 418.659 1437.23 1437.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.001024 4096 300 2640 14304 2.72973 198.308 112.724 313.806 313.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 3.2e-05 512 420 456 491520 34.2072 13.127 202.6 412.521 662.694 662.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 0.001024 4096 120 576 15552 3.27354 41.0829 104.877 149.284 149.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1640 6.4e-05 2048 380 1344 271872 44.2026 28.3464 831.846 836.772 1741.29 1741.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 3.2e-05 1024 110 504 602112 41.6986 26.8619 338.1 836.508 1243.3 1243.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.001024 4096 210 4824 14400 2.70336 236.285 122.751 361.784 361.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 6.4e-05 1024 90 1920 293376 21.0655 13.502 627.456 418.466 1080.62 1080.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.001024 4096 300 2640 14208 2.71958 126.927 111.094 240.783 240.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 3.2e-05 512 420 456 491520 34.2353 13.1256 131.915 412.271 591.787 591.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 0.001024 4096 120 576 15600 3.26026 63.4425 104.725 171.483 171.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 6.4e-05 2048 380 1344 272800 44.38 28.3801 1282.3 837.688 2192.88 2193.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 3.2e-05 1024 110 504 604000 41.858 26.9742 520.107 838.818 1427.89 1428.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.001024 4096 210 4824 14600 2.71059 363.498 123.519 489.769 489.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 6.4e-05 1024 90 1920 294400 21.0845 13.6873 966.886 418.921 1420.71 1420.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.001024 4096 300 2640 14300 2.7319 196.419 111.617 310.81 310.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 3.2e-05 512 420 456 499200 33.6786 13.1666 203.031 412.47 662.584 662.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 270 0.000128 512 62 264 0 3.40352 0.005664 103.243 106.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1830 0.000128 2048 380 1632 140000 17.9732 17.8386 714.512 522.295 1272.81 1166.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1680 0.000128 512 480 912 129600 6.47741 3.41562 106.645 104.365 221.057 221.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 0.001024 4096 120 576 15400 3.24608 42.727 104.105 150.131 150.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 6.4e-05 2048 380 1344 272000 44.3697 28.3664 869.269 837.344 1779.48 1779.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 3.2e-05 1024 110 504 603200 41.8178 26.9345 352.544 837.077 1258.51 1258.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.001024 4096 210 4824 14400 2.70144 243.971 122.829 369.544 369.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 6.4e-05 1024 90 1920 294400 21.0827 13.5596 654.304 418.718 1107.79 1107.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.001024 4096 300 2640 14200 2.7207 131.708 112.177 246.649 246.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 3.2e-05 512 420 456 486400 34.7757 13.162 133.481 412.196 593.852 594.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 270 0.000128 512 62 264 0 3.40598 0.004256 103.221 106.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1830 0.000128 2048 380 1632 140000 17.9291 17.7931 484.899 522.863 1043.67 937.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1680 0.000128 512 480 912 128000 6.40989 3.40774 70.8588 103.269 184.108 184.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 0.001024 4096 120 576 15568 3.26042 60.3622 104.62 168.294 168.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 6.4e-05 2048 380 1344 272384 44.1973 28.3013 1257.79 837.272 2167.7 2167.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 3.2e-05 1024 110 504 603904 41.6952 26.923 508.184 838.406 1415.34 1415.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.001024 4096 210 4824 14560 2.71216 356.32 124.345 483.424 483.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 6.4e-05 1024 90 1920 294784 20.9853 13.5153 949.404 418.672 1402.71 1402.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.001024 4096 300 2640 14224 2.71638 191.427 112.319 306.509 306.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 3.2e-05 512 420 456 501760 33.5635 13.1825 199.915 413.837 660.736 660.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 0.001024 4096 120 576 15456 3.2584 41.129 104.639 149.083 149.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1640 6.4e-05 2048 380 1344 272384 44.1479 28.3356 832.392 837.769 1742.79 1742.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 3.2e-05 1024 110 504 602112 41.6671 26.878 336.987 837.64 1243.31 1243.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.001024 4096 210 4824 14336 2.70541 231.553 122.786 357.089 357.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 6.4e-05 1024 90 1920 293888 21.0226 13.5063 626.287 419.01 1079.96 1080.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.001024 4096 300 2640 14112 2.71261 124.808 111.913 239.476 239.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 3.2e-05 512 420 456 487424 33.1328 13.0363 128.408 404.456 579.274 579.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 0.001024 4096 120 576 15600 3.26246 57.1228 104.858 165.298 165.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 6.4e-05 2048 380 1344 272640 44.3125 28.4045 1220.43 838.072 2131.35 2131.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 3.2e-05 1024 110 504 602880 41.84 26.9337 495.713 837.957 1402.57 1402.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.001024 4096 210 4824 14520 2.71306 342.299 124.17 469.226 469.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 6.4e-05 1024 90 1920 294720 21.0785 13.7994 925.412 419.182 1379.61 1379.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.001024 4096 300 2640 14280 2.72586 185.348 112.732 300.853 300.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 3.2e-05 512 420 456 491520 42.6145 13.1567 191.413 412.571 660.041 660.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 270 0.000128 512 62 264 0 3.40358 0.004864 103.28 106.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1830 0.000128 2048 380 1632 140160 17.9072 17.7601 680.676 537.678 1254.21 1147.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1680 0.000128 512 480 912 130560 6.4369 3.42138 101.978 104.614 216.605 216.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 0.001024 4096 120 576 15360 3.24813 39.3756 104.112 146.793 146.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 6.4e-05 2048 380 1344 270720 44.2071 28.41 783.14 834.893 1690.78 1690.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 3.2e-05 1024 110 504 602880 41.7158 26.9414 320.708 837.214 1226.71 1226.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.001024 4096 210 4824 14400 2.71354 220.049 122.229 345.036 345.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 6.4e-05 1024 90 1920 293760 20.9615 13.5033 594.548 417.589 1046.74 1046.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.001024 4096 300 2640 14160 2.71565 118.6 112.001 233.358 233.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 3.2e-05 512 420 456 491520 34.2353 13.1483 123.67 412.348 583.645 583.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 270 0.000128 512 62 264 0 3.40019 0.00512 103.258 106.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1830 0.000128 2048 380 1632 139200 17.8666 17.7635 436.866 533.065 1005.75 899.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1680 0.000128 512 480 912 126720 6.444 3.39968 64.1374 103.309 177.451 177.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 0.001024 4096 120 576 15616 3.27245 56.0558 104.902 164.283 164.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1640 6.4e-05 2048 380 1344 272384 44.1832 28.3421 1166.42 838.143 2077.22 2077.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 3.2e-05 1024 110 504 604160 41.6362 26.8881 474.447 838.033 1381.14 1381.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.001024 4096 210 4824 14592 2.7193 329.613 123.572 455.947 456.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 6.4e-05 1024 90 1920 294912 21.0476 13.9919 882.131 420.94 1338.25 1338.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.001024 4096 300 2640 14208 2.71974 176.308 111.324 290.397 290.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 3.2e-05 512 420 456 507904 33.8113 13.3243 187.594 417.992 652.96 653.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 0.001024 4096 120 576 15360 3.25379 39.4264 104.286 147.02 147.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1640 6.4e-05 2048 380 1344 270336 44.2467 28.2587 781.097 836.407 1690.14 1690.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 3.2e-05 1024 110 504 604160 41.6086 26.8882 319.481 838.813 1226.93 1227.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.001024 4096 210 4824 14336 2.70864 219.042 122.103 343.898 343.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 6.4e-05 1024 90 1920 292864 21.0384 13.488 590.739 418.304 1043.7 1043.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.001024 4096 300 2640 14080 2.7136 117.396 110.772 230.925 230.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 3.2e-05 512 420 456 491520 35.371 13.3328 123.73 418.204 590.878 591.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 0.001024 4096 120 575 15712 3.26355 46.7374 104.848 154.902 154.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1640 6.4e-05 2048 380 1350 273152 44.145 28.3391 953.082 837.868 1863.58 1863.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1750 3.2e-05 1024 110 500 603648 41.872 26.8924 657.75 838.132 1564.78 1564.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.001024 4096 210 4825 14688 2.7177 269.303 123.988 396.054 396.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 6.4e-05 1024 90 1925 294912 21.0233 13.4922 718.904 419.076 1172.63 1172.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.001024 4096 300 2625 14400 2.72794 143.946 113.318 260.035 260.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1520 3.2e-05 512 420 450 507904 33.8261 13.3263 149.418 417.751 614.558 614.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 270 0.000128 512 62 250 20480 18.5277 3.40582 6.17901 104.69 133.042 133.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1830 0.000128 2048 380 1625 140416 17.8517 14.3974 527.694 419.072 979.118 979.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1680 0.000128 512 480 900 131072 6.44406 3.41034 78.0351 104.887 192.932 193.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 0.001024 4096 120 575 15680 3.25869 42.3608 104.816 150.491 150.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 6.4e-05 2048 380 1350 273280 44.3409 28.3811 854.656 838.563 1766.08 1766.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1750 3.2e-05 1024 110 500 603520 41.9486 26.9545 353.135 838.97 1261.14 1261.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.001024 4096 210 4825 14680 2.72384 242.135 128.324 373.228 373.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 6.4e-05 1024 90 1925 295040 21.1342 13.527 646.251 419.463 1100.51 1100.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.001024 4096 300 2625 14400 2.73203 129.665 113.655 246.096 246.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 3.2e-05 512 420 450 506880 34.2208 13.39 133.47 419.574 600.903 601.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 270 0.000128 512 62 250 15360 18.7807 3.40173 2.68477 103.31 128.419 128.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1830 0.000128 2048 380 1625 140480 17.9613 14.371 475.249 419.42 927.105 927.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1680 0.000128 512 480 900 131200 6.46022 3.41462 69.8148 104.991 184.836 184.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 0.001024 4096 120 575 15600 3.25261 27.5681 104.597 135.468 135.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1640 6.4e-05 2048 380 1350 273280 44.1773 28.3156 553.293 838.723 1464.64 1464.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1750 3.2e-05 1024 110 500 602880 42.0268 26.9197 548.894 838.49 1456.46 1456.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.001024 4096 210 4825 14640 2.71754 156.194 123.862 282.818 282.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 6.4e-05 1024 90 1925 295040 21.0405 13.538 417.846 419.381 871.937 872.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.001024 4096 300 2625 14320 2.70749 82.9178 112.644 198.313 198.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1520 3.2e-05 512 420 450 501760 34.6269 13.3798 86.2808 423.044 557.575 557.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 270 0.000128 512 62 250 10240 19.2369 3.39558 2.8999 103.327 129.094 129.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1830 0.000128 2048 380 1625 140480 17.8797 14.3729 306.825 419.481 758.663 758.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1680 0.000128 512 480 900 130560 6.48384 3.41814 45.2176 105.006 160.283 160.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 0.001024 4096 120 575 15696 3.26298 45.1359 104.853 153.303 153.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 6.4e-05 2048 380 1350 273024 44.2179 28.3167 907.456 837.479 1817.6 1817.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 3.2e-05 1024 110 500 603264 41.8145 26.9271 367.472 838.017 1274.36 1274.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.001024 4096 210 4825 14688 2.72794 258.143 125 385.914 385.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 6.4e-05 1024 90 1925 294912 21.0356 13.5111 687.272 418.9 1140.85 1140.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.001024 4096 300 2625 14352 2.72189 137.888 114.194 254.849 254.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 3.2e-05 512 420 450 503808 33.9313 13.3018 142.693 419.744 609.914 610.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 270 0.000128 512 62 250 18432 18.4523 3.39741 3.39392 103.287 128.765 128.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1830 0.000128 2048 380 1625 140352 17.8684 14.3831 504.779 418.943 956.074 956.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1680 0.000128 512 480 900 130560 6.46678 3.41379 74.7263 104.728 189.49 189.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 0.001024 4096 120 575 15648 3.2663 30.1546 104.821 138.295 138.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 6.4e-05 2048 380 1350 272640 44.0977 28.2709 586.348 836.648 1495.5 1495.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1750 3.2e-05 1024 110 500 602880 41.6795 26.8857 247.749 837.24 1153.69 1153.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.001024 4096 210 4825 14592 2.7152 165.954 124.086 292.801 292.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 6.4e-05 1024 90 1925 294144 21.027 13.4984 444.212 418.251 897.121 897.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.001024 4096 300 2625 14304 2.71574 88.3243 112.378 203.461 203.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 3.2e-05 512 420 450 491520 34.238 13.1292 90.2188 412.121 549.952 550.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 270 0.000128 512 62 250 12288 18.2385 3.34765 1.79597 99.108 122.721 122.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1830 0.000128 2048 380 1625 140160 17.8304 14.3359 325.013 421.909 779.194 779.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1680 0.000128 512 480 900 129024 6.45766 3.40384 47.394 104.216 161.63 161.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 0.001024 4096 120 575 15680 3.26451 46.7148 104.893 154.928 154.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 6.4e-05 2048 380 1350 273280 44.3187 28.4912 971.938 838.36 1883.24 1883.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 3.2e-05 1024 110 500 603008 41.8799 26.9441 395.858 838.422 1303.24 1303.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.001024 4096 210 4825 14672 2.7265 277.934 124.209 404.916 404.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 6.4e-05 1024 90 1925 294784 21.1027 13.5291 734.632 419.329 1188.73 1188.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.001024 4096 300 2625 14336 2.71757 147.657 111.58 262 262.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 3.2e-05 512 420 450 508928 33.8866 13.3777 155.356 418.736 621.598 621.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 270 0.000128 512 62 250 14336 18.4815 3.36896 2.93254 101.253 126.276 126.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1830 0.000128 2048 380 1625 140448 17.9215 14.3802 545.02 419.331 996.755 996.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1680 0.000128 512 480 900 130816 6.46694 3.42243 80.4584 104.816 195.326 195.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 0.001024 4096 120 575 15568 3.25418 31.6201 104.483 139.41 139.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 6.4e-05 2048 380 1350 272384 44.2189 28.3116 617.8 836.474 1526.93 1527.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 3.2e-05 1024 110 500 603008 41.7247 26.921 253.473 837.461 1159.71 1159.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.001024 4096 210 4825 14560 2.71091 173.331 124.359 300.445 300.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 6.4e-05 1024 90 1925 293888 21.0239 13.5157 464.302 418.355 917.327 917.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.001024 4096 300 2625 14224 2.70736 91.9589 111.749 206.458 206.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 3.2e-05 512 420 450 501760 33.563 13.1893 96.9903 413.543 557.525 557.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 270 0.000128 512 62 250 0 3.25427 0.00544 96.4162 99.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1830 0.000128 2048 380 1625 140224 17.8579 17.6392 341.864 514.908 892.46 792.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1680 0.000128 512 480 900 130816 6.44282 3.41923 50.8826 104.742 165.642 165.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 0.001024 4096 120 575 15680 3.26819 50.5825 104.924 158.825 158.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 6.4e-05 2048 380 1350 272896 44.1597 28.3004 1015.55 838.519 1926.66 1926.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 3.2e-05 1024 110 500 603136 41.7088 26.8794 412.51 838.472 1319.7 1319.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.001024 4096 210 4825 14656 2.72589 276.769 125.231 404.769 404.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 6.4e-05 1024 90 1925 294912 21.0418 13.5029 756.476 419.353 1210.51 1210.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.001024 4096 300 2625 14336 2.72182 149.616 112.86 265.242 265.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 3.2e-05 512 420 450 507904 33.8263 13.332 160.559 418.012 625.97 626.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 270 0.000128 512 62 250 16384 18.9526 3.40966 3.4217 104.672 130.689 130.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1830 0.000128 2048 380 1625 140288 17.8648 14.4146 563.617 419.376 1015.37 1015.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1680 0.000128 512 480 900 130048 6.44659 3.40787 81.8019 104.639 196.455 196.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 0.001024 4096 120 575 15616 3.26224 34.2906 104.845 142.451 142.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1640 6.4e-05 2048 380 1350 272384 44.2142 28.3443 674.15 838.005 1584.84 1584.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 3.2e-05 1024 110 500 603136 41.6496 26.878 276.048 837.939 1182.65 1182.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.001024 4096 210 4825 14592 2.71834 173.474 124.605 300.84 300.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 6.4e-05 1024 90 1925 294912 21.053 13.5291 491.128 419.081 944.925 945.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.001024 4096 300 2625 14208 2.70746 95.4537 111.955 210.159 210.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 3.2e-05 512 420 450 507904 33.8174 13.3305 106.436 417.732 571.557 571.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 270 0.000128 512 62 250 0 3.34323 0.004672 99.0646 102.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1830 0.000128 2048 380 1625 139776 17.8327 17.6895 371.458 516.944 924.113 821.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1680 0.000128 512 480 900 129024 6.51661 3.40838 53.1971 104.604 167.885 168.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 0.001024 4096 120 575 15624 3.25837 54.7408 104.57 162.626 162.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 6.4e-05 2048 380 1350 273024 44.2986 28.4467 1070.41 837.36 1980.64 1980.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 3.2e-05 1024 110 500 603072 41.8851 26.9412 433.644 837.428 1340.03 1340.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.001024 4096 210 4825 14616 2.72291 305.568 123.935 432.269 432.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 6.4e-05 1024 90 1925 294912 21.0719 13.5245 813.855 419.09 1267.67 1267.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.001024 4096 300 2625 14328 2.71757 163.01 112.568 278.339 278.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 3.2e-05 512 420 450 497664 34.1169 13.2108 166.136 414.212 627.915 628.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 270 0.000128 512 62 250 9216 18.5708 3.34982 2.21731 99.0933 123.468 123.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1830 0.000128 2048 380 1625 140256 17.9068 14.3857 594.5 418.925 1045.82 1045.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1680 0.000128 512 480 900 130176 6.45699 3.41981 88.319 104.463 202.815 202.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 0.001024 4096 120 575 15552 3.25866 38.6724 104.693 146.675 146.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1640 6.4e-05 2048 380 1350 273024 44.1558 28.3914 769.359 838.506 1680.54 1680.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 3.2e-05 1024 110 500 602496 41.7183 26.9783 311.654 838.377 1218.85 1218.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.001024 4096 210 4825 14544 2.71363 218.839 124.614 346.21 346.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 6.4e-05 1024 90 1925 294912 21.0181 13.5119 585.314 419.389 1039.37 1039.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.001024 4096 300 2625 14256 2.72589 117.074 104.753 224.596 224.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 3.2e-05 512 420 450 479232 34.6448 13.0429 115.089 408.569 571.58 571.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 270 0.000128 512 62 250 0 3.35213 0.005184 99.1667 102.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1830 0.000128 2048 380 1625 139968 17.8947 17.803 425.396 519.402 981.159 878.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1680 0.000128 512 480 900 129024 6.38954 3.40675 63.0298 103.855 176.836 176.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 0.001024 4096 120 575 15600 3.25021 52.3366 104.602 160.241 160.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 6.4e-05 2048 380 1350 273280 44.1625 28.4049 1045.26 838.775 1956.74 1956.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 3.2e-05 1024 110 500 602880 41.7268 26.9212 422.963 838.695 1330.44 1330.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.001024 4096 210 4825 14640 2.7265 298.632 125.257 426.659 426.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 6.4e-05 1024 90 1925 295040 21.0293 13.5127 794.315 419.528 1248.51 1248.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.001024 4096 300 2625 14320 2.7151 158.17 113.819 274.748 274.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 3.2e-05 512 420 450 501760 34.5943 13.3641 163.815 419.513 631.523 631.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 270 0.000128 512 62 250 10240 19.2478 3.40269 2.3945 103.343 128.622 128.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1830 0.000128 2048 380 1625 140480 17.8681 14.3599 582.843 419.538 1034.71 1034.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1680 0.000128 512 480 900 130560 6.47018 3.4169 86.1819 105.019 201.244 201.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 0.001024 4096 120 575 15520 3.25456 36.7265 104.605 144.638 144.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 6.4e-05 2048 380 1350 272640 44.117 28.5595 734.884 838.978 1646.67 1646.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 3.2e-05 1024 110 500 602880 41.618 26.8887 297.997 838.771 1205.4 1205.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.001024 4096 210 4825 14560 2.72685 207.645 124.786 335.204 335.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 6.4e-05 1024 90 1925 294400 21.0394 13.5023 555.752 419.606 1010.03 1010.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.001024 4096 300 2625 14240 2.71085 110.38 112.327 225.46 225.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 3.2e-05 512 420 450 491520 34.2125 13.1275 113.131 412.691 573.402 573.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 270 0.000128 512 62 250 0 3.26131 0.005984 96.4343 99.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1830 0.000128 2048 380 1625 139520 17.7836 17.6025 406.234 515.021 956.825 857.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1680 0.000128 512 480 900 128000 6.86931 3.39981 59.4829 103.355 173.582 174.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 0.001024 4096 120 575 15648 3.26611 61.0511 104.944 169.312 169.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 6.4e-05 2048 380 1350 272640 44.0907 28.2713 1270.3 837.264 2180.06 2180.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 3.2e-05 1024 110 500 602880 41.6407 26.8923 516.377 838.275 1423.32 1423.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.001024 4096 210 4825 14592 2.72682 361.938 122.661 487.371 487.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 6.4e-05 1024 90 1925 294144 21.0012 13.7446 962.22 418.901 1416 1416.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.001024 4096 300 2625 14304 2.7177 192.467 111.588 306.817 306.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 3.2e-05 512 420 450 491520 34.23 13.1259 196.646 412.513 656.752 656.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 270 0.000128 512 62 250 12288 18.2448 3.34438 3.32742 99.2133 124.367 124.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1830 0.000128 2048 380 1625 140160 17.8262 14.333 706.94 418.835 1158.03 1158.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1680 0.000128 512 480 900 129024 6.44685 3.40378 104.395 104.326 218.728 218.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 0.001024 4096 120 575 15552 3.26714 41.1592 104.938 149.416 149.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1640 6.4e-05 2048 380 1350 271872 44.1824 28.3156 850.538 837.589 1760.76 1760.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 3.2e-05 1024 110 500 602112 41.6887 26.8575 345.075 837.269 1251.02 1251.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.001024 4096 210 4825 14400 2.70509 239.532 122.847 365.125 365.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 6.4e-05 1024 90 1925 293376 21.0852 13.4982 640.617 418.848 1094.18 1094.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.001024 4096 300 2625 14208 2.7065 128.099 111.333 242.181 242.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 3.2e-05 512 420 450 491520 34.2419 13.1289 131.411 412.638 591.66 591.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 270 0.000128 512 62 250 0 3.34858 0.005248 99.1905 102.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1830 0.000128 2048 380 1625 139776 17.8627 17.686 473.273 518.281 1027.3 924.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1680 0.000128 512 480 900 125952 6.46157 3.39827 68.1081 103.364 181.49 181.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 0.001024 4096 120 575 15600 3.25952 62.348 104.699 170.357 170.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 6.4e-05 2048 380 1350 272800 44.367 28.39 1271.07 838.336 2182.3 2182.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 3.2e-05 1024 110 500 603200 41.8404 26.9673 515.278 838.911 1423.13 1423.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.001024 4096 210 4825 14600 2.70995 361.2 123.531 487.487 487.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 6.4e-05 1024 90 1925 294400 21.1115 13.544 961.036 419.089 1414.91 1415.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.001024 4096 300 2625 14300 2.71446 193.19 111.584 307.534 307.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 3.2e-05 512 420 450 499200 33.6759 13.1728 200.182 412.513 659.79 659.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 270 0.000128 512 62 250 12800 19.0662 3.40336 3.48432 103.336 129.532 129.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1830 0.000128 2048 380 1625 140000 17.964 14.3708 708.407 419.101 1159.94 1160.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1680 0.000128 512 480 900 129600 6.4705 3.41526 105.084 104.376 219.505 219.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 0.001024 4096 120 575 15400 3.24877 43.5487 104.148 151 151.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 6.4e-05 2048 380 1350 272000 44.36 28.3628 853.496 838.03 1764.38 1764.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 3.2e-05 1024 110 500 601600 41.8398 26.9704 344.355 837.695 1250.99 1251.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.001024 4096 210 4825 14400 2.7001 240.294 122.913 365.959 366.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 6.4e-05 1024 90 1925 294400 21.069 13.5211 641.571 419.062 1095.36 1095.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.001024 4096 300 2625 14200 2.71379 129.054 111.176 242.988 243.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 3.2e-05 512 420 450 486400 34.8043 13.1565 129.963 412.585 590.753 590.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 270 0.000128 512 62 250 0 3.40397 0.005344 103.309 106.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1830 0.000128 2048 380 1625 140000 17.9297 17.8065 474.394 522.63 1032.95 926.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1680 0.000128 512 480 900 128000 6.40656 3.40394 69.1788 103.358 182.501 182.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 0.001024 4096 120 575 15568 3.25286 59.1319 104.59 167.028 167.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 6.4e-05 2048 380 1350 272384 44.2271 28.3136 1233.75 837.396 2143.82 2143.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 3.2e-05 1024 110 500 603008 41.7312 26.9173 502.32 838.539 1409.64 1409.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.001024 4096 210 4825 14560 2.70992 347.251 124.369 474.376 474.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 6.4e-05 1024 90 1925 293888 21.0553 13.5035 936.605 418.832 1390.13 1390.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.001024 4096 300 2625 14224 2.71155 186.01 112.294 301.059 301.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 3.2e-05 512 420 450 501760 33.5452 13.1841 192.8 413.992 653.761 653.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 270 0.000128 512 62 250 0 3.25376 0.00464 96.3914 99.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1830 0.000128 2048 380 1625 140224 17.8379 17.6143 685.819 515.265 1236.73 1137.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1680 0.000128 512 480 900 130816 6.44858 3.41402 102.049 104.859 216.922 217.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 0.001024 4096 120 575 15456 3.2527 39.709 104.513 147.526 147.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1640 6.4e-05 2048 380 1350 272384 44.1458 28.3796 810.241 836.961 1719.86 1719.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 3.2e-05 1024 110 500 602112 41.6558 26.9294 329.267 836.66 1234.65 1234.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.001024 4096 210 4825 14336 2.69731 224.524 122.598 349.863 349.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 6.4e-05 1024 90 1925 293888 21.0232 13.4933 612.102 418.573 1065.33 1065.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.001024 4096 300 2625 14112 2.70701 120.607 111.782 235.138 235.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 3.2e-05 512 420 450 487424 33.1444 13.0273 123.936 404.106 574.455 574.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 270 0.000128 512 62 250 0 3.26115 0.005952 96.3945 99.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1830 0.000128 2048 380 1625 139776 17.8425 17.5975 448.481 515.866 999.978 900.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1680 0.000128 512 480 900 129024 6.37578 3.39638 66.2169 103.652 179.799 179.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 0.001024 4096 120 575 15600 3.26387 56.9136 104.721 164.951 165.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 6.4e-05 2048 380 1350 272640 44.331 28.5179 1197.12 837.219 2107.32 2107.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 3.2e-05 1024 110 500 601920 41.8558 26.9315 484.958 837.162 1391.04 1391.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.001024 4096 210 4825 14520 2.71846 336.563 122.637 461.964 462.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 6.4e-05 1024 90 1925 294720 21.0699 13.5249 909.785 418.705 1363.22 1363.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.001024 4096 300 2625 14280 2.71606 179.861 111.499 294.118 294.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 3.2e-05 512 420 450 491520 34.3277 13.1564 184.91 412.18 644.818 644.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 270 0.000128 512 62 250 15360 18.7917 3.40173 3.85331 103.264 129.552 129.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1830 0.000128 2048 380 1625 140160 17.9157 14.3647 665.48 418.872 1116.74 1116.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1680 0.000128 512 480 900 130560 6.43056 3.41536 99.0942 104.515 213.609 213.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 0.001024 4096 120 575 15360 3.25222 39.0725 104.091 146.465 146.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 6.4e-05 2048 380 1350 270720 44.2054 28.4631 787.225 835.093 1695.11 1695.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 3.2e-05 1024 110 500 600960 41.7753 26.9111 321.52 837.519 1227.85 1227.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.001024 4096 210 4825 14400 2.71347 219.054 123.283 345.094 345.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 6.4e-05 1024 90 1925 293760 20.9755 13.5007 599.68 417.642 1051.93 1052.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.001024 4096 300 2625 14160 3.08224 116.953 110.924 231.439 231.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 3.2e-05 512 420 450 491520 34.2484 13.1421 123.5 413.022 584.148 584.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 270 0.000128 512 62 250 0 3.40029 0.005952 103.277 106.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1830 0.000128 2048 380 1625 139200 17.8477 17.7582 437.73 521.174 994.693 888.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1680 0.000128 512 480 900 126720 6.44246 3.40298 64.0921 103.323 177.418 177.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 0.001024 4096 120 575 15616 3.26138 57.3624 104.936 165.615 165.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1640 6.4e-05 2048 380 1350 272384 44.2143 28.3613 1141.74 838.813 2053.26 2053.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 3.2e-05 1024 110 500 603136 41.6588 26.8873 464.492 838.643 1371.81 1371.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.001024 4096 210 4825 14592 2.71798 323.099 123.64 449.501 449.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 6.4e-05 1024 90 1925 294912 21.0457 13.7623 865.225 419.447 1319.61 1319.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.001024 4096 300 2625 14208 2.71155 171.402 112.466 286.623 286.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 3.2e-05 512 420 450 507904 33.8045 13.3285 182.588 418.663 648.626 648.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 270 0.000128 512 62 250 0 3.3439 0.005888 99.1478 102.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1830 0.000128 2048 380 1625 139776 17.8372 17.7 633.246 517.395 1186.37 1083.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1680 0.000128 512 480 900 129024 6.5209 3.40602 93.8192 104.697 208.605 208.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 0.001024 4096 120 575 15360 3.24666 39.3208 104.246 146.866 146.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1640 6.4e-05 2048 380 1350 270336 47.8938 28.2563 801.424 836.323 1714.04 1714.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 3.2e-05 1024 110 500 602112 41.6857 26.8882 326.482 838.724 1233.91 1234.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.001024 4096 210 4825 14336 2.70131 225.846 122.128 350.719 350.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 6.4e-05 1024 90 1925 292864 21.0358 13.487 606.329 418.302 1059.28 1059.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.001024 4096 300 2625 14080 2.70336 120.566 110.729 234.04 234.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 3.2e-05 512 420 450 491520 35.3809 13.3263 125.29 418.192 592.429 592.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 0.001024 4096 120 576 15712 3.26835 41.6338 104.974 149.93 149.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 6.4e-05 2048 380 1344 272384 44.204 28.3648 837.021 838.488 1748.21 1748.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1750 3.2e-05 1024 110 512 603392 42.0342 26.8894 567.572 838.78 1475.41 1475.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.001024 4096 210 4832 14688 2.7177 236.592 125.181 364.536 364.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 6.4e-05 1024 90 1920 295168 20.9963 13.5009 625.451 419.411 1079.49 1079.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.001024 4096 300 2624 14400 2.72589 126.028 113.623 242.42 242.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 3.2e-05 512 420 448 507904 33.8443 13.3263 130.082 418.102 595.597 595.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 270 0.000128 512 62 256 16384 18.9218 3.40992 4.51338 104.669 131.752 131.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1830 0.000128 2048 380 1632 140160 17.8604 14.3647 462.978 419.357 914.667 914.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1680 0.000128 512 480 896 131072 6.44461 3.41366 67.861 104.982 182.856 182.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 740 0.001024 4096 120 576 15680 3.27187 67.0515 104.885 175.258 175.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1640 6.4e-05 2048 380 1344 272384 44.3588 28.3623 1243.1 837.855 2153.81 2153.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1750 3.2e-05 1024 110 512 603136 42.1571 26.8799 573.18 837.774 1480.12 1480.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.001024 4096 210 4832 14656 2.74202 152.043 126.204 281.033 281.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 6.4e-05 1024 90 1920 294912 21.0611 13.5136 403.617 419.088 857.411 857.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1040 0.001024 4096 300 2624 14336 2.73408 80.777 111.309 194.862 194.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1520 3.2e-05 512 420 448 507904 33.8835 13.3284 95.4474 417.7 560.604 560.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 270 0.000128 512 62 256 16384 18.9531 3.4096 4.50787 104.602 131.711 131.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1830 0.000128 2048 380 1632 140032 17.8932 14.3421 298.421 419.084 749.843 749.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1680 0.000128 512 480 896 130048 6.45472 3.40787 43.6987 104.568 158.285 158.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 0.001024 4096 120 576 15680 3.26266 42.2622 104.859 150.436 150.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 6.4e-05 2048 380 1344 272320 44.4094 28.3488 851.395 838.771 1763.06 1763.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1750 3.2e-05 1024 110 512 603520 41.8862 26.9566 356.255 838.942 1264.17 1264.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.001024 4096 210 4832 14680 2.7177 242.142 124.968 369.87 369.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 6.4e-05 1024 90 1920 295040 21.1361 13.5434 641.379 419.455 1095.64 1095.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.001024 4096 300 2624 14400 2.73344 129.198 113.272 245.246 245.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 3.2e-05 512 420 448 506880 34.2285 13.3816 133.643 419.537 601.026 601.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 270 0.000128 512 62 256 15360 18.7839 3.39558 2.85078 103.307 128.578 128.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1830 0.000128 2048 380 1632 140160 17.9557 14.3667 474.264 419.417 926.104 926.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1680 0.000128 512 480 896 131200 6.47114 3.41974 70.3383 104.994 185.382 185.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 0.001024 4096 120 576 15600 3.26243 28.0904 104.542 135.951 136.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 6.4e-05 2048 380 1344 272000 44.3066 28.3789 548.461 838.432 1459.72 1459.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1750 3.2e-05 1024 110 512 602880 41.7225 26.9248 235.665 837.782 1142.23 1142.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.001024 4096 210 4832 14640 2.72026 155.006 125.606 283.376 283.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 6.4e-05 1024 90 1920 295040 21.0368 13.5176 413.373 419.977 868.037 868.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.001024 4096 300 2624 14320 2.71158 82.3881 112.49 197.632 197.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 3.2e-05 512 420 448 501760 34.6093 13.3732 85.3364 419.088 552.646 552.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 270 0.000128 512 62 256 10240 19.2325 3.39498 3.10278 103.245 129.216 129.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1830 0.000128 2048 380 1632 140160 17.8976 14.3565 305.245 419.117 756.719 756.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1680 0.000128 512 480 896 130560 6.48448 3.41642 44.8738 104.916 159.849 159.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 0.001024 4096 120 576 15696 3.26976 47.1072 104.982 155.412 155.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 6.4e-05 2048 380 1344 272256 44.1904 28.3236 924.108 838.244 1835 1835.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 3.2e-05 1024 110 512 603264 41.7604 26.9269 376.425 838.785 1284.03 1284.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.001024 4096 210 4832 14688 2.72374 261.15 124.039 387.96 388.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 6.4e-05 1024 90 1920 294912 21.0079 13.513 689.706 419.282 1143.64 1143.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.001024 4096 300 2624 14352 2.72102 139.355 112.833 254.953 255.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 3.2e-05 512 420 448 503808 33.8784 13.2987 143.695 416.771 607.884 608.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 270 0.000128 512 62 256 12288 19.0705 3.3977 2.56778 103.318 128.591 128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1830 0.000128 2048 380 1632 139968 17.8749 14.3562 512.572 419.258 964.165 964.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1680 0.000128 512 480 896 130560 6.44934 3.41917 75.2194 104.825 190.07 190.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 0.001024 4096 120 576 15648 3.26912 29.5983 104.986 137.907 137.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 6.4e-05 2048 380 1344 271872 44.1661 28.3013 591.948 837.417 1501.97 1502.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1750 3.2e-05 1024 110 512 602880 41.65 26.8802 254.161 838.235 1161.06 1161.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.001024 4096 210 4832 14592 2.71418 166.267 124.492 293.52 293.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 6.4e-05 1024 90 1920 294144 20.9991 13.4982 445.901 418.753 899.284 899.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.001024 4096 300 2624 14304 2.70982 88.6726 112.085 203.51 203.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 3.2e-05 512 420 448 491520 34.1963 13.1226 91.1212 412.61 551.29 551.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 32 270 0.000128 512 62 256 0 3.34954 0.004096 99.1353 102.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1830 0.000128 2048 380 1632 139776 17.8507 17.7173 328.66 518.002 882.427 779.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1680 0.000128 512 480 896 129024 6.4447 3.40378 48.4679 104.339 162.811 162.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 0.001024 4096 120 576 15680 3.2665 44.8183 104.927 153.065 153.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 6.4e-05 2048 380 1344 272384 44.3712 28.3421 911.349 838.351 1822.54 1822.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 3.2e-05 1024 110 512 603008 41.8749 26.9517 374.786 838.359 1282.1 1282.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.001024 4096 210 4832 14672 2.72454 257.004 125.008 384.781 384.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 6.4e-05 1024 90 1920 294784 21.1153 14.0227 683.344 419.33 1137.94 1138.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.001024 4096 300 2624 14336 2.72474 137.006 113.937 253.712 253.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 3.2e-05 512 420 448 508928 33.9053 13.38 142.306 418.967 608.797 608.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 270 0.000128 512 62 256 7168 19.1558 3.37027 1.72624 101.345 125.826 126.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1830 0.000128 2048 380 1632 140000 17.9405 14.3585 505.358 419.392 957.149 957.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1680 0.000128 512 480 896 130816 6.47008 3.41738 74.062 104.82 188.923 189.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 0.001024 4096 120 576 15568 3.25853 29.1357 104.545 136.991 137.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 6.4e-05 2048 380 1344 271488 44.2927 28.2993 583.953 836.668 1493.35 1493.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 3.2e-05 1024 110 512 603008 41.7592 26.9253 241.629 837.646 1148.09 1148.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.001024 4096 210 4832 14560 2.71565 163.525 123.323 289.605 289.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 6.4e-05 1024 90 1920 293888 21.048 13.51 435.012 418.378 888.08 888.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.001024 4096 300 2624 14224 2.70086 86.9144 111.727 201.385 201.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 3.2e-05 512 420 448 501760 33.5651 13.1816 90.6589 413.625 551.274 551.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 270 0.000128 512 62 256 0 3.25466 0.006144 96.307 99.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1830 0.000128 2048 380 1632 139776 17.8644 17.6255 322.849 514.824 873.349 773.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1680 0.000128 512 480 896 130816 6.43587 3.41283 47.61 104.766 162.383 162.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 0.001024 4096 120 576 15456 3.25008 24.8955 104.253 132.451 132.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 6.4e-05 2048 380 1344 271488 44.4136 28.4201 480.972 836.914 1390.85 1390.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1750 3.2e-05 1024 110 512 602112 41.8274 27.2103 210.704 836.61 1116.48 1116.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.001024 4096 210 4832 14448 2.7048 133.289 123.255 259.292 259.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 6.4e-05 1024 90 1920 294336 21.1006 13.5345 357.606 418.493 810.865 810.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.001024 4096 300 2624 14112 2.70336 70.7764 111.528 185.05 185.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 3.2e-05 512 420 448 494592 35.2484 13.3769 74.2158 418.491 541.566 541.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 270 0.000128 512 62 256 0 3.3721 0.006144 101.159 104.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1830 0.000128 2048 380 1632 139776 17.9161 17.798 264.113 520.069 820.082 715.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1680 0.000128 512 480 896 129024 6.5721 3.41811 39.1375 104.813 154.093 154.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 0.001024 4096 120 576 15680 3.27085 47.145 104.887 155.353 155.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 6.4e-05 2048 380 1344 272384 44.2189 28.3114 924.994 837.942 1835.6 1835.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 3.2e-05 1024 110 512 603136 41.7419 26.882 380.411 837.88 1287.05 1287.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.001024 4096 210 4832 14656 2.71773 248.06 123.81 374.632 374.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 6.4e-05 1024 90 1920 294912 21.0314 13.5066 679.696 419.101 1133.46 1133.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.001024 4096 300 2624 14336 2.71978 135.307 112.712 250.781 250.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 3.2e-05 512 420 448 507904 33.8148 13.3263 144.347 417.647 609.367 609.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 270 0.000128 512 62 256 16384 18.9493 3.40995 3.35632 104.607 130.563 130.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1830 0.000128 2048 380 1632 140032 17.885 14.3325 512.684 419.159 964.163 964.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1680 0.000128 512 480 896 130048 6.44902 3.41046 73.9183 104.566 188.5 188.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 0.001024 4096 120 576 15616 3.27181 31.9898 104.874 140.187 140.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1640 6.4e-05 2048 380 1344 272384 44.2019 28.3004 624.396 838.014 1535.05 1535.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 3.2e-05 1024 110 512 603136 41.6485 26.8844 257.943 837.768 1164.37 1164.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.001024 4096 210 4832 14592 2.71901 158.653 124.637 286.052 286.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 6.4e-05 1024 90 1920 294912 21.0325 13.5005 445.334 419.052 899.047 899.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.001024 4096 300 2624 14208 2.70509 87.3349 112.81 202.893 202.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 3.2e-05 512 420 448 507904 33.8022 13.3299 97.4468 417.729 562.548 562.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 270 0.000128 512 62 256 0 3.34803 0.006144 99.0556 102.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1830 0.000128 2048 380 1632 139264 17.8524 17.6799 342.389 516.886 894.996 792.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1680 0.000128 512 480 896 129024 6.52138 3.40819 48.4478 104.591 163.125 163.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 0.001024 4096 120 576 15552 3.27066 27.199 104.907 135.428 135.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1640 6.4e-05 2048 380 1344 271872 44.1984 28.289 518.553 837.022 1428.19 1428.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 3.2e-05 1024 110 512 602112 41.6829 26.8886 214.819 836.688 1120.21 1120.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.001024 4096 210 4832 14400 2.69926 130.951 122.814 256.507 256.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 6.4e-05 1024 90 1920 293376 21.0817 13.5215 370.584 418.554 823.868 823.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.001024 4096 300 2624 14208 2.71971 73.2918 111.034 187.087 187.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 3.2e-05 512 420 448 491520 34.2222 13.1244 78.676 412.353 538.613 538.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 270 0.000128 512 62 256 0 3.35056 0.006144 99.12 102.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1830 0.000128 2048 380 1632 139776 17.8653 17.6823 286.568 517.923 840.228 737.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1680 0.000128 512 480 896 125952 6.4705 3.39898 39.5188 103.292 152.835 152.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 0.001024 4096 120 576 15624 3.26266 63.1406 104.624 171.081 171.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 6.4e-05 2048 380 1344 272448 44.2903 28.418 1316.37 837.515 2226.73 2226.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 3.2e-05 1024 110 512 602496 41.8228 26.9387 539.876 837.436 1446.2 1446.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.001024 4096 210 4832 14616 2.71309 370.36 124.397 497.512 497.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 6.4e-05 1024 90 1920 294912 21.078 13.5406 985.921 418.839 1439.51 1439.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.001024 4096 300 2624 14328 2.71875 198.065 113.517 314.342 314.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 3.2e-05 512 420 448 497664 34.0948 13.2113 201.656 414.223 663.426 663.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 270 0.000128 512 62 256 9216 18.5976 3.348 2.8303 99.1163 124.131 124.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1830 0.000128 2048 380 1632 139968 17.919 14.3798 730.146 418.995 1181.54 1181.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1680 0.000128 512 480 896 130176 6.46275 3.41635 107.091 104.483 221.609 221.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 0.001024 4096 120 576 15552 3.25821 41.0751 104.73 149.116 149.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1640 6.4e-05 2048 380 1344 271872 44.2693 28.3218 826.383 838.53 1737.64 1737.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 3.2e-05 1024 110 512 602496 41.7011 26.9169 339.609 838.392 1246.75 1246.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.001024 4096 210 4832 14544 2.71331 236.002 123.443 362.204 362.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 6.4e-05 1024 90 1920 294912 21.0228 13.5107 624.476 419.343 1078.48 1078.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.001024 4096 300 2624 14256 2.70944 124.844 111.116 238.714 238.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 3.2e-05 512 420 448 479232 34.6453 13.0437 125.87 408.53 582.325 582.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 270 0.000128 512 62 256 0 3.34966 0.004576 99.1714 102.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1830 0.000128 2048 380 1632 139968 17.8897 17.7746 459.808 518.703 1014.37 911.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1680 0.000128 512 480 896 129024 6.39539 3.40922 68.9149 103.863 182.743 182.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 0.001024 4096 120 576 15336 3.24186 33.7818 103.942 141.018 141.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 6.4e-05 2048 380 1344 271296 44.3057 28.3136 680.992 835.574 1589.32 1589.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 3.2e-05 1024 110 512 601344 41.842 26.9352 281.346 837.549 1187.8 1187.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.001024 4096 210 4832 14472 2.70771 192.758 123.393 318.901 318.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 6.4e-05 1024 90 1920 293760 21.0248 13.5434 515.933 417.843 968.475 968.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.001024 4096 300 2624 14040 2.6999 101.396 104.864 209.003 209.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 3.2e-05 512 420 448 470016 35.5741 13.0633 102.272 408.737 559.881 560.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 270 0.000128 512 62 256 0 3.1096 0.004096 93.0254 96.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1830 0.000128 2048 380 1632 139104 17.8997 17.6524 376.803 511.155 923.698 827.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1680 0.000128 512 480 896 127872 6.57808 3.41773 56.6376 104.669 171.463 171.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 0.001024 4096 120 576 15600 3.25827 60.5834 104.543 168.435 168.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 6.4e-05 2048 380 1344 272000 44.285 28.32 1223.9 837.99 2134.63 2134.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 3.2e-05 1024 110 512 602880 41.6958 26.9236 501.42 837.998 1408.17 1408.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.001024 4096 210 4832 14640 2.71766 347.686 123.594 474.04 474.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 6.4e-05 1024 90 1920 295040 21.0373 13.5108 919.649 419.14 1373.47 1373.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.001024 4096 300 2624 14320 2.71834 185.536 112.544 300.842 300.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 3.2e-05 512 420 448 501760 34.5833 13.3755 192.169 419.03 659.397 659.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 270 0.000128 512 62 256 10240 19.2257 3.39955 2.98048 103.239 129.082 129.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1830 0.000128 2048 380 1632 140160 17.8733 14.3633 682.339 419.131 1133.82 1133.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1680 0.000128 512 480 896 130560 6.47408 3.42006 101.43 104.919 216.403 216.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 0.001024 4096 120 576 15520 3.2625 42.384 104.525 150.225 150.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 6.4e-05 2048 380 1344 271360 44.3299 28.3421 823.054 837.921 1733.79 1733.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 3.2e-05 1024 110 512 602880 41.6188 26.882 335.832 837.786 1242.25 1242.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.001024 4096 210 4832 14560 2.72154 234.858 123.687 361.311 361.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 6.4e-05 1024 90 1920 294400 21.0584 13.5004 612.6 419.109 1066.4 1066.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.001024 4096 300 2624 14240 2.71155 124.395 112.257 239.407 239.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 3.2e-05 512 420 448 491520 34.1991 13.132 125.295 412.2 585.066 585.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 270 0.000128 512 62 256 0 3.26106 0.004704 96.3254 99.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1830 0.000128 2048 380 1632 139520 17.7951 17.6402 456.478 514.459 1006.56 906.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1680 0.000128 512 480 896 128000 6.37741 3.39446 66.3269 103.246 179.5 179.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 0.001024 4096 120 576 15360 3.2488 33.0609 104.21 140.575 140.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 6.4e-05 2048 380 1344 270720 44.2309 28.2894 687.452 835.74 1595.85 1595.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 3.2e-05 1024 110 512 600960 41.7893 26.9132 281.514 838.012 1188.37 1188.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.001024 4096 210 4832 14400 2.70928 194.767 124.376 321.896 321.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 6.4e-05 1024 90 1920 293760 20.9811 13.5004 514.522 417.914 967.05 967.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.001024 4096 300 2624 14160 2.7159 103.893 111.935 218.588 218.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 3.2e-05 512 420 448 491520 34.2444 13.1561 105.911 412.668 566.226 566.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 270 0.000128 512 62 256 0 3.4017 0.005696 103.358 106.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1830 0.000128 2048 380 1632 139200 17.8461 17.7616 381.189 521.596 938.582 831.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1680 0.000128 512 480 896 126720 6.44691 3.4 55.2404 103.407 168.647 168.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 0.001024 4096 120 576 15648 3.27066 54.8454 104.903 163.073 163.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 6.4e-05 2048 380 1344 271872 44.1484 28.3176 1163.13 836.685 2072.42 2072.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 3.2e-05 1024 110 512 602880 41.657 26.8845 478.062 837.691 1384.43 1384.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.001024 4096 210 4832 14592 2.71155 327.68 124.419 454.857 454.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 6.4e-05 1024 90 1920 294144 20.9955 13.496 874.983 418.488 1328.1 1328.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.001024 4096 300 2624 14304 2.71645 174.68 112.443 289.886 289.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 3.2e-05 512 420 448 491520 34.1949 13.1276 178.33 412.836 638.726 638.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 32 270 0.000128 512 62 256 0 3.34707 0.00464 99.0603 102.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1830 0.000128 2048 380 1632 139776 17.8401 17.708 645.06 517.62 1198.42 1096.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1680 0.000128 512 480 896 129024 6.44755 3.40586 95.0885 104.261 209.357 209.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 0.001024 4096 120 576 15552 3.27245 38.4348 104.973 146.734 146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1640 6.4e-05 2048 380 1344 271872 44.1949 28.3549 755.331 837.6 1665.61 1665.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 3.2e-05 1024 110 512 602112 41.6972 26.8687 310.314 837.325 1216.33 1216.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.001024 4096 210 4832 14400 2.70131 210.538 123.955 337.238 337.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 6.4e-05 1024 90 1920 293376 21.0774 13.4976 564.147 418.841 1017.69 1017.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.001024 4096 300 2624 14208 2.7104 113.037 113.126 228.917 228.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 3.2e-05 512 420 448 491520 34.2203 13.1236 116.343 412.584 576.504 576.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 270 0.000128 512 62 256 0 3.34992 0.005824 99.1869 102.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1830 0.000128 2048 380 1632 139776 17.8487 17.7822 418.091 518.286 972.2 869.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1680 0.000128 512 480 896 125952 6.46771 3.39613 60.6274 103.365 174.014 174.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 0.001024 4096 120 576 15264 3.24637 34.572 103.858 141.728 141.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1640 6.4e-05 2048 380 1344 269568 44.304 28.3696 651.898 835.101 1559.8 1559.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 3.2e-05 1024 110 512 601344 41.6714 26.8812 269.464 837.78 1175.93 1176.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.001024 4096 210 4832 14400 2.71974 183.636 124.685 311.085 311.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 6.4e-05 1024 90 1920 292608 21.013 13.4881 489.936 417.793 942.357 942.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.001024 4096 300 2624 14112 2.7095 98.0686 111.915 212.739 212.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 3.2e-05 512 420 448 442368 35.5532 12.8125 90.7012 395.826 535.129 535.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 270 0.000128 512 62 256 0 3.34803 0.005088 99.1728 102.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1830 0.000128 2048 380 1632 139392 17.8275 17.7178 363.795 517.208 916.734 814.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1680 0.000128 512 480 896 124416 6.43776 3.38112 51.5728 102.31 163.859 163.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 0.001024 4096 120 576 15600 3.25645 57.2703 104.741 165.321 165.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 6.4e-05 2048 380 1344 272000 44.366 28.3519 1143.64 837.866 2054.36 2054.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 3.2e-05 1024 110 512 603200 41.8209 26.9638 469.406 838.909 1377.23 1377.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.001024 4096 210 4832 14600 2.73171 322.594 124.918 450.286 450.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 6.4e-05 1024 90 1920 294400 21.1005 13.5387 857.232 418.977 1310.98 1311.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.001024 4096 300 2624 14300 2.71782 171.662 112.606 287.03 287.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 3.2e-05 512 420 448 499200 33.6964 13.1654 177.896 413.104 638.099 638.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 270 0.000128 512 62 256 12800 19.0661 3.40582 3.46083 103.339 129.508 129.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1830 0.000128 2048 380 1632 140000 17.9689 14.3872 634.905 419.105 1086.47 1086.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1680 0.000128 512 480 896 129600 6.47917 3.4151 93.5313 104.376 207.951 208.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 0.001024 4096 120 576 15400 3.24608 39.3258 104.213 146.838 146.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 6.4e-05 2048 380 1344 272000 44.3911 28.5207 796.069 838.135 1707.25 1707.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 3.2e-05 1024 110 512 601600 41.8552 26.9312 325.21 837.882 1232.01 1232.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.001024 4096 210 4832 14400 2.70746 223.948 122.164 348.865 348.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 6.4e-05 1024 90 1920 294400 21.0806 13.5263 596.593 419.211 1050.54 1050.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.001024 4096 300 2624 14200 2.71338 119.817 111.072 233.646 233.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 3.2e-05 512 420 448 486400 34.7889 13.1578 121.551 412.706 582.436 582.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 270 0.000128 512 62 256 0 3.40637 0.004416 103.33 106.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1830 0.000128 2048 380 1632 140000 17.9405 17.7713 442.097 522.747 1000.74 894.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1680 0.000128 512 480 896 128000 6.41434 3.40598 64.5636 103.383 177.922 178.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 0.001024 4096 120 576 15300 3.24656 34.685 104.194 142.178 142.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 6.4e-05 2048 380 1344 271200 44.5912 28.3796 660.646 838.325 1572.08 1572.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 3.2e-05 1024 110 512 602400 41.8635 26.9573 271.585 837.931 1178.47 1178.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.001024 4096 210 4832 14400 2.71616 185.373 123.686 311.818 311.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 6.4e-05 1024 90 1920 292800 21.1862 13.532 493.805 419.276 947.93 948.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.001024 4096 300 2624 14100 2.70938 98.4105 111.057 212.219 212.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 3.2e-05 512 420 448 499200 33.6983 13.1707 103.654 412.617 563.381 563.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 270 0.000128 512 62 256 0 3.40378 0.006208 103.378 106.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1830 0.000128 2048 380 1632 138000 17.9169 17.7606 362.786 519.812 918.464 811.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1680 0.000128 512 480 896 124800 6.5537 3.40432 52.3464 103.425 165.886 166.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 0.001024 4096 120 576 15568 3.25978 54.2065 104.644 162.165 162.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 6.4e-05 2048 380 1344 271488 44.2839 28.3812 1111.26 837.404 2021.46 2021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 3.2e-05 1024 110 512 603008 41.728 26.9263 453.997 838.569 1361.36 1361.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.001024 4096 210 4832 14560 2.7136 314.399 123.51 440.67 440.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 6.4e-05 1024 90 1920 293888 21.0385 13.5211 832.97 418.878 1286.54 1286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.001024 4096 300 2624 14224 2.71562 167.614 111.129 281.503 281.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 3.2e-05 512 420 448 501760 33.5573 13.1836 175.024 414.008 636.012 636.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 270 0.000128 512 62 256 0 3.37405 0.005888 96.4228 99.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1830 0.000128 2048 380 1632 139776 17.8633 17.7509 619.151 515.641 1170.59 1070.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1680 0.000128 512 480 896 130816 6.44586 3.41312 92.2237 104.867 207.102 207.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 0.001024 4096 120 576 15456 3.25632 38.7072 104.645 146.665 146.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1640 6.4e-05 2048 380 1344 270592 44.3882 28.4426 774.817 837.791 1685.57 1685.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 3.2e-05 1024 110 512 602112 41.671 26.8698 317.339 837.5 1223.51 1223.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.001024 4096 210 4832 14336 2.6999 216.432 122.973 342.15 342.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 6.4e-05 1024 90 1920 293888 21.0261 13.4983 580.814 418.991 1034.47 1034.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.001024 4096 300 2624 14112 2.70506 115.032 110.7 228.483 228.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 3.2e-05 512 420 448 487424 33.1336 13.0417 118.235 404.49 569.141 569.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 270 0.000128 512 62 256 0 3.27315 0.005344 96.4777 99.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1830 0.000128 2048 380 1632 139776 17.8403 17.6076 430.964 516.228 982.835 883.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1680 0.000128 512 480 896 129024 6.37709 3.40365 63.9639 103.846 177.743 177.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 0.001024 4096 120 576 15120 3.22819 31.9205 103.427 138.629 138.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 6.4e-05 2048 380 1344 271488 44.2791 28.3153 638.124 837.995 1548.85 1548.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 3.2e-05 1024 110 512 602112 41.765 26.9087 262.653 837.467 1168.93 1169.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.001024 4096 210 4832 14112 2.68483 175.274 123.175 301.179 301.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 6.4e-05 1024 90 1920 292992 21.074 14.0964 477.393 419.048 931.749 931.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.001024 4096 300 2624 13776 2.67658 93.0361 110.754 206.51 206.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 3.2e-05 512 420 448 473088 34.6044 13.0501 94.9772 404.5 547.373 547.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 0.001024 4096 120 576 15600 3.26291 55.7527 104.742 163.814 163.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 6.4e-05 2048 380 1344 271680 44.4021 28.3703 1088.85 837.06 1998.82 1998.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 3.2e-05 1024 110 512 601920 41.8463 26.9297 442.432 837.012 1348.36 1348.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.001024 4096 210 4832 14520 2.70976 310.714 124.086 437.557 437.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 6.4e-05 1024 90 1920 294720 21.0588 13.521 810.72 418.686 1264.12 1264.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.001024 4096 300 2624 14280 2.72179 165.494 112.447 280.706 280.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 3.2e-05 512 420 448 491520 34.31 13.1584 164.931 412.229 624.866 625.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 270 0.000128 512 62 256 15360 18.7947 3.39987 3.90429 103.248 129.585 129.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1830 0.000128 2048 380 1632 139680 17.9227 14.3524 604.863 418.732 1055.97 1056.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1680 0.000128 512 480 896 130560 6.44646 3.42218 89.4283 104.498 203.953 204.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 0.001024 4096 120 576 15360 3.248 38.8603 104.128 146.289 146.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 6.4e-05 2048 380 1344 270720 44.2133 28.3675 779.056 834.992 1686.77 1686.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 3.2e-05 1024 110 512 600960 41.7603 26.9414 320.007 837.319 1226.16 1226.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.001024 4096 210 4832 14400 2.71325 218.014 122.278 343.051 343.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 6.4e-05 1024 90 1920 293760 20.9801 13.9817 584.562 417.636 1037.3 1037.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.001024 4096 300 2624 14160 2.71078 116.991 111.848 231.594 231.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 3.2e-05 512 420 448 491520 34.2537 13.1441 119.545 412.42 579.607 579.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 270 0.000128 512 62 256 0 3.40173 0.004096 103.273 106.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1830 0.000128 2048 380 1632 139200 17.8576 17.8992 432.786 521.159 989.891 883.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1680 0.000128 512 480 896 126720 6.44522 3.40115 62.3606 103.322 175.687 175.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 0.001024 4096 120 576 15120 3.22675 33.9059 103.47 140.657 140.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1640 6.4e-05 2048 380 1344 270720 44.3716 28.4426 643.487 835.288 1551.72 1551.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 3.2e-05 1024 110 512 599040 41.8431 27.0368 263.612 834.713 1167.33 1167.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.001024 4096 210 4832 14040 2.67059 176.008 121.584 300.305 300.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 6.4e-05 1024 90 1920 293760 21.0527 13.5107 483.275 417.676 935.646 935.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.001024 4096 300 2624 14040 2.7136 96.3641 111.042 210.161 210.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 3.2e-05 512 420 448 460800 35.3151 13.0386 93.6277 402.109 544.329 544.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 270 0.000128 512 62 256 0 3.11878 0.004128 93.0395 96.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1830 0.000128 2048 380 1632 138240 17.9752 17.6347 354.581 511.189 901.562 805.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1680 0.000128 512 480 896 126720 6.63344 3.42115 52.1046 104.676 166.99 167.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 0.001024 4096 120 576 15616 3.26861 54.2843 104.963 162.57 162.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1640 6.4e-05 2048 380 1344 272384 44.2185 28.3436 1099.9 838.705 2011.3 2011.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 3.2e-05 1024 110 512 603136 41.6634 26.8855 451.178 838.644 1358.5 1358.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.001024 4096 210 4832 14592 2.71942 309.54 123.825 436.129 436.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 6.4e-05 1024 90 1920 294912 21.0365 13.5209 825.458 419.507 1279.65 1279.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.001024 4096 300 2624 14208 2.71306 164.285 111.222 278.263 278.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 3.2e-05 512 420 448 507904 33.805 13.3234 172.396 418.108 637.865 638.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 270 0.000128 512 62 256 0 3.34438 0.005824 99.1394 102.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1830 0.000128 2048 380 1632 139264 17.8568 17.6927 607.156 517.325 1160.22 1057.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1680 0.000128 512 480 896 129024 6.52154 3.40845 89.4401 104.684 204.208 204.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 0.001024 4096 120 576 15360 3.25187 39.02 104.18 146.505 146.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1640 6.4e-05 2048 380 1344 270336 44.2649 28.3384 740.975 835.543 1649.25 1649.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 3.2e-05 1024 110 512 602112 41.697 26.8843 305.66 838.095 1212.47 1212.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.001024 4096 210 4832 14336 2.7007 205.316 122.896 330.956 331.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 6.4e-05 1024 90 1920 292864 21.0519 13.4884 554.962 417.814 1007.45 1007.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.001024 4096 300 2624 14080 2.70394 109.913 110.49 223.154 223.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 3.2e-05 512 420 448 491520 35.3827 13.3275 114.076 417.7 580.723 580.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 0.001024 4096 120 576 15360 3.27306 33.4255 104.983 141.734 141.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1640 6.4e-05 2048 380 1344 270336 44.1339 28.3259 670.082 834.066 1576.74 1576.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 3.2e-05 1024 110 512 602112 41.7401 26.9206 274.417 837.653 1180.87 1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.001024 4096 210 4832 14208 2.70554 186.996 123.086 312.835 312.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 6.4e-05 1024 90 1920 291840 21.0182 13.4622 498.296 417.267 950.177 950.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.001024 4096 300 2624 13824 2.69248 98.4758 109.785 210.996 211.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 3.2e-05 512 420 448 442368 35.6158 12.8225 92.6019 396.266 537.547 537.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 270 0.000128 512 62 256 0 3.34861 0.00528 99.3283 102.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1830 0.000128 2048 380 1632 138240 17.8704 17.7215 369.799 516.914 922.494 819.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1680 0.000128 512 480 896 122880 6.60102 3.39568 51.9381 103.5 165.589 165.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 0.001024 4096 120 600 15552 3.26778 44.0147 104.969 152.305 152.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1640 6.4e-05 2048 380 1360 271872 44.2534 28.3087 861.231 838.576 1772.52 1772.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1750 3.2e-05 1024 110 520 603392 41.9484 26.89 587.19 838.95 1495.12 1495.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.001024 4096 210 4840 14688 2.724 240.407 124.358 367.533 367.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 6.4e-05 1024 90 1920 294912 21.0238 13.4984 639.574 419.364 1093.6 1093.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.001024 4096 300 2640 14368 2.73165 128.364 112.19 243.329 243.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 3.2e-05 512 420 480 503808 34.1592 13.3226 139.609 430.654 618.059 618.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 270 0.000128 512 62 280 4096 20.0602 4.21274 1.49846 104.682 130.691 130.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1830 0.000128 2048 380 1640 139648 26.3552 14.3841 473.796 419.403 934.044 934.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1680 0.000128 512 480 920 131072 6.43517 3.41091 71.5641 104.988 186.557 186.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 740 0.001024 4096 120 600 15488 3.26509 29.4484 104.785 137.552 137.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1640 6.4e-05 2048 380 1360 271872 44.2987 28.4504 557.208 838.635 1468.73 1468.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1750 3.2e-05 1024 110 520 603136 41.9723 26.8844 558.024 838.561 1465.58 1465.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.001024 4096 210 4840 14656 2.72544 154.532 123.944 281.247 281.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 6.4e-05 1024 90 1920 294912 21.0514 13.5002 412.485 419.441 866.615 866.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1040 0.001024 4096 300 2640 14336 2.7257 82.5645 111.545 196.882 196.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1520 3.2e-05 512 420 480 499712 34.6289 13.3325 89.5542 418.055 555.812 556.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 0.001024 4096 120 600 15520 3.26246 47.9621 104.731 156.011 156.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1640 6.4e-05 2048 380 1360 272000 44.4238 28.3841 973.318 837.782 1884.04 1884.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1750 3.2e-05 1024 110 520 603520 41.803 26.9587 407.88 838.142 1314.92 1315.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.001024 4096 210 4840 14680 2.72502 272.867 125.027 400.666 400.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 6.4e-05 1024 90 1920 295040 21.1058 13.5332 721.23 419.109 1175.11 1175.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.001024 4096 300 2640 14360 2.72854 146.633 112.802 262.208 262.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 3.2e-05 512 420 480 506880 34.1861 13.3837 158.225 419.047 625.082 625.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 270 0.000128 512 62 280 5120 19.7483 3.39971 1.54016 103.306 128.233 128.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1830 0.000128 2048 380 1640 139680 17.9606 14.4138 541.127 419.169 992.773 992.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1680 0.000128 512 480 920 131200 6.46022 3.41555 81.4135 104.886 196.328 196.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 0.001024 4096 120 600 15440 3.25933 32.0102 104.512 139.838 139.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1640 6.4e-05 2048 380 1360 272000 44.2912 28.3683 620.675 837.854 1531.32 1531.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1750 3.2e-05 1024 110 520 602880 41.6926 26.923 268.188 837.663 1174.59 1174.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.001024 4096 210 4840 14640 2.72179 173.506 124.679 300.95 301.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 6.4e-05 1024 90 1920 295040 21.024 13.5168 464.295 419.033 917.999 918.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.001024 4096 300 2640 14320 2.72019 92.5986 112.255 207.619 207.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 3.2e-05 512 420 480 501760 34.5698 13.3751 101.521 419.031 568.731 568.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 40 270 0.000128 512 62 280 0 3.39843 0.005824 103.137 106.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1830 0.000128 2048 380 1640 139520 17.9176 17.7713 341.429 522.202 899.512 792.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1680 0.000128 512 480 920 130560 6.47437 3.41629 51.8131 104.902 166.758 166.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 0.001024 4096 120 600 15360 3.24883 26.6916 104.405 134.399 134.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1640 6.4e-05 2048 380 1360 271680 44.417 28.3668 508.57 838.028 1419.51 1419.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1750 3.2e-05 1024 110 520 601920 42.023 26.9354 626.022 837.782 1532.89 1533.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.001024 4096 210 4840 14520 2.71549 140.904 122.501 266.165 266.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 6.4e-05 1024 90 1920 294720 21.0772 13.5328 380.775 419.125 834.644 834.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.001024 4096 300 2640 14280 2.71878 75.7785 111.25 189.79 189.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 3.2e-05 512 420 480 491520 34.3198 13.1579 82.1011 412.644 542.465 542.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 270 0.000128 512 62 280 0 3.40419 0.004096 103.273 106.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1830 0.000128 2048 380 1640 139200 17.9308 17.8959 279.453 522.485 837.957 731.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1680 0.000128 512 480 920 130560 6.44112 3.42016 42.7325 104.611 157.362 157.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 0.001024 4096 120 600 15504 3.26451 45.8894 104.787 153.994 154.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1640 6.4e-05 2048 380 1360 271872 44.3074 28.336 899.2 837.607 1809.59 1809.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 3.2e-05 1024 110 520 603264 41.7447 26.9257 371.881 838.115 1278.81 1278.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.001024 4096 210 4840 14640 2.71875 251.511 124.804 379.079 379.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 6.4e-05 1024 90 1920 294912 21.0174 13.5168 671.471 418.951 1125.09 1125.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.001024 4096 300 2640 14352 2.73011 135.246 112.855 250.875 250.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 3.2e-05 512 420 480 497664 34.4107 13.2978 143.287 416.46 607.696 607.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 40 270 0.000128 512 62 280 0 3.39629 0.00432 103.27 106.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1830 0.000128 2048 380 1640 139584 17.8984 17.8139 495.896 522.269 1054.07 947.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1680 0.000128 512 480 920 130560 6.45677 3.41606 74.6043 104.751 189.389 189.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 0.001024 4096 120 600 15456 3.264 29.769 104.798 137.884 137.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1640 6.4e-05 2048 380 1360 271104 44.2683 28.2788 587.255 837.443 1497.38 1497.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 3.2e-05 1024 110 520 602880 41.63 27.1173 243.019 838.264 1150.16 1150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.001024 4096 210 4840 14592 2.71565 164.222 123.484 290.464 290.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 6.4e-05 1024 90 1920 294144 21.015 13.8193 438.059 418.763 891.79 891.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.001024 4096 300 2640 14304 2.71789 87.9351 111.561 202.257 202.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 3.2e-05 512 420 480 491520 34.2299 13.1212 93.3489 412.618 553.558 553.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 0.001024 4096 120 600 15408 3.26451 24.8388 104.713 132.871 132.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1640 6.4e-05 2048 380 1360 271872 44.2563 28.3648 484.007 837.929 1394.69 1394.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1750 3.2e-05 1024 110 520 602496 41.7007 26.9141 209.974 837.635 1116.36 1116.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.001024 4096 210 4840 14544 2.7136 134.516 124.453 261.725 261.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 6.4e-05 1024 90 1920 294912 21.0317 13.5148 361.956 419.003 815.638 815.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.001024 4096 300 2640 14256 2.71901 72.1029 112.39 187.256 187.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 3.2e-05 512 420 480 479232 34.6756 13.0458 76.2748 408.192 532.434 532.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 0.001024 4096 120 600 15512 3.26186 60.9238 104.873 169.113 169.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1640 6.4e-05 2048 380 1360 271936 44.4046 28.3452 1293.31 838.46 2204.66 2204.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 3.2e-05 1024 110 520 603008 41.8317 26.9519 541.369 838.313 1448.6 1448.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.001024 4096 210 4840 14672 2.71974 357.894 123.685 484.344 484.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 6.4e-05 1024 90 1920 294784 21.0944 13.6151 972.913 419.266 1427.02 1427.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.001024 4096 300 2640 14336 2.73024 191.966 111.627 306.367 306.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 3.2e-05 512 420 480 501760 34.5579 13.3729 207.102 418.684 673.956 674.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 40 270 0.000128 512 62 280 0 3.36976 0.006144 101.167 104.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1830 0.000128 2048 380 1640 139552 17.9619 17.735 712.669 520.506 1269.06 1164.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1680 0.000128 512 480 920 130816 6.47405 3.41926 106.378 105.037 221.468 221.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 0.001024 4096 120 600 15456 3.26013 39.3866 104.872 147.571 147.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1640 6.4e-05 2048 380 1360 271488 44.2954 28.3836 811.999 837.386 1722.2 1722.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 3.2e-05 1024 110 520 603008 41.7304 27.0598 338.301 847.842 1255.07 1255.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.001024 4096 210 4840 14560 2.71488 225.31 123.534 351.603 351.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 6.4e-05 1024 90 1920 293888 21.0276 13.5068 605.802 423.431 1063.9 1064.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.001024 4096 300 2640 14224 2.7095 120.243 110.854 233.852 233.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 3.2e-05 512 420 480 487424 34.85 13.1859 128.719 418.66 595.659 595.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 0.001024 4096 120 600 15288 3.25123 34.0392 104.27 141.613 141.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1640 6.4e-05 2048 380 1360 271488 44.4485 28.3502 662.319 837.564 1572.81 1572.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 3.2e-05 1024 110 520 602112 41.8087 26.9169 276.823 837.247 1182.93 1183.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.001024 4096 210 4840 14448 2.70147 181.971 123.048 307.765 307.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 6.4e-05 1024 90 1920 294336 21.1109 13.5272 493.242 418.815 946.826 946.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.001024 4096 300 2640 14112 2.70829 96.8406 111.603 211.194 211.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 3.2e-05 512 420 480 494592 35.2325 13.3738 106.978 418.764 574.584 574.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 270 0.000128 512 62 280 0 3.36848 0.004768 101.238 104.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1830 0.000128 2048 380 1640 139104 17.9383 17.7861 362.805 520.272 918.99 814.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1680 0.000128 512 480 920 129024 6.57152 3.41811 55.0857 106.326 171.551 171.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 0.001024 4096 120 600 15488 3.26214 58.8493 104.797 166.96 167.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1640 6.4e-05 2048 380 1360 271872 44.2748 28.2847 1201.86 838.641 2113.19 2113.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 3.2e-05 1024 110 520 603136 41.642 26.8773 501.613 838.57 1408.83 1408.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.001024 4096 210 4840 14656 2.72086 329.902 124.783 457.447 457.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 6.4e-05 1024 90 1920 294912 21.0369 13.4963 894.384 419.498 1348.55 1348.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.001024 4096 300 2640 14336 2.73312 177.883 113.93 294.587 294.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 3.2e-05 512 420 480 499712 34.5844 13.3222 193.342 418.078 659.564 659.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 0.001024 4096 120 600 15360 3.25661 38.7509 104.501 146.561 146.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1640 6.4e-05 2048 380 1360 271360 44.3803 28.287 766.761 838.942 1678.5 1678.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 3.2e-05 1024 110 520 603136 41.6497 26.8839 319.549 838.725 1226.93 1227.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.001024 4096 210 4840 14592 2.7272 200.989 123.88 327.64 327.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 6.4e-05 1024 90 1920 294912 21.0364 13.5027 561.758 419.548 1015.98 1016.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.001024 4096 300 2640 14208 2.70598 109.351 110.974 223.075 223.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 3.2e-05 512 420 480 491520 35.3774 13.3351 123.733 418.091 590.779 590.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 0.001024 4096 120 600 15360 3.26406 31.5205 104.765 139.601 139.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1640 6.4e-05 2048 380 1360 270336 44.4964 28.3057 619.327 837.426 1529.69 1529.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 3.2e-05 1024 110 520 602112 41.6976 26.8667 259.514 837.084 1165.29 1165.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.001024 4096 210 4840 14400 2.70141 164.495 123.95 291.191 291.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 6.4e-05 1024 90 1920 293376 21.074 13.5006 453.538 418.756 907.003 907.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.001024 4096 300 2640 14208 2.72387 89.7679 112.282 204.817 204.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 3.2e-05 512 420 480 491520 34.2316 13.1276 99.834 412.486 559.917 560.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 0.001024 4096 120 600 15480 3.26451 59.2204 104.675 167.213 167.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1640 6.4e-05 2048 380 1360 271872 44.4182 28.4379 1229.56 837.431 2139.98 2140.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 3.2e-05 1024 110 520 603072 41.8524 26.9384 511.296 837.547 1417.77 1417.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.001024 4096 210 4840 14616 2.71674 341.699 124.42 468.879 468.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 6.4e-05 1024 90 1920 294912 21.0864 13.5253 925.583 418.903 1379.24 1379.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.001024 4096 300 2640 14328 2.72358 183.624 113.658 300.048 300.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 3.2e-05 512 420 480 497664 34.1171 13.2043 196.673 414.125 658.358 658.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 0.001024 4096 120 600 15408 3.26432 40.9182 104.701 148.935 148.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1640 6.4e-05 2048 380 1360 271872 44.2748 28.619 801.818 837.734 1712.58 1712.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 3.2e-05 1024 110 520 602496 41.7104 26.9186 331.827 837.547 1238.14 1238.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.001024 4096 210 4840 14544 2.71674 222.285 123.388 348.433 348.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 6.4e-05 1024 90 1920 294912 21.0126 13.5126 597.961 418.951 1051.57 1051.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.001024 4096 300 2640 14256 2.71898 119.547 111.18 233.488 233.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 3.2e-05 512 420 480 479232 34.6491 13.0478 124.591 408.154 580.685 580.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 0.001024 4096 120 600 15336 3.26246 37.0932 104.702 145.109 145.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1640 6.4e-05 2048 380 1360 269568 44.5091 28.411 700.079 834.946 1608.08 1608.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 3.2e-05 1024 110 520 601344 41.87 26.9352 291.559 836.922 1197.42 1197.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.001024 4096 210 4840 14472 2.71427 196.186 124.439 323.385 323.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 6.4e-05 1024 90 1920 293760 21.028 13.5136 523.407 417.496 975.577 975.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.001024 4096 300 2640 14040 2.70541 104.311 111.231 218.293 218.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 3.2e-05 512 420 480 470016 35.5953 13.0597 106.917 408.619 564.432 564.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 0.001024 4096 120 600 15264 3.26246 32.2745 104.697 140.288 140.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1640 6.4e-05 2048 380 1360 269568 44.2938 28.3337 623.783 835.098 1531.64 1531.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 3.2e-05 1024 110 520 601344 41.6572 26.8827 259.663 841.908 1170.24 1170.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.001024 4096 210 4840 14400 2.71981 174.333 114.125 291.222 291.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 6.4e-05 1024 90 1920 292608 21.0224 13.492 466.874 421.913 923.43 923.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.001024 4096 300 2640 14112 2.71734 92.9974 112.076 207.834 207.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 3.2e-05 512 420 480 442368 35.5614 12.8188 91.5485 395.858 536.03 536.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 0.001024 4096 120 600 15440 3.26157 57.7237 104.626 165.664 165.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1640 6.4e-05 2048 380 1360 272000 44.2947 28.4017 1155.69 838.765 2067.29 2067.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 3.2e-05 1024 110 520 602880 41.6945 26.9249 477.757 838.651 1385.17 1385.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.001024 4096 210 4840 14640 2.72384 323.044 123.736 449.547 449.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 6.4e-05 1024 90 1920 295040 21.0317 13.5169 862.049 419.585 1316.32 1316.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.001024 4096 300 2640 14320 2.72986 172.483 112.808 288.063 288.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 3.2e-05 512 420 480 501760 34.5903 13.3775 188.028 419.478 655.715 655.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 270 0.000128 512 62 280 0 3.40138 0.00416 103.251 106.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1830 0.000128 2048 380 1640 139520 17.9104 17.9278 636.892 522.778 1195.7 1089.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1680 0.000128 512 480 920 130560 6.4705 3.41939 96.2693 105.019 211.335 211.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 0.001024 4096 120 600 15360 3.25974 40.5971 104.522 148.433 148.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1640 6.4e-05 2048 380 1360 271360 44.3117 28.3552 782.644 838.085 1693.53 1693.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 3.2e-05 1024 110 520 602880 41.6287 26.8878 324.778 838.102 1231.53 1231.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.001024 4096 210 4840 14560 2.72317 219.416 123.805 345.988 346.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 6.4e-05 1024 90 1920 294400 21.0501 13.8185 585.088 419.183 1039.27 1039.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.001024 4096 300 2640 14240 2.72016 116.336 111.215 230.315 230.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 3.2e-05 512 420 480 491520 34.2406 13.1194 126.598 412.282 586.486 586.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 0.001024 4096 120 600 15120 3.23789 34.5219 103.669 141.484 141.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1640 6.4e-05 2048 380 1360 270720 44.2048 28.295 655.76 834.992 1563.39 1563.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 3.2e-05 1024 110 520 600960 41.7692 26.9119 272.306 837.158 1178.28 1178.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.001024 4096 210 4840 14400 2.70618 182.215 124.181 309.147 309.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 6.4e-05 1024 90 1920 293760 20.9747 13.5148 490.589 417.526 942.738 942.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.001024 4096 300 2640 14160 2.71914 97.6256 112.071 212.455 212.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 3.2e-05 512 420 480 491520 34.2407 13.1422 106.177 412.335 566.14 566.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 270 0.000128 512 62 280 0 3.40614 0.004256 103.265 106.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1830 0.000128 2048 380 1640 138240 17.8987 17.775 359.661 521.105 916.633 809.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1680 0.000128 512 480 920 126720 6.44918 3.40378 53.8582 103.311 167.18 167.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 0.001024 4096 120 600 15040 3.24 32.2661 103.745 139.303 139.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1640 6.4e-05 2048 380 1360 268800 44.1091 28.0945 645.943 832.565 1550.84 1550.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 3.2e-05 1024 110 520 601600 41.7118 26.8913 263.783 838.913 1171.43 1171.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.001024 4096 210 4840 14400 2.72646 182.897 123.929 309.598 309.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 6.4e-05 1024 90 1920 291840 20.929 13.422 473.668 416.28 924.435 924.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.001024 4096 300 2640 14080 2.71933 96.3894 111.89 211.044 211.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 3.2e-05 512 420 480 491520 34.2183 13.1338 102.472 412.637 562.7 562.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 0.001024 4096 120 600 15456 3.26451 55.8305 104.699 163.848 163.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1640 6.4e-05 2048 380 1360 271104 44.2767 28.508 1084.9 836.621 1994.45 1994.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 3.2e-05 1024 110 520 602880 41.6583 26.8833 446.166 837.633 1352.48 1352.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.001024 4096 210 4840 14592 2.71507 305.381 124.443 432.588 432.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 6.4e-05 1024 90 1920 294144 21.0036 13.8813 800.607 418.462 1254.09 1254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.001024 4096 300 2640 14304 2.72464 163.742 112.592 279.103 279.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 3.2e-05 512 420 480 491520 34.2114 13.1228 172.374 412.28 632.229 632.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 0.001024 4096 120 600 15360 3.26259 38.8677 104.787 146.971 147.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1640 6.4e-05 2048 380 1360 270336 44.5019 28.2928 770.675 837.637 1681.24 1681.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 3.2e-05 1024 110 520 602112 41.7028 26.8616 319.913 837.324 1225.93 1226.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.001024 4096 210 4840 14400 2.70896 214.168 124.202 341.125 341.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 6.4e-05 1024 90 1920 293376 21.0768 13.4966 573.53 418.895 1027.13 1027.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.001024 4096 300 2640 14208 2.72259 114.938 112.243 229.947 230.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 3.2e-05 512 420 480 491520 34.2419 13.1301 123.368 413.169 584.152 584.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 0.001024 4096 120 600 15264 3.26394 33.3564 104.696 141.37 141.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1640 6.4e-05 2048 380 1360 269568 44.2871 28.2719 635.029 835.103 1542.82 1542.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 3.2e-05 1024 110 520 601344 41.6654 26.8882 264.321 837.72 1170.72 1170.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.001024 4096 210 4840 14400 2.71619 177.106 124.517 304.385 304.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 6.4e-05 1024 90 1920 292608 21.0252 13.4862 473.957 417.591 926.194 926.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.001024 4096 300 2640 14112 2.72384 94.3211 112.23 209.318 209.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 3.2e-05 512 420 480 442368 35.5561 12.8106 92.7218 395.882 537.217 537.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 0.001024 4096 120 600 14976 3.24048 30.5536 103.764 137.61 137.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1640 6.4e-05 2048 380 1360 267264 44.6218 28.2523 591.094 834.058 1498.15 1498.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 3.2e-05 1024 110 520 602112 41.7356 26.8698 248.717 837.639 1155.09 1155.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.001024 4096 210 4840 14208 2.71056 163.211 122.998 288.959 289.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 6.4e-05 1024 90 1920 291840 21.0224 13.5005 444.147 417.116 895.912 896.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.001024 4096 300 2640 13824 2.69683 86.6902 110.993 200.423 200.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 3.2e-05 512 420 480 442368 35.6053 12.8103 87.0684 396.294 532.021 532.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 0.001024 4096 120 600 15400 3.2543 56.68 104.421 164.408 164.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1640 6.4e-05 2048 380 1360 271200 44.5443 28.3983 1125.07 837.122 2035.27 2035.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 3.2e-05 1024 110 520 603200 41.833 26.9699 468.051 838.256 1375.25 1375.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.001024 4096 210 4840 14600 2.71299 314.139 124.584 441.48 441.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 6.4e-05 1024 90 1920 294400 21.0957 13.5344 842.693 418.754 1296.21 1296.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.001024 4096 300 2640 14300 2.72794 169.283 112.597 284.654 284.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 3.2e-05 512 420 480 486400 34.7796 13.1644 179.105 412.879 640.171 640.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 270 0.000128 512 62 280 0 3.40349 0.00432 103.17 106.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1830 0.000128 2048 380 1640 139600 17.9836 17.8645 623.473 534.839 1194.35 1087.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1680 0.000128 512 480 920 129600 6.47011 3.41421 93.9555 104.294 208.292 208.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 0.001024 4096 120 600 15200 3.24211 41.4407 103.971 148.707 148.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1640 6.4e-05 2048 380 1360 270400 44.6542 28.4136 765.97 838.287 1677.46 1677.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 3.2e-05 1024 110 520 601600 41.8557 26.9347 318.095 848.761 1235.77 1235.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.001024 4096 210 4840 14400 2.7041 211.97 114.779 329.496 329.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 6.4e-05 1024 90 1920 294400 21.0888 13.5238 573.483 423.461 1031.69 1031.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.001024 4096 300 2640 14200 2.71955 113.621 112.275 228.659 228.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 3.2e-05 512 420 480 486400 34.7784 13.1625 121.429 413.108 582.721 582.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 270 0.000128 512 62 280 0 3.40624 0.005536 103.32 106.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1830 0.000128 2048 380 1640 139200 17.9711 17.785 422.887 527.915 986.747 880.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1680 0.000128 512 480 920 128000 6.41405 3.40397 62.8719 103.371 176.217 176.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 0.001024 4096 120 600 15000 3.22496 35.7642 103.445 142.488 142.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1640 6.4e-05 2048 380 1360 271200 44.5808 28.3709 664.232 838.437 1575.75 1575.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 3.2e-05 1024 110 520 602400 41.8667 26.9619 275.436 838.038 1182.44 1182.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.001024 4096 210 4840 14400 2.71565 189.094 123.554 315.408 315.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 6.4e-05 1024 90 1920 292800 21.1883 13.5394 492.599 419.299 946.763 946.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.001024 4096 300 2640 14100 2.7177 100.734 111.24 214.735 214.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 3.2e-05 512 420 480 460800 37.214 13.1686 100.475 412.76 563.851 564.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 270 0.000128 512 62 280 0 3.40275 0.00448 103.398 106.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1830 0.000128 2048 380 1640 138000 17.9084 17.7577 362.826 519.867 918.554 811.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1680 0.000128 512 480 920 124800 6.55994 3.4056 53.5172 103.45 167.088 167.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 0.001024 4096 120 600 14800 3.20717 33.5892 102.902 139.75 139.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1640 6.4e-05 2048 380 1360 268800 44.3458 28.2421 606.97 834.398 1514.09 1514.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1750 3.2e-05 1024 110 520 601600 41.7567 26.921 254.113 838.075 1161 1161.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.001024 4096 210 4840 14000 2.67766 164.787 122.997 290.505 290.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 6.4e-05 1024 90 1920 291200 21.0562 13.4844 450.703 417.238 902.614 902.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.001024 4096 300 2640 14000 2.72128 90.1673 113.139 206.071 206.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 3.2e-05 512 420 480 460800 37.179 13.1471 92.677 412.788 556.031 556.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 270 0.000128 512 62 280 0 3.39763 0.006144 103.457 106.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1830 0.000128 2048 380 1640 137600 17.8913 17.7545 333.354 521.225 890.413 783.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1680 0.000128 512 480 920 128000 6.4065 3.57773 50.564 103.513 164.216 164.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 0.001024 4096 120 576 15712 3.26989 46.9003 104.886 155.11 155.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 6.4e-05 2048 380 1344 272384 44.1479 28.3996 915.555 837.82 1826.05 1826.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1750 3.2e-05 1024 110 528 601856 41.6794 26.8945 399.8 838.11 1306.61 1306.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.001024 4096 210 4848 14688 2.72262 260.434 124.962 388.167 388.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 6.4e-05 1024 90 1920 294912 20.994 14.1463 685.078 419.047 1139.4 1139.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.001024 4096 300 2640 14368 2.72582 138.872 111.731 253.373 253.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 3.2e-05 512 420 480 487424 35.7556 13.3277 147.794 417.701 614.817 615.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 0.001024 4096 120 576 15680 3.26963 30.1073 104.976 138.406 138.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1640 6.4e-05 2048 380 1344 272384 44.2095 28.3648 589.943 838.576 1501.23 1501.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1750 3.2e-05 1024 110 528 601600 41.8803 27.0725 601.398 838.489 1508.98 1509.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.001024 4096 210 4848 14656 2.72176 167.086 123.933 293.786 293.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 6.4e-05 1024 90 1920 294912 21.0343 13.5393 445.898 419.445 900.05 900.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.001024 4096 300 2640 14336 2.73043 89.7447 111.762 204.28 204.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1520 3.2e-05 512 420 480 483328 36.0865 13.3284 95.0845 418.179 562.914 563.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 740 0.001024 4096 120 576 15648 3.27408 78.156 104.963 186.446 186.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1640 6.4e-05 2048 380 1344 271872 44.2198 28.2982 1334.09 837.173 2243.92 2244.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1750 3.2e-05 1024 110 528 601344 41.9456 26.8866 634.025 838.129 1541.12 1541.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.001024 4096 210 4848 14592 2.7449 138.303 124.92 266.012 266.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 6.4e-05 1024 90 1920 294144 20.995 13.4922 366.907 418.838 820.359 820.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1040 0.001024 4096 300 2640 14304 2.75251 74.133 105.249 182.176 182.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1520 3.2e-05 512 420 480 479232 35.3821 13.1341 91.6862 412.59 553.041 553.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 0.001024 4096 120 576 15680 3.26902 44.509 104.847 152.68 152.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 6.4e-05 2048 380 1344 272320 44.3633 28.4198 880.293 838.567 1791.78 1791.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 3.2e-05 1024 110 528 601920 41.8876 26.9587 374.853 838.916 1282.75 1282.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.001024 4096 210 4848 14680 2.72198 251.507 125.084 379.357 379.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 6.4e-05 1024 90 1920 294720 21.1247 13.599 669.882 419.575 1124.32 1124.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.001024 4096 300 2640 14360 2.73024 134.806 112.959 250.541 250.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 3.2e-05 512 420 480 486400 36.0885 13.3865 142.516 419.745 611.971 612.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 0.001024 4096 120 576 15600 3.26246 28.8659 104.631 136.814 136.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 6.4e-05 2048 380 1344 272000 44.2948 28.4044 577.925 838.659 1489.42 1489.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1750 3.2e-05 1024 110 528 601600 41.7226 26.921 255.33 839.072 1163.18 1163.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.001024 4096 210 4848 14640 2.72998 164.84 123.842 291.456 291.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 6.4e-05 1024 90 1920 294400 21.0744 13.5209 437.585 419.438 891.749 891.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.001024 4096 300 2640 14320 2.7177 87.8475 111.333 201.942 202.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 3.2e-05 512 420 480 481280 36.5043 13.3727 93.1277 419.431 562.676 562.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 0.001024 4096 120 576 15600 3.26419 23.9408 104.757 132.014 132.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 6.4e-05 2048 380 1344 271680 44.4113 28.3604 470.785 837.194 1380.88 1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1750 3.2e-05 1024 110 528 600960 41.8788 26.9327 212.866 836.988 1118.8 1118.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.001024 4096 210 4848 14520 2.70707 133.528 125.464 261.745 261.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 6.4e-05 1024 90 1920 293760 21.1276 13.5289 358.344 418.85 811.985 812.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.001024 4096 300 2640 14280 2.72195 71.502 112.19 186.461 186.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 3.2e-05 512 420 480 476160 35.7862 13.1584 76.6406 412.664 538.492 538.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 0.001024 4096 120 576 15696 3.27174 57.6197 104.864 165.809 165.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 6.4e-05 2048 380 1344 272256 44.179 28.3116 1231.91 837.587 2142.12 2142.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 3.2e-05 1024 110 528 601728 41.7041 26.9192 528.514 837.738 1435.01 1435.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.001024 4096 210 4848 14640 2.7128 347.364 123.484 473.603 473.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 6.4e-05 1024 90 1920 294528 21.0277 13.5121 946.827 418.724 1400.22 1400.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.001024 4096 300 2640 14352 2.72659 186.409 111.555 300.736 300.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 3.2e-05 512 420 480 485376 35.5923 13.2925 197.699 417.596 664.414 664.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 0.001024 4096 120 576 15648 3.2727 36.5779 104.907 144.811 144.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 6.4e-05 2048 380 1344 271872 44.1586 28.3028 775.839 836.772 1685.2 1685.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 3.2e-05 1024 110 528 601344 41.6813 26.9128 330.344 837.668 1236.73 1236.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.001024 4096 210 4848 14592 2.7185 219.312 123.629 345.703 345.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 6.4e-05 1024 90 1920 294144 20.9897 13.4989 589.45 418.487 1042.56 1042.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.001024 4096 300 2640 14304 2.72554 117.311 111.118 231.198 231.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 3.2e-05 512 420 480 479232 35.3779 13.1277 125.96 417.312 592.012 592.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 0.001024 4096 120 576 15552 3.25882 32.1618 104.726 140.199 140.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1640 6.4e-05 2048 380 1344 271872 44.2567 28.3757 625.826 838.583 1537.18 1537.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1750 3.2e-05 1024 110 528 601344 41.76 26.9162 285.428 838.386 1192.62 1192.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.001024 4096 210 4848 14544 2.71578 176.827 123.75 303.336 303.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 6.4e-05 1024 90 1920 293760 21.0669 13.9244 476.941 419.394 931.454 931.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.001024 4096 300 2640 14256 2.71696 94.7548 112.329 209.844 209.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 3.2e-05 512 420 480 460800 36.327 13.0479 98.8572 408.477 556.944 557.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 0.001024 4096 120 576 15552 3.2721 27.1692 104.961 135.454 135.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1640 6.4e-05 2048 380 1344 271872 44.1788 28.469 529.152 837.481 1439.41 1439.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1750 3.2e-05 1024 110 528 600576 41.7527 26.8638 244.905 837.25 1150.9 1151.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.001024 4096 210 4848 14400 2.71155 148.158 123.177 274.091 274.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 6.4e-05 1024 90 1920 293376 21.0757 13.497 403.197 418.78 856.68 856.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.001024 4096 300 2640 14208 2.71565 79.4828 111.176 193.417 193.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 3.2e-05 512 420 480 466944 36.5425 13.1247 85.0932 412.573 547.571 547.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 0.001024 4096 120 576 15680 3.26394 56.2094 104.93 164.455 164.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 6.4e-05 2048 380 1344 272384 44.3448 28.3477 1140.25 838.423 2051.51 2051.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 3.2e-05 1024 110 528 601216 41.9053 26.9496 490.864 838.32 1398.17 1398.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.001024 4096 210 4848 14616 2.71715 320.782 123.431 446.974 447.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 6.4e-05 1024 90 1920 294784 21.0885 13.568 876.953 419.315 1331.05 1331.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.001024 4096 300 2640 14336 2.72275 172.321 112.673 287.763 287.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 3.2e-05 512 420 480 487424 35.9289 13.3714 184.892 418.721 653.153 653.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 0.001024 4096 120 576 15568 3.25709 35.9895 104.635 143.935 143.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 6.4e-05 2048 380 1344 271488 44.2841 28.3094 721.624 837.378 1631.73 1631.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 3.2e-05 1024 110 528 601216 41.7773 26.9206 310.82 838.416 1218.07 1218.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.001024 4096 210 4848 14560 2.7095 203.008 123.442 329.205 329.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 6.4e-05 1024 90 1920 293888 21.0459 13.5134 549.233 418.736 1002.66 1002.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.001024 4096 300 2640 14224 2.71309 108.204 111.898 222.861 222.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 3.2e-05 512 420 480 473088 36.1722 13.1836 117.669 413.901 581.164 581.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 0.001024 4096 120 576 15456 3.25389 30.4154 104.33 138.052 138.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 6.4e-05 2048 380 1344 271488 44.4303 28.5327 592.746 837.525 1503.36 1503.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 3.2e-05 1024 110 528 599424 41.913 26.9251 253.857 837.41 1160.24 1160.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.001024 4096 210 4848 14448 2.7095 165.974 123.099 291.828 291.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 6.4e-05 1024 90 1920 294336 21.0858 13.527 450.711 418.815 904.269 904.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.001024 4096 300 2640 14112 2.70874 88.2325 110.582 201.566 201.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 3.2e-05 512 420 480 473088 37.1804 13.3772 95.9766 418.808 565.584 565.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 0.001024 4096 120 576 15456 3.25926 27.4153 104.544 135.272 135.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1640 6.4e-05 2048 380 1344 270592 44.3974 28.2996 534.057 837.138 1444.03 1444.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 3.2e-05 1024 110 528 600320 41.7255 26.8708 230.795 836.669 1136.19 1136.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.001024 4096 210 4848 14336 2.70336 147.901 122.705 273.354 273.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 6.4e-05 1024 90 1920 293888 21.0052 13.4984 407.41 418.523 860.573 860.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.001024 4096 300 2640 14112 2.7136 78.4835 111.81 193.052 193.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 3.2e-05 512 420 480 458752 35.73 13.0355 84.2063 404.284 537.491 537.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 0.001024 4096 120 576 15680 3.27104 54.1308 104.957 162.413 162.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 6.4e-05 2048 380 1344 272384 44.1813 28.4571 1108.98 838.492 2020.25 2020.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 3.2e-05 1024 110 528 601600 41.7089 26.885 474.667 838.332 1381.73 1381.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.001024 4096 210 4848 14656 2.72224 300.77 122.698 426.237 426.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 6.4e-05 1024 90 1920 294912 21.041 13.7482 840.167 419.293 1294.38 1294.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.001024 4096 300 2640 14336 2.72531 164.155 111.679 278.603 278.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 3.2e-05 512 420 480 483328 36.1098 13.3241 181.975 417.928 649.581 649.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 0.001024 4096 120 576 15616 3.26861 36.2189 104.896 144.44 144.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1640 6.4e-05 2048 380 1344 272384 44.1995 28.288 718.99 838.165 1629.78 1629.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 3.2e-05 1024 110 528 601088 41.7247 26.8828 305.205 838.006 1211.95 1212.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.001024 4096 210 4848 14592 2.72448 191.056 124.821 318.647 318.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 6.4e-05 1024 90 1920 294912 21.0374 13.5555 538.4 419.228 992.356 992.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.001024 4096 300 2640 14208 2.7129 104.126 111.946 218.828 218.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 3.2e-05 512 420 480 475136 36.9276 13.3222 114.259 417.821 582.573 582.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 0.001024 4096 120 576 15552 3.27066 31.2891 104.878 139.49 139.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1640 6.4e-05 2048 380 1344 271872 44.1978 28.3231 601.435 836.866 1510.96 1511.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 3.2e-05 1024 110 528 600576 41.7311 26.8694 257.54 836.519 1162.79 1162.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.001024 4096 210 4848 14400 2.69926 155.042 123.926 281.711 281.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 6.4e-05 1024 90 1920 293376 21.0844 13.9735 439.458 418.473 893.126 893.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.001024 4096 300 2640 14208 2.72205 86.2867 112.194 201.248 201.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 3.2e-05 512 420 480 466944 36.5143 13.1297 94.5606 412.634 557.078 557.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 0.001024 4096 120 576 15360 3.25226 27.4432 104.197 134.946 135.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1640 6.4e-05 2048 380 1344 270336 44.2508 28.2501 528.266 835.676 1436.58 1436.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 3.2e-05 1024 110 528 600064 41.7497 26.8882 226.141 838.093 1133.01 1133.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.001024 4096 210 4848 14336 2.7095 138.207 124.046 265.006 265.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 6.4e-05 1024 90 1920 292864 21.0492 13.4864 386.861 417.891 839.43 839.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.001024 4096 300 2640 14080 2.7095 76.0748 111.741 190.568 190.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 3.2e-05 512 420 480 458752 38.4009 13.3286 81.8898 417.83 551.693 551.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 0.001024 4096 120 576 15624 3.25968 54.9907 104.614 162.915 162.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 6.4e-05 2048 380 1344 271872 44.3999 28.3761 1077.26 837.529 1987.69 1987.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 3.2e-05 1024 110 528 601344 41.875 26.9435 454.705 837.488 1361.14 1361.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.001024 4096 210 4848 14616 2.71632 309.376 123.409 435.545 435.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 6.4e-05 1024 90 1920 294336 21.1051 13.5319 815.32 418.913 1269 1269.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.001024 4096 300 2640 14328 2.72358 166.769 111.559 281.095 281.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 3.2e-05 512 420 480 479232 35.8132 13.2096 174.27 414.29 637.822 638.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 0.001024 4096 120 576 15552 3.25997 39.0798 104.642 147.035 147.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1640 6.4e-05 2048 380 1344 271872 44.2679 28.3977 750.474 837.846 1661.12 1661.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 3.2e-05 1024 110 528 601344 41.7799 26.9199 319.271 837.744 1225.84 1225.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.001024 4096 210 4848 14544 2.71366 213.241 123.443 339.44 339.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 6.4e-05 1024 90 1920 293760 21.0625 14.3217 569.05 419.014 1023.58 1023.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.001024 4096 300 2640 14256 2.72179 114.305 112.253 229.326 229.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 3.2e-05 512 420 480 460800 36.3284 13.0479 116.687 408.165 574.467 574.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 740 0.001024 4096 120 576 15336 3.24493 32.7381 103.837 139.873 139.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 6.4e-05 2048 380 1344 269568 44.5232 28.3676 630.61 834.745 1538.37 1538.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 3.2e-05 1024 110 528 599616 41.9293 26.9395 269.845 836.683 1175.53 1175.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.001024 4096 210 4848 14472 2.71763 180.159 123.367 306.289 306.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 6.4e-05 1024 90 1920 292032 21.1321 14.364 480.16 417.412 933.196 933.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.001024 4096 300 2640 14040 2.70966 95.393 110.338 208.484 208.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 3.2e-05 512 420 480 470016 35.5848 13.0658 100.896 408.117 557.9 558.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 0.001024 4096 120 576 15264 3.24019 31.8164 103.869 138.979 139.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1640 6.4e-05 2048 380 1344 269568 44.2828 28.2458 632.752 835.218 1540.63 1540.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 3.2e-05 1024 110 528 601344 41.6831 26.8813 270.862 837.945 1177.5 1177.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.001024 4096 210 4848 14400 2.7136 181.243 117.43 301.43 301.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 6.4e-05 1024 90 1920 292608 21.0092 13.4884 480.972 417.649 933.245 933.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.001024 4096 300 2640 14112 2.71859 96.5154 112.089 211.366 211.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 3.2e-05 512 420 480 442368 35.5547 12.8101 95.0111 395.88 539.495 539.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 0.001024 4096 120 576 15600 3.2624 54.5657 104.538 162.419 162.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 6.4e-05 2048 380 1344 272000 44.2868 28.3499 1069.09 837.964 1979.82 1979.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 3.2e-05 1024 110 528 601600 41.7367 26.9517 449.727 837.965 1356.51 1356.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.001024 4096 210 4848 14640 2.72541 306.903 124.729 434.401 434.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 6.4e-05 1024 90 1920 294400 21.0719 13.9006 802.324 419.017 1256.44 1256.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.001024 4096 300 2640 14320 2.72794 163.831 113.752 280.355 280.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 3.2e-05 512 420 480 481280 36.4983 13.3679 172.589 419.013 641.708 641.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 0.001024 4096 120 576 15520 3.26198 38.742 104.629 146.686 146.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 6.4e-05 2048 380 1344 271360 44.328 28.3733 765.145 838.882 1676.87 1676.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 3.2e-05 1024 110 528 601600 41.6588 26.8842 324.98 838.687 1232.34 1232.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.001024 4096 210 4848 14560 2.72544 218.169 124.975 345.915 345.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 6.4e-05 1024 90 1920 294400 21.0566 13.4948 580.466 419.746 1034.9 1035.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.001024 4096 300 2640 14240 2.72224 116.371 112.354 231.49 231.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 3.2e-05 512 420 480 471040 36.0771 13.1314 120.909 412.561 582.92 583.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 0.001024 4096 120 576 15360 3.24614 33.4541 104.214 140.966 141.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 6.4e-05 2048 380 1344 270720 44.1854 28.3004 629.509 835.773 1537.9 1538.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 3.2e-05 1024 110 528 600960 41.7569 26.9107 268.63 837.95 1175.37 1175.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.001024 4096 210 4848 14400 2.71424 178.558 124.324 305.639 305.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 6.4e-05 1024 90 1920 291840 21.0862 13.547 476.092 417.936 928.789 928.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.001024 4096 300 2640 14160 2.72227 95.3085 113.316 211.392 211.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 3.2e-05 512 420 480 460800 37.147 13.1422 99.0323 412.723 562.278 562.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 0.001024 4096 120 576 15360 3.26122 30.8716 104.616 138.803 138.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1640 6.4e-05 2048 380 1344 268800 44.1009 28.1146 584.861 832.339 1489.55 1489.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 3.2e-05 1024 110 528 601600 41.6991 26.8959 251.689 838.765 1159.18 1159.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.001024 4096 210 4848 14400 2.72963 166.281 123.79 292.845 292.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 6.4e-05 1024 90 1920 291840 20.9214 13.42 445.178 416.269 895.921 896.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.001024 4096 300 2640 14080 2.7255 88.9631 111.883 203.617 203.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 3.2e-05 512 420 480 450560 38.126 13.1318 90.4381 413.14 555.073 555.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 0.001024 4096 120 600 15552 3.26928 48.2286 104.872 156.423 156.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1640 6.4e-05 2048 380 1350 272640 44.1124 28.3127 970.407 837.861 1880.83 1880.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1750 3.2e-05 1024 110 500 601088 41.7002 26.8874 403.092 838.204 1310.01 1310.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.001024 4096 210 4850 14656 2.72211 271.226 124.823 398.817 398.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 6.4e-05 1024 90 1950 294400 21.0398 13.5264 721.592 431.753 1188.05 1188.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.001024 4096 300 2650 14336 2.72554 145.933 112.239 260.946 261.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 3.2e-05 512 420 450 483328 36.0626 13.3267 147.706 425.402 622.735 622.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 0.001024 4096 120 600 15488 3.26451 32.2826 104.787 140.385 140.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1640 6.4e-05 2048 380 1350 272384 44.1854 28.3976 617.544 838.591 1528.85 1528.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1750 3.2e-05 1024 110 500 600576 42.068 26.8827 586.728 838.482 1494.29 1494.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.001024 4096 210 4850 14592 2.7136 171.951 123.565 298.273 298.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 6.4e-05 1024 90 1950 294400 21.08 13.4963 466.163 419.442 920.308 920.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.001024 4096 300 2650 14272 2.71395 92.1503 111.724 206.631 206.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1520 3.2e-05 512 420 450 483328 36.1088 13.3248 95.7347 418.055 563.465 563.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 740 0.001024 4096 120 600 15456 3.26435 79.4849 104.782 187.585 187.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1640 6.4e-05 2048 380 1350 271872 44.2362 28.3812 1358.58 837.248 2268.58 2268.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1750 3.2e-05 1024 110 500 600576 42.0032 26.8845 623.401 851.6 1544.03 1544.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.001024 4096 210 4850 14592 2.74522 142.58 124.109 269.481 269.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 6.4e-05 1024 90 1950 293376 21.0524 13.4969 382.607 439.684 861.891 862.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1040 0.001024 4096 300 2650 14208 2.7417 76.0223 112.002 190.808 190.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1520 3.2e-05 512 420 450 466944 36.522 13.1234 89.9157 421.858 561.665 561.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 0.001024 4096 120 600 15520 3.26608 45.4799 104.842 153.643 153.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1640 6.4e-05 2048 380 1350 272640 44.3168 28.3826 896.823 838.593 1808.25 1808.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 3.2e-05 1024 110 500 601280 41.9057 26.9552 365.508 839.035 1273.54 1273.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.001024 4096 210 4850 14640 2.71718 252.428 122.799 377.988 378.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 6.4e-05 1024 90 1950 294400 21.1455 13.5537 682.485 419.43 1136.74 1136.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.001024 4096 300 2650 14320 2.72794 135.762 112.568 251.102 251.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 3.2e-05 512 420 450 481280 36.5449 13.3848 137.915 419.526 607.607 607.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 0.001024 4096 120 600 15440 3.26109 29.9893 104.602 137.907 137.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1640 6.4e-05 2048 380 1350 272640 44.1894 28.4096 576.781 838.575 1488.08 1488.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1750 3.2e-05 1024 110 500 600960 41.7413 27.1345 245.397 838.484 1152.89 1153.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.001024 4096 210 4850 14560 2.7136 161.589 126.259 290.603 290.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 6.4e-05 1024 90 1950 294400 21.0771 14.0852 437.098 419.327 891.715 891.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.001024 4096 300 2650 14240 2.70941 86.3657 112.765 201.882 201.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 3.2e-05 512 420 450 481280 36.4945 13.3753 89.2518 419.385 558.748 558.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 0.001024 4096 120 600 15360 3.24813 24.9669 104.385 132.651 132.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1640 6.4e-05 2048 380 1350 271680 44.42 28.4408 480.728 837.833 1391.55 1391.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1750 3.2e-05 1024 110 500 600000 41.9034 26.935 207.577 837.587 1114.13 1114.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.001024 4096 210 4850 14520 2.71139 134.828 123.708 261.289 261.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 6.4e-05 1024 90 1950 293760 21.1284 13.5209 365.73 418.973 819.483 819.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.001024 4096 300 2650 14160 2.70557 72.0367 112.378 187.165 187.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 3.2e-05 512 420 450 460800 37.191 13.1568 71.9501 412.486 535.017 535.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 0.001024 4096 120 600 15360 3.25968 21.808 104.604 129.727 129.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1640 6.4e-05 2048 380 1350 272640 44.151 28.4262 414.743 838.796 1326.25 1326.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1750 3.2e-05 1024 110 500 600320 42.0631 26.9003 514.524 838.519 1422.14 1422.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.001024 4096 210 4850 14400 2.70746 114.962 123.894 241.607 241.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 6.4e-05 1024 90 1950 294400 21.0529 13.5891 314.461 419.441 768.675 768.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.001024 4096 300 2650 14080 2.70339 61.5481 112.283 176.577 176.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1520 3.2e-05 512 420 450 471040 36.0831 13.128 63.3568 412.514 525.325 525.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 0.001024 4096 120 600 15504 3.26438 58.8128 104.697 166.827 166.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1640 6.4e-05 2048 380 1350 272256 44.1884 28.5716 1227.45 837.676 2138.02 2138.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 3.2e-05 1024 110 500 600960 41.7591 27.2283 503.691 837.923 1410.73 1410.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.001024 4096 210 4850 14640 2.7177 342.489 124.571 469.824 469.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 6.4e-05 1024 90 1950 294144 21.0419 13.5109 940.564 418.935 1394.18 1394.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.001024 4096 300 2650 14304 2.7177 184.175 114.219 301.155 301.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 3.2e-05 512 420 450 479232 36.1125 13.2957 184.731 416.343 650.719 650.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 0.001024 4096 120 600 15456 3.26323 37.5356 104.784 145.636 145.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1640 6.4e-05 2048 380 1350 271872 44.1516 28.2715 763.216 837.352 1673.13 1673.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 3.2e-05 1024 110 500 600576 41.7121 26.878 311.218 838.248 1218.19 1218.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.001024 4096 210 4850 14592 2.71859 213.851 123.649 340.263 340.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 6.4e-05 1024 90 1950 293376 21.0556 13.4943 579.391 418.774 1032.85 1032.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.001024 4096 300 2650 14208 2.7136 114.408 111.471 228.635 228.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 3.2e-05 512 420 450 466944 36.4836 14.1871 115.257 412.521 578.684 578.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 0.001024 4096 120 600 15408 3.26042 31.2197 104.768 139.302 139.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1640 6.4e-05 2048 380 1350 271872 44.271 28.4056 622.307 838.401 1533.51 1533.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1750 3.2e-05 1024 110 500 600192 41.7959 26.9194 271.789 838.2 1178.83 1178.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.001024 4096 210 4850 14544 2.72301 174.234 123.662 300.662 300.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 6.4e-05 1024 90 1950 293760 21.0706 13.6078 473.319 419.299 927.427 927.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.001024 4096 300 2650 14112 2.69936 92.289 112.324 207.356 207.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 3.2e-05 512 420 450 460800 36.3006 13.0453 93.1508 408.375 551.113 551.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 0.001024 4096 120 600 15360 3.26464 27.9204 104.699 135.937 135.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1640 6.4e-05 2048 380 1350 271872 44.2016 28.4691 530.06 836.89 1439.75 1439.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1750 3.2e-05 1024 110 500 599040 41.8184 26.8659 234.909 836.571 1140.3 1140.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.001024 4096 210 4850 14400 2.70736 146.676 123.945 273.371 273.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 6.4e-05 1024 90 1950 293376 21.071 13.5091 403.21 418.494 856.416 856.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.001024 4096 300 2650 14016 2.70336 77.9808 105.765 186.492 186.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 3.2e-05 512 420 450 466944 36.5343 13.1289 80.9843 412.291 543.178 543.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 0.001024 4096 120 600 15512 3.26291 56.3506 104.79 164.467 164.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1640 6.4e-05 2048 380 1350 272384 44.325 28.3382 1128.84 837.685 2039.31 2039.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 3.2e-05 1024 110 500 600768 41.8876 26.9571 467.133 837.606 1373.71 1373.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.001024 4096 210 4850 14616 2.71344 311.743 123.358 437.857 437.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 6.4e-05 1024 90 1950 294336 21.1129 13.5245 869.044 418.911 1322.73 1322.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.001024 4096 300 2650 14336 2.72733 168.108 112.33 283.209 283.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 3.2e-05 512 420 450 480256 36.5424 13.3741 171.296 418.334 639.784 639.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 0.001024 4096 120 600 15456 3.26096 37.0161 104.865 145.193 145.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1640 6.4e-05 2048 380 1350 271488 44.2953 28.3269 716.853 837.283 1626.89 1627.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 3.2e-05 1024 110 500 600320 41.851 26.9499 295.586 838.323 1202.84 1202.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.001024 4096 210 4850 14560 2.7143 200.232 123.445 326.436 326.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 6.4e-05 1024 90 1950 293888 21.0295 13.8612 546.849 419 1000.87 1000.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.001024 4096 300 2650 14224 2.71363 106.943 111.631 221.332 221.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 3.2e-05 512 420 450 473088 36.1763 13.1809 111.842 413.858 575.295 575.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 0.001024 4096 120 600 15288 3.25085 31.0564 104.262 138.621 138.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1640 6.4e-05 2048 380 1350 271488 44.444 28.4119 587.2 837.495 1497.68 1497.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 3.2e-05 1024 110 500 599424 41.9063 26.9271 241.704 837.386 1148.05 1148.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.001024 4096 210 4850 14448 2.70915 162.813 123.096 288.658 288.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 6.4e-05 1024 90 1950 292992 21.1578 13.527 445.224 418.764 898.803 898.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.001024 4096 300 2650 14112 2.70758 86.8557 112.377 201.982 202.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 3.2e-05 512 420 450 473088 37.1936 13.3788 90.7778 418.707 560.29 560.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 0.001024 4096 120 600 15232 3.25222 26.1573 104.26 133.72 133.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1640 6.4e-05 2048 380 1350 270592 44.4113 28.2808 527.368 837.662 1437.85 1437.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 3.2e-05 1024 110 500 598528 41.8103 26.887 217.583 837.221 1123.63 1123.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.001024 4096 210 4850 14336 2.7095 145.396 122.794 270.942 271.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 6.4e-05 1024 90 1950 293888 21.0151 13.4984 402.123 418.844 855.614 855.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.001024 4096 300 2650 14112 2.712 78.8685 111.63 193.252 193.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 3.2e-05 512 420 450 458752 35.7561 13.0296 79.3391 404.309 532.672 532.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 0.001024 4096 120 600 15488 3.26454 54.5327 104.717 162.567 162.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1640 6.4e-05 2048 380 1350 272384 44.2096 28.4241 1117.81 838.083 2028.67 2028.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 3.2e-05 1024 110 500 600576 41.7615 26.9559 455.671 837.978 1362.5 1362.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.001024 4096 210 4850 14592 2.72384 300.2 123.364 426.33 426.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 6.4e-05 1024 90 1950 294400 21.0668 13.701 847.969 419.188 1302.06 1302.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.001024 4096 300 2650 14272 2.72128 164.082 112.085 278.934 278.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 3.2e-05 512 420 450 483328 36.1104 13.322 174.639 417.719 642.03 642.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 0.001024 4096 120 600 15360 3.25274 37.8657 104.353 145.524 145.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1640 6.4e-05 2048 380 1350 272384 44.2032 28.412 726.225 838.153 1637.12 1637.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 3.2e-05 1024 110 500 600064 41.7916 26.8824 295.168 837.925 1201.9 1202.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.001024 4096 210 4850 14464 2.70643 195.658 123.029 321.438 321.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 6.4e-05 1024 90 1950 293888 21.0835 13.4963 543.348 419.091 997.146 997.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.001024 4096 300 2650 14208 2.71574 106.265 111.666 220.69 220.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 3.2e-05 512 420 450 475136 36.9081 13.3267 110.782 417.691 578.947 579.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 0.001024 4096 120 600 15360 3.26374 33.3595 104.796 141.474 141.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1640 6.4e-05 2048 380 1350 271872 44.1906 28.3068 615.333 837.685 1525.65 1525.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 3.2e-05 1024 110 500 599040 41.7998 26.8717 251.78 837.427 1158.02 1158.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.001024 4096 210 4850 14400 2.70746 159.613 122.042 284.407 284.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 6.4e-05 1024 90 1950 293376 21.0742 13.4995 456.556 418.968 910.23 910.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.001024 4096 300 2650 14016 2.70336 87.1939 110.97 200.912 200.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 3.2e-05 512 420 450 466944 36.5294 13.129 92.7731 412.68 555.353 555.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 0.001024 4096 120 600 15104 3.2423 28.9789 103.638 135.913 135.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1640 6.4e-05 2048 380 1350 270336 44.2583 28.3228 542.789 835.487 1450.99 1451.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 3.2e-05 1024 110 500 600064 41.76 26.8902 223.432 837.793 1130.01 1130.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.001024 4096 210 4850 14336 2.70893 135.044 122.976 260.772 260.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 6.4e-05 1024 90 1950 292864 21.0561 13.4878 399.287 417.784 851.748 851.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.001024 4096 300 2650 14080 2.71974 75.6717 111.532 189.967 190.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 3.2e-05 512 420 450 458752 38.3968 13.3285 80.7871 417.657 550.413 550.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 0.001024 4096 120 600 15480 3.26042 59.0889 104.676 167.081 167.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1640 6.4e-05 2048 380 1350 272448 44.3193 28.4292 1141.35 837.465 2051.7 2051.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 3.2e-05 1024 110 500 600192 41.9209 26.9414 462.432 837.465 1368.89 1369.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.001024 4096 210 4850 14616 2.7136 321.545 123.421 447.724 447.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 6.4e-05 1024 90 1950 294336 21.1004 13.5256 862.377 418.761 1315.89 1316.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.001024 4096 300 2650 14256 2.72589 172.25 111.966 286.984 287.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 3.2e-05 512 420 450 470016 36.6962 13.2092 171.703 414.151 636.005 636.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 0.001024 4096 120 600 15408 3.26397 40.6052 104.7 148.624 148.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1640 6.4e-05 2048 380 1350 271872 44.2555 28.3509 811.448 837.817 1722 1722.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 3.2e-05 1024 110 500 600192 41.8328 26.9108 329.313 837.609 1235.8 1235.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.001024 4096 210 4850 14544 2.71584 229.387 124.606 356.751 356.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 6.4e-05 1024 90 1950 293760 21.0882 13.5537 614.311 419.024 1068.11 1068.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.001024 4096 300 2650 14112 2.70528 121.202 112.256 236.206 236.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 3.2e-05 512 420 450 460800 36.3037 13.0478 119.897 408.142 577.629 577.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 0.001024 4096 120 600 15336 3.26451 35.4112 104.714 143.442 143.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1640 6.4e-05 2048 380 1350 271296 44.3019 28.3735 667.47 835.423 1575.7 1575.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 3.2e-05 1024 110 500 599616 41.9454 26.935 271.986 837.035 1178.03 1178.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.001024 4096 210 4850 14472 2.71776 187.965 123.578 314.305 314.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 6.4e-05 1024 90 1950 292032 21.1496 13.5082 505.257 417.615 957.657 957.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.001024 4096 300 2650 14040 2.70234 99.0819 112.032 213.858 213.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 3.2e-05 512 420 450 442368 38.1239 13.0569 96.0257 408.54 555.984 556.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 0.001024 4096 120 600 15264 3.26272 33.5729 104.788 141.679 141.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1640 6.4e-05 2048 380 1350 269568 44.2932 28.3727 630.806 835.727 1539.33 1539.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 3.2e-05 1024 110 500 599040 41.7679 26.8794 258.765 838.437 1165.98 1166.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.001024 4096 210 4850 14400 2.71453 177.649 123.6 304.008 304.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 6.4e-05 1024 90 1950 292608 21.0134 13.4858 480.414 417.95 932.994 933.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.001024 4096 300 2650 13824 2.68317 93.7757 110.407 206.908 206.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 3.2e-05 512 420 450 442368 35.571 12.8116 90.9957 396.16 535.782 535.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 0.001024 4096 120 600 15120 3.24707 31.9242 104.292 139.517 139.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1640 6.4e-05 2048 380 1350 270720 44.3602 28.4303 579.159 835.101 1487.18 1487.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 3.2e-05 1024 110 500 596160 41.941 26.8873 236.084 834.592 1139.63 1139.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.001024 4096 210 4850 14040 2.68765 158.405 121.742 282.88 282.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 6.4e-05 1024 90 1950 290880 21.18 13.5393 438.37 417.59 890.808 890.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.001024 4096 300 2650 13680 2.67405 84.8282 111.407 198.952 199.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 3.2e-05 512 420 450 414720 39.5996 13.0443 78.7765 401.953 533.614 533.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 0.001024 4096 120 600 15440 3.25904 57.2209 104.628 165.161 165.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1640 6.4e-05 2048 380 1350 272640 44.2001 28.3443 1110.15 838.7 2021.52 2021.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 3.2e-05 1024 110 500 600960 41.7859 26.921 451.481 838.753 1359.07 1359.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.001024 4096 210 4850 14560 2.71069 309.788 123.357 435.899 435.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 6.4e-05 1024 90 1950 294400 21.0815 13.5792 844.622 419.524 1298.94 1299.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.001024 4096 300 2650 14240 2.71418 167.036 112.085 281.879 281.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 3.2e-05 512 420 450 481280 36.5098 13.3691 172.512 419.621 642.247 642.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 0.001024 4096 120 600 15360 3.26042 40.4374 104.601 148.351 148.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1640 6.4e-05 2048 380 1350 272640 44.1463 28.3136 764.233 838.787 1675.61 1675.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 3.2e-05 1024 110 500 600320 41.7127 26.8902 310.091 838.777 1217.6 1217.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.001024 4096 210 4850 14400 2.70758 212.104 123.018 337.872 337.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 6.4e-05 1024 90 1950 294400 21.0591 13.5304 579.252 419.506 1033.48 1033.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.001024 4096 300 2650 14080 2.70381 113.529 111.226 227.502 227.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 3.2e-05 512 420 450 471040 36.0768 13.1318 115.612 412.514 577.574 577.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 0.001024 4096 120 600 15120 3.23584 35.2522 103.762 142.3 142.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1640 6.4e-05 2048 380 1350 270720 44.2182 28.3443 644.725 835.753 1553.17 1553.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 3.2e-05 1024 110 500 599040 41.861 26.9103 262.177 837.995 1169.07 1169.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.001024 4096 210 4850 14400 2.7136 181.801 123.486 308.044 308.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 6.4e-05 1024 90 1950 291840 21.0772 13.7181 486.924 417.977 939.822 939.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.001024 4096 300 2650 13920 2.6943 95.7415 111.611 210.092 210.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 3.2e-05 512 420 450 460800 37.1569 13.1514 96.7833 412.714 560.045 560.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 0.001024 4096 120 600 15040 3.23859 32.9975 103.657 139.944 140.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1640 6.4e-05 2048 380 1350 268800 44.1132 28.1678 591.464 831.657 1495.53 1495.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 3.2e-05 1024 110 500 599040 41.8529 26.8886 242.898 838 1149.78 1149.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.001024 4096 210 4850 14080 2.68464 163.127 121.97 287.826 287.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 6.4e-05 1024 90 1950 291840 20.9094 13.4255 449.379 415.866 899.71 899.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.001024 4096 300 2650 13760 2.67757 87.4072 109.834 199.962 200.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 3.2e-05 512 420 450 450560 38.1371 13.1319 87.4719 412.273 551.258 551.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 0.001024 4096 120 600 14800 3.20717 31.35 102.898 137.507 137.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1640 6.4e-05 2048 380 1350 268800 44.3474 28.323 569.141 834.399 1476.34 1476.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1750 3.2e-05 1024 110 500 598400 41.9031 26.9087 232.347 838.125 1139.41 1139.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.001024 4096 210 4850 14000 2.68083 156.103 121.999 280.826 280.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 6.4e-05 1024 90 1950 291200 21.0656 13.9121 430.364 417.233 882.703 882.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.001024 4096 300 2650 13600 2.67133 83.4641 109.623 195.802 195.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 3.2e-05 512 420 450 460800 37.17 13.1447 85.8539 412.721 549.137 549.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 0.001024 4096 120 600 15552 3.27078 45.8472 104.957 154.128 154.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 6.4e-05 2048 380 1380 271104 44.4625 28.3041 899.916 838.599 1811.42 1811.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1750 3.2e-05 1024 110 540 602880 41.6639 26.8909 401.263 848.187 1318.14 1318.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.001024 4096 210 4860 14656 2.71942 250.443 123.42 376.628 376.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 6.4e-05 1024 90 1920 294144 21.0716 13.6212 668.97 419.394 1123.19 1123.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.001024 4096 300 2640 14368 2.73203 134.185 111.889 248.85 248.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 3.2e-05 512 420 480 487424 35.7441 13.3268 140.996 417.969 608.285 608.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 0.001024 4096 120 600 15488 3.26368 30.0143 104.712 138.045 138.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1640 6.4e-05 2048 380 1380 270848 44.4378 28.289 592.672 838.046 1503.58 1503.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1750 3.2e-05 1024 110 540 602624 41.9349 26.8882 587.872 837.979 1494.81 1494.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.001024 4096 210 4860 14592 2.71005 163.882 122.553 289.19 289.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 6.4e-05 1024 90 1920 293888 21.0777 13.501 438.412 419.165 892.293 892.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.001024 4096 300 2640 14336 2.72128 87.4716 111.194 201.433 201.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1520 3.2e-05 512 420 480 483328 36.0964 13.3243 92.4125 417.794 559.873 560.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 740 0.001024 4096 120 600 15456 3.26048 69.0049 104.7 177.017 177.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1640 6.4e-05 2048 380 1380 270336 44.4128 28.3713 481.489 836.567 1390.97 1391.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1750 3.2e-05 1024 110 540 602112 41.9591 26.8892 577.428 837.557 1483.97 1484.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.001024 4096 210 4860 14592 2.71629 132.575 123.663 258.999 259.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 6.4e-05 1024 90 1920 293376 21.0509 13.845 357.49 418.442 810.963 811.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1040 0.001024 4096 300 2640 14304 2.72218 70.7996 111.269 184.851 184.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1520 3.2e-05 512 420 480 479232 35.3826 13.1256 76.1263 412.245 537.122 537.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 740 0.001024 4096 120 600 15360 3.25485 68.5588 104.428 176.297 176.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1640 6.4e-05 2048 380 1380 270336 44.6755 28.3674 1233.49 838.587 2145.26 2145.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1750 3.2e-05 1024 110 540 602112 42.1093 26.8841 689.428 838.419 1596.98 1597.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.001024 4096 210 4860 14464 2.73302 114.819 124.879 242.475 242.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 6.4e-05 1024 90 1920 293888 21.1044 13.5088 308.719 434.636 778.103 778.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1040 0.001024 4096 300 2640 14208 2.73203 60.8645 111.119 174.759 174.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1520 3.2e-05 512 420 480 475136 36.955 13.3263 76.0737 418.022 544.617 544.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 0.001024 4096 120 600 15520 3.26112 59.1948 104.753 167.262 167.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 6.4e-05 2048 380 1380 271040 44.5677 28.3585 1243.14 838.032 2154.23 2154.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 3.2e-05 1024 110 540 602880 41.8016 26.9521 546.059 838.292 1453.23 1453.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.001024 4096 210 4860 14640 2.71453 342.366 123.541 468.667 468.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 6.4e-05 1024 90 1920 294080 21.1597 13.527 935.88 419.034 1389.73 1389.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.001024 4096 300 2640 14360 2.72794 184.355 111.632 298.758 298.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 3.2e-05 512 420 480 486400 36.0748 13.3889 191.902 419.052 660.657 660.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 0.001024 4096 120 600 15440 3.25638 37.3696 104.61 145.289 145.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 6.4e-05 2048 380 1380 270720 44.4784 28.3571 771.787 838.776 1683.54 1683.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1750 3.2e-05 1024 110 540 602240 41.7141 26.9292 349.866 838.443 1257.08 1257.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.001024 4096 210 4860 14560 2.71437 214.042 122.567 339.367 339.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 6.4e-05 1024 90 1920 293760 21.0864 13.527 576.666 419.38 1030.79 1030.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.001024 4096 300 2640 14320 2.72179 114.357 111.291 228.414 228.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 3.2e-05 512 420 480 481280 36.4788 13.3725 121.705 419.38 591.175 591.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 0.001024 4096 120 600 15360 3.24774 31.24 104.41 138.949 139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 6.4e-05 2048 380 1380 270720 44.5753 28.3914 632.036 838.035 1543.17 1543.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1750 3.2e-05 1024 110 540 601920 41.8606 26.9278 287.314 837.869 1194.1 1194.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.001024 4096 210 4860 14520 2.71309 173.861 123.662 300.281 300.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 6.4e-05 1024 90 1920 293760 21.1329 13.528 471.428 419.142 925.359 925.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.001024 4096 300 2640 14280 2.71747 93.7761 111.453 207.992 208.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 3.2e-05 512 420 480 476160 35.7727 13.1552 98.8987 412.594 560.656 560.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 0.001024 4096 120 600 15360 3.25427 27.8443 104.599 135.75 135.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 6.4e-05 2048 380 1380 270080 44.5292 28.4058 532.722 838.757 1444.55 1444.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1750 3.2e-05 1024 110 540 601600 41.6605 26.8902 249.108 838.445 1156.23 1156.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.001024 4096 210 4860 14400 2.69955 146.271 122.956 271.972 272.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 6.4e-05 1024 90 1920 293120 21.0575 13.4962 399.289 419.421 853.394 853.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.001024 4096 300 2640 14240 2.72589 78.6439 112.334 193.748 193.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 3.2e-05 512 420 480 471040 36.0837 13.1256 83.8807 412.493 545.824 546.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 0.001024 4096 120 600 15504 3.26336 56.617 104.703 164.637 164.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 6.4e-05 2048 380 1380 270720 44.4844 28.4406 1138.78 837.473 2049.31 2049.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 3.2e-05 1024 110 540 602496 41.7137 26.9881 502.611 837.967 1409.41 1409.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.001024 4096 210 4860 14640 2.71402 313.148 123.567 439.476 439.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 6.4e-05 1024 90 1920 294144 21.051 13.5104 862.853 418.81 1316.36 1316.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.001024 4096 300 2640 14352 2.72384 168.358 111.58 282.706 282.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 3.2e-05 512 420 480 485376 35.5981 13.29 175.646 416.261 641.034 641.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 0.001024 4096 120 600 15456 3.26128 35.8947 104.699 143.91 143.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 6.4e-05 2048 380 1380 270336 44.4109 28.3025 715.335 836.639 1624.82 1624.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 3.2e-05 1024 110 540 602112 41.6935 26.9005 315.162 837.546 1221.44 1221.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.001024 4096 210 4860 14592 2.7143 198.226 123.5 324.486 324.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 6.4e-05 1024 90 1920 293376 21.0486 13.5011 537.861 418.372 990.914 991.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.001024 4096 300 2640 14304 2.72243 105.652 111.097 219.516 219.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 3.2e-05 512 420 480 479232 35.3626 13.1304 115.319 412.177 576.23 576.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 0.001024 4096 120 600 15408 3.26096 29.7426 104.794 137.856 137.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1640 6.4e-05 2048 380 1380 270720 44.45 28.3306 589.536 838.583 1501.03 1501.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 3.2e-05 1024 110 540 601344 41.7378 26.9135 256.559 838.4 1163.74 1163.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.001024 4096 210 4860 14544 2.71578 162.771 123.655 289.188 289.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 6.4e-05 1024 90 1920 293760 21.0877 13.5386 440.819 419.597 895.17 895.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.001024 4096 300 2640 14256 2.72384 87.3042 112.324 202.395 202.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 3.2e-05 512 420 480 460800 36.3016 13.0483 89.9527 408.543 548.081 548.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 0.001024 4096 120 600 15360 3.26138 26.0528 104.802 134.171 134.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1640 6.4e-05 2048 380 1380 270336 44.4849 28.3382 531.392 837.707 1442.05 1442.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1750 3.2e-05 1024 110 540 600576 41.7574 26.8657 243.126 837.449 1149.33 1149.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.001024 4096 210 4860 14400 2.70893 146.172 123.244 272.169 272.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 6.4e-05 1024 90 1920 293376 21.0759 13.4981 395.905 418.899 849.506 849.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.001024 4096 300 2640 14208 2.71968 77.9635 111.204 191.93 191.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 3.2e-05 512 420 480 466944 36.5124 13.1321 81.4661 412.639 543.992 544.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 0.001024 4096 120 600 15120 3.23571 24.6937 103.766 131.747 131.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 6.4e-05 2048 380 1380 268800 44.5464 28.3013 457.263 835.762 1366.01 1366.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1750 3.2e-05 1024 110 540 600960 41.7489 26.9087 213.419 837.938 1120.14 1120.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.001024 4096 210 4860 14400 2.70806 123.445 123.333 249.53 249.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 6.4e-05 1024 90 1920 291840 21.081 13.5608 342.164 418.109 795.045 795.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.001024 4096 300 2640 14160 2.72538 66.8426 112.099 181.711 181.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 3.2e-05 512 420 480 460800 37.1593 13.1412 70.6154 412.667 533.823 534.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 0.001024 4096 120 600 15512 3.26246 52.2662 104.78 160.362 160.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 6.4e-05 2048 380 1380 271040 44.5787 28.332 1091.17 837.632 2001.85 2001.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 3.2e-05 1024 110 540 602560 41.8171 26.9498 477.328 837.665 1383.89 1384.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.001024 4096 210 4860 14616 2.71565 300.469 123.395 426.623 426.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 6.4e-05 1024 90 1920 293888 21.1441 13.9674 815.556 418.978 1269.78 1269.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.001024 4096 300 2640 14336 2.72566 161.552 111.52 275.844 275.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 3.2e-05 512 420 480 487424 35.9032 13.375 172.94 418.392 640.85 641.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 0.001024 4096 120 600 15456 3.26102 35.7027 104.878 143.894 143.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1640 6.4e-05 2048 380 1380 270592 44.4426 28.3794 692.382 837.406 1602.75 1602.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 3.2e-05 1024 110 540 602112 41.7751 26.9212 303.024 838.429 1210.28 1210.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.001024 4096 210 4860 14560 2.71424 191.562 123.556 317.877 317.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 6.4e-05 1024 90 1920 292992 21.0742 13.5356 515.985 418.8 969.532 969.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.001024 4096 300 2640 14224 2.70749 102.569 110.85 216.171 216.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 3.2e-05 512 420 480 473088 36.1861 13.187 107.827 413.992 571.429 571.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 0.001024 4096 120 600 15288 3.25149 29.9459 104.185 137.437 137.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1640 6.4e-05 2048 380 1380 270144 44.7009 28.4017 582.507 836.84 1492.58 1492.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 3.2e-05 1024 110 540 600768 41.8651 26.9376 256.979 836.543 1162.46 1162.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.001024 4096 210 4860 14448 2.71142 159.308 123.067 285.129 285.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 6.4e-05 1024 90 1920 292992 21.1595 13.5671 432.924 418.455 886.235 886.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.001024 4096 300 2640 14112 2.7081 84.9052 110.466 198.122 198.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 3.2e-05 512 420 480 473088 37.1679 13.3755 91.3451 419.582 561.71 561.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 0.001024 4096 120 600 15232 3.24938 25.2003 104.18 132.683 132.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1640 6.4e-05 2048 380 1380 270592 44.4055 28.2915 511.654 836.993 1421.48 1421.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 3.2e-05 1024 110 540 600320 41.7244 26.8725 224.498 836.621 1129.85 1129.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.001024 4096 210 4860 14336 2.70307 136.348 122.769 261.863 261.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 6.4e-05 1024 90 1920 292096 21.0922 13.4984 378.617 418.544 831.877 831.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.001024 4096 300 2640 14112 2.71155 72.5217 111.811 187.088 187.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 3.2e-05 512 420 480 458752 35.7399 18.8232 77.5353 404.021 536.363 536.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 0.001024 4096 120 600 15120 3.24301 22.2705 103.959 129.527 129.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1640 6.4e-05 2048 380 1380 268800 44.7465 28.3306 451.676 836.549 1361.43 1361.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 3.2e-05 1024 110 540 600320 41.8028 26.8984 200.668 836.095 1105.59 1105.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.001024 4096 210 4860 14280 2.70611 120.726 122.73 246.205 246.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 6.4e-05 1024 90 1920 291200 21.2013 13.543 334.726 418.32 787.919 788.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.001024 4096 300 2640 14000 2.70566 65.3133 110.497 178.559 178.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 3.2e-05 512 420 480 465920 36.0562 13.0735 70.2495 409.156 528.769 528.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 0.001024 4096 120 600 15488 3.26246 52.3981 104.699 160.414 160.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1640 6.4e-05 2048 380 1380 270848 44.4147 28.3605 1036 837.957 1946.86 1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 3.2e-05 1024 110 540 602624 41.6814 26.88 454.786 837.958 1361.44 1361.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.001024 4096 210 4860 14592 2.72211 273.871 106.264 382.903 382.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 6.4e-05 1024 90 1920 293888 21.0761 13.4924 774.399 419.074 1228.18 1228.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.001024 4096 300 2640 14336 2.72566 149.846 111.618 264.236 264.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 3.2e-05 512 420 480 483328 36.1279 13.3262 166.41 417.714 633.823 634.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 0.001024 4096 120 600 15360 3.25622 36.0264 104.355 143.689 143.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1640 6.4e-05 2048 380 1380 270336 44.5164 28.2931 705.424 838.114 1616.48 1616.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 3.2e-05 1024 110 540 602112 41.6916 26.8808 309.153 837.919 1215.78 1215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.001024 4096 210 4860 14464 2.70941 181.619 123.147 307.521 307.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 6.4e-05 1024 90 1920 293888 21.0811 15.1775 512.349 419.153 967.891 968.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.001024 4096 300 2640 14208 2.70678 99.8771 110.88 213.507 213.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 3.2e-05 512 420 480 475136 36.9302 13.3263 109.597 417.751 577.845 578.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 0.001024 4096 120 600 15360 3.26272 30.5769 104.796 138.69 138.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1640 6.4e-05 2048 380 1380 270336 44.4885 28.3259 587.621 837.603 1498.17 1498.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 3.2e-05 1024 110 540 600576 41.7557 26.8616 256.567 837.472 1162.79 1162.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.001024 4096 210 4860 14400 2.70154 149.719 123.041 275.505 275.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 6.4e-05 1024 90 1920 293376 21.076 13.4955 424.464 418.887 878.049 878.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.001024 4096 300 2640 14208 2.71987 82.5999 111.198 196.562 196.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 3.2e-05 512 420 480 466944 36.5297 13.1326 89.7391 412.673 552.309 552.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 0.001024 4096 120 600 15104 3.23555 27.4067 103.745 134.44 134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1640 6.4e-05 2048 380 1380 268288 44.5815 28.3188 541.377 836.472 1450.88 1451.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 3.2e-05 1024 110 540 602112 41.6536 26.8864 239.456 838.755 1146.89 1147.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.001024 4096 210 4860 14336 2.70118 131.428 123.134 257.306 257.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 6.4e-05 1024 90 1920 292864 21.0548 13.49 386.365 418.207 839.247 839.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.001024 4096 300 2640 14080 2.70778 74.2377 110.761 187.749 187.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 3.2e-05 512 420 480 458752 38.3822 13.3304 81.3709 418.077 551.395 551.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 0.001024 4096 120 600 15040 3.23664 24.8055 103.715 131.811 131.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1640 6.4e-05 2048 380 1380 266240 44.4625 28.114 489.577 831.744 1394.03 1394.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 3.2e-05 1024 110 540 601600 41.6893 26.9096 217.747 838.094 1124.57 1124.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.001024 4096 210 4860 14080 2.67616 116.562 122.03 241.313 241.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 6.4e-05 1024 90 1920 289280 21.0254 13.4205 349.217 415.912 799.706 799.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.001024 4096 300 2640 14080 2.71952 67.6291 110.751 181.147 181.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 3.2e-05 512 420 480 450560 38.1342 13.1322 72.9907 412.613 537.108 537.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 0.001024 4096 120 576 15712 3.27216 43.908 104.887 152.12 152.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1640 6.4e-05 2048 380 1344 272128 44.1886 28.3259 878.075 837.87 1788.59 1788.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1750 3.2e-05 1024 110 512 602624 41.642 26.8806 369.088 838.306 1276.05 1276.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.001024 4096 210 4864 14656 2.71933 246.623 123.841 373.228 373.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 6.4e-05 1024 90 1920 294912 21.0029 14.7476 658.806 419.245 1113.93 1114.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.001024 4096 300 2624 14400 2.72803 131.42 112.909 247.099 247.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 3.2e-05 512 420 448 479232 36.4089 13.3243 132.949 417.832 600.752 600.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 0.001024 4096 120 576 15680 3.2727 28.6718 105.021 137.019 137.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1640 6.4e-05 2048 380 1344 271872 44.2535 28.459 566.926 838.641 1478.41 1478.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1750 3.2e-05 1024 110 512 602112 42.0472 27.0417 533.23 838.475 1440.93 1441.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.001024 4096 210 4864 14592 2.71523 158.107 124.034 284.898 284.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 6.4e-05 1024 90 1920 294912 21.0339 13.4963 422.605 419.434 876.702 876.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.001024 4096 300 2624 14336 2.71098 84.3633 112.506 199.625 199.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1520 3.2e-05 512 420 448 475136 36.9146 13.3294 85.3247 418.071 553.882 554.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 0.001024 4096 120 576 15648 3.27296 24.023 104.886 132.236 132.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1640 6.4e-05 2048 380 1344 271104 44.2783 28.3196 467.463 836.651 1376.84 1376.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1750 3.2e-05 1024 110 512 602112 41.9714 26.8841 524.389 837.469 1430.85 1430.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.001024 4096 210 4864 14592 2.72794 130.889 125.405 259.064 259.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 6.4e-05 1024 90 1920 294144 20.9981 14.0529 350.056 418.366 803.603 803.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.001024 4096 300 2624 14304 2.71616 69.09 112.061 183.911 183.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1520 3.2e-05 512 420 448 466944 36.4962 13.1297 70.4464 412.227 532.542 532.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 740 0.001024 4096 120 576 15616 3.27117 67.7274 104.889 175.94 175.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1640 6.4e-05 2048 380 1344 271360 44.5182 28.3439 1173.25 838 2084.25 2084.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1750 3.2e-05 1024 110 512 602112 42.0931 26.8781 617.963 847.721 1534.8 1534.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.001024 4096 210 4864 14464 2.72691 112.281 125.177 240.23 240.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 6.4e-05 1024 90 1920 294912 21.0464 13.5044 303.205 426.347 764.234 764.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1040 0.001024 4096 300 2624 14208 2.7311 59.5295 111.841 174.143 174.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1520 3.2e-05 512 420 448 475136 36.961 13.332 73.0886 425.102 548.728 548.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 0.001024 4096 120 576 15680 3.2656 55.2776 104.86 163.454 163.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1640 6.4e-05 2048 380 1344 272000 44.4047 28.4152 1182.47 838.647 2094.08 2094.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 3.2e-05 1024 110 512 602560 41.7976 26.955 489.206 839.046 1397.14 1397.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.001024 4096 210 4864 14640 2.71613 332.614 123.647 459.023 459.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 6.4e-05 1024 90 1920 294720 21.1255 13.5311 893.67 419.37 1347.84 1347.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.001024 4096 300 2624 14400 2.72976 177.734 112.815 293.323 293.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 3.2e-05 512 420 448 481280 36.5439 13.3836 177.107 419.395 646.673 646.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 0.001024 4096 120 576 15600 3.26246 34.6709 104.652 142.637 142.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1640 6.4e-05 2048 380 1344 272000 44.2818 28.3668 722.001 838.804 1633.59 1633.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1750 3.2e-05 1024 110 512 602240 41.729 26.919 312.717 838.704 1220.2 1220.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.001024 4096 210 4864 14560 2.71565 202.238 123.671 328.667 328.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 6.4e-05 1024 90 1920 294400 21.0833 13.5138 546.179 419.453 1000.36 1000.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.001024 4096 300 2624 14320 2.71114 107.069 112.209 222.031 222.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 3.2e-05 512 420 448 481280 36.4571 13.3688 113.074 419.445 582.585 582.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 0.001024 4096 120 576 15600 3.26656 29.6706 104.774 137.764 137.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1640 6.4e-05 2048 380 1344 271680 44.4116 28.3832 597.643 837.347 1507.92 1508.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1750 3.2e-05 1024 110 512 600960 41.8607 26.9314 257.733 837.167 1163.82 1163.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.001024 4096 210 4864 14520 2.71709 167.582 123.331 293.676 293.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 6.4e-05 1024 90 1920 293760 21.1427 13.5206 448.044 418.769 901.61 901.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.001024 4096 300 2624 14280 2.71072 88.6103 110.988 202.352 202.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 3.2e-05 512 420 448 460800 37.1882 13.1588 88.627 412.31 551.523 551.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 0.001024 4096 120 576 15520 3.25814 25.3256 104.64 133.277 133.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1640 6.4e-05 2048 380 1344 271360 44.3303 28.2988 512.013 838.997 1423.77 1423.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1750 3.2e-05 1024 110 512 601600 41.654 26.8852 228.69 838.906 1136.26 1136.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.001024 4096 210 4864 14400 2.70368 142.178 123.241 268.163 268.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 6.4e-05 1024 90 1920 294400 21.0547 13.4999 387.301 419.546 841.533 841.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.001024 4096 300 2624 14240 2.71565 75.9971 112.204 190.958 191.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 3.2e-05 512 420 448 471040 36.082 13.122 79.275 412.602 541.32 541.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 0.001024 4096 120 576 15400 3.25024 23.3295 104.108 130.741 130.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1640 6.4e-05 2048 380 1344 270400 44.6712 28.3667 466.583 837.391 1377.14 1377.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1750 3.2e-05 1024 110 512 601600 41.9467 26.9332 714.371 837.108 1620.48 1620.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.001024 4096 210 4864 14400 2.71565 130.915 123.688 257.361 257.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 6.4e-05 1024 90 1920 294400 21.0992 13.5215 353.027 418.921 806.7 806.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.001024 4096 300 2624 14200 2.71299 69.1671 110.976 182.9 182.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1520 3.2e-05 512 420 448 460800 37.2095 13.161 70.1179 412.283 533.007 533.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 0.001024 4096 120 576 15696 3.27254 53.631 104.975 161.929 161.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1640 6.4e-05 2048 380 1344 271872 44.2457 28.3503 1091.45 838.262 2002.44 2002.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 3.2e-05 1024 110 512 602496 41.7177 26.9339 454.478 838.72 1361.98 1362.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.001024 4096 210 4864 14640 2.71974 304.103 123.677 430.545 430.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 6.4e-05 1024 90 1920 294528 21.0256 13.5045 830.534 419.291 1284.49 1284.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.001024 4096 300 2624 14352 2.71891 162.266 111.506 276.533 276.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 3.2e-05 512 420 448 473088 36.7205 13.2895 160.759 416.602 627.604 627.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 0.001024 4096 120 576 15648 3.27066 33.8229 104.965 142.112 142.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1640 6.4e-05 2048 380 1344 271104 44.2685 28.2844 681.841 837.269 1591.79 1591.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 3.2e-05 1024 110 512 602112 41.6593 26.8869 284.701 838.172 1191.55 1191.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.001024 4096 210 4864 14592 2.72179 189.854 124.807 317.424 317.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 6.4e-05 1024 90 1920 294144 21.0102 14.25 519.506 418.731 973.625 973.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.001024 4096 300 2624 14304 2.71142 100.473 112.068 215.296 215.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 3.2e-05 512 420 448 466944 36.4791 13.1205 105.512 412.538 567.881 568.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 0.001024 4096 120 576 15552 3.2607 28.5325 104.602 136.451 136.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1640 6.4e-05 2048 380 1344 271872 44.2548 28.3469 561.626 837.603 1471.97 1472.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 3.2e-05 1024 110 512 601344 41.7534 26.9178 231.671 837.388 1137.86 1137.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.001024 4096 210 4864 14544 2.71923 156.913 123.488 283.163 283.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 6.4e-05 1024 90 1920 293760 21.0744 13.8203 422.055 418.832 875.913 876.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.001024 4096 300 2624 14256 2.7136 82.8485 112.04 197.647 197.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 3.2e-05 512 420 448 460800 36.3216 13.0551 84.0064 408.235 541.856 542.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 0.001024 4096 120 576 15552 3.27312 24.732 104.986 133.047 133.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1640 6.4e-05 2048 380 1344 270336 44.4941 28.2998 495.969 837.698 1406.59 1406.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1750 3.2e-05 1024 110 512 600576 41.7616 26.8673 217.178 837.415 1123.36 1123.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.001024 4096 210 4864 14400 2.7033 138.275 123.278 264.3 264.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 6.4e-05 1024 90 1920 293376 21.0834 13.4969 373.286 418.948 826.947 827.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.001024 4096 300 2624 14208 2.71978 74.0842 111.048 187.896 187.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 3.2e-05 512 420 448 466944 36.5221 13.132 74.8519 412.685 537.431 537.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 0.001024 4096 120 576 15360 3.25043 22.2526 104.213 129.768 129.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1640 6.4e-05 2048 380 1344 270720 44.1901 28.4228 436.859 835.762 1345.37 1345.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1750 3.2e-05 1024 110 512 600960 41.7641 26.9128 193.824 837.939 1100.57 1100.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.001024 4096 210 4864 14400 2.7095 119.82 123.357 245.931 245.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 6.4e-05 1024 90 1920 291840 21.0655 13.5045 327.81 418.405 780.91 781.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.001024 4096 300 2624 14160 2.71398 63.4206 110.879 177.058 177.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 3.2e-05 512 420 448 460800 37.1628 13.1502 66.0183 412.653 529.223 529.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 0.001024 4096 120 576 15680 3.26662 50.2627 104.837 158.419 158.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1640 6.4e-05 2048 380 1344 271936 44.4156 28.3651 1026.17 837.665 1936.74 1936.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 3.2e-05 1024 110 512 602112 41.8878 26.9498 423.547 837.707 1330.22 1330.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.001024 4096 210 4864 14616 2.72531 288.663 109.1 400.531 400.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 6.4e-05 1024 90 1920 294784 21.0856 13.5151 773.573 418.874 1227.18 1227.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.001024 4096 300 2624 14336 2.71645 153.236 111.359 267.355 267.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 3.2e-05 512 420 448 480256 36.5494 13.3828 157.474 419.242 626.885 627.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 0.001024 4096 120 576 15568 3.2593 32.8847 104.618 140.814 140.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1640 6.4e-05 2048 380 1344 271488 44.2981 28.3105 652.348 837.286 1562.38 1562.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 3.2e-05 1024 110 512 602112 41.7597 26.9249 270.617 838.306 1177.74 1177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.001024 4096 210 4864 14560 2.72202 182.122 124.758 309.648 309.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 6.4e-05 1024 90 1920 293888 21.0319 13.5127 488.979 418.745 942.398 942.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.001024 4096 300 2624 14224 2.70672 96.2292 111.725 210.703 210.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 3.2e-05 512 420 448 473088 36.1638 13.1884 100.31 414.084 563.984 564.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 0.001024 4096 120 576 15456 3.24922 28.3737 104.266 135.944 136.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1640 6.4e-05 2048 380 1344 271488 44.4468 28.4121 552.763 836.972 1462.73 1462.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 3.2e-05 1024 110 512 600768 41.8642 27.0295 229.423 836.828 1135.28 1135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.001024 4096 210 4864 14448 2.70848 153.448 123.108 279.308 279.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 6.4e-05 1024 90 1920 294336 21.0961 13.6479 415.779 418.534 869.187 869.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.001024 4096 300 2624 14112 2.70563 80.7608 110.301 193.814 193.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 3.2e-05 512 420 448 473088 37.1843 13.3742 84.5167 418.461 553.771 553.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 0.001024 4096 120 576 15456 3.25862 25.3932 104.53 133.234 133.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1640 6.4e-05 2048 380 1344 270592 44.3817 28.3002 483.992 837.031 1393.84 1393.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 3.2e-05 1024 110 512 600320 41.7294 26.8747 201.945 836.536 1107.21 1107.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.001024 4096 210 4864 14336 2.70134 130.891 122.776 256.414 256.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 6.4e-05 1024 90 1920 293888 21.0225 13.5147 364.081 418.488 817.235 817.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.001024 4096 300 2624 14112 2.71002 69.0076 110.576 182.338 182.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 3.2e-05 512 420 448 458752 35.7594 13.0367 72.3203 403.964 525.314 525.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 0.001024 4096 120 576 15400 3.25686 22.8106 104.639 130.763 130.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1640 6.4e-05 2048 380 1344 271040 44.3689 28.3835 433.61 836.703 1343.2 1343.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 3.2e-05 1024 110 512 600320 41.8052 26.8913 181.289 836.269 1086.38 1086.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.001024 4096 210 4864 14280 2.70131 114.386 122.776 239.906 239.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 6.4e-05 1024 90 1920 293440 21.1049 13.5945 322.227 418.412 775.473 775.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.001024 4096 300 2624 14000 2.70675 62.1654 111.408 176.321 176.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 3.2e-05 512 420 448 465920 36.0421 13.0763 65.4475 409.241 524.042 524.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 0.001024 4096 120 576 15680 3.2753 50.7722 104.974 159.075 159.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1640 6.4e-05 2048 380 1344 271872 44.2639 28.2884 1015.57 838.622 1926.89 1927.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 3.2e-05 1024 110 512 602112 41.7135 26.8857 422.762 838.643 1330.14 1330.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.001024 4096 210 4864 14592 2.72371 273.262 123.83 399.859 399.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 6.4e-05 1024 90 1920 294912 21.0411 13.4962 759.309 419.416 1213.4 1213.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.001024 4096 300 2624 14336 2.71974 147.802 112.596 263.162 263.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 3.2e-05 512 420 448 475136 36.922 13.3296 156.269 418.169 624.938 625.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 0.001024 4096 120 576 15616 3.26918 35.4703 105.153 143.946 144.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1640 6.4e-05 2048 380 1344 271360 44.3555 28.2808 685.38 838.702 1596.85 1596.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 3.2e-05 1024 110 512 602112 41.7107 26.8836 284.131 838.533 1191.39 1191.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.001024 4096 210 4864 14464 2.70541 176.669 123.292 302.712 302.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 6.4e-05 1024 90 1920 294912 21.0517 13.4995 500.712 419.437 954.827 954.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.001024 4096 300 2624 14208 2.70659 96.2742 110.781 209.805 209.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 3.2e-05 512 420 448 475136 36.9199 13.3944 103.909 417.989 572.454 572.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 0.001024 4096 120 576 15552 3.27437 29.0509 104.96 137.337 137.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1640 6.4e-05 2048 380 1344 270336 44.5085 28.2993 565.53 837.469 1475.94 1476.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 3.2e-05 1024 110 512 600576 41.7445 26.8657 234.558 837.147 1140.44 1140.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.001024 4096 210 4864 14400 2.70131 144.171 124.084 270.998 271.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 6.4e-05 1024 90 1920 293376 21.0731 13.4995 410.635 418.785 864.118 864.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.001024 4096 300 2624 14208 2.70979 79.986 112.23 194.97 195.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 3.2e-05 512 420 448 466944 36.5441 13.1296 84.8531 412.93 547.695 547.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 0.001024 4096 120 576 15360 3.25475 25.4829 104.214 133.007 133.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1640 6.4e-05 2048 380 1344 270336 44.2721 28.3609 521.46 835.842 1430.07 1430.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 3.2e-05 1024 110 512 602112 41.6834 26.8861 217.213 838.217 1124.13 1124.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.001024 4096 210 4864 14336 2.70547 125.1 124.369 252.218 252.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 6.4e-05 1024 90 1920 292864 21.0661 13.5291 374.076 418.018 826.82 826.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.001024 4096 300 2624 14080 2.70746 71.6948 111.602 186.048 186.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 3.2e-05 512 420 448 458752 38.4052 13.3263 76.4995 417.896 546.37 546.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 0.001024 4096 120 576 15360 3.27491 26.1898 104.541 134.062 134.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1640 6.4e-05 2048 380 1344 268800 44.111 28.2092 478.022 831.796 1382.27 1382.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 3.2e-05 1024 110 512 601600 41.7131 26.891 200.093 838.091 1106.92 1107.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.001024 4096 210 4864 14080 2.67747 115.071 121.004 238.798 238.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 6.4e-05 1024 90 1920 291840 20.9341 13.4205 342.981 415.922 793.389 793.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.001024 4096 300 2624 14080 2.71126 65.7954 110.589 179.142 179.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 3.2e-05 512 420 448 450560 38.1354 13.1338 69.3582 412.314 533.183 533.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 0.001024 4096 120 576 15360 3.2721 25.8747 104.885 134.087 134.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1640 6.4e-05 2048 380 1344 267264 44.6334 28.192 452.091 833.286 1358.34 1358.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 3.2e-05 1024 110 512 599040 41.8216 26.8697 189.473 836.802 1095.09 1095.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.001024 4096 210 4864 14208 2.70435 106.318 124.015 233.079 233.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 6.4e-05 1024 90 1920 291840 21.0126 13.4652 321.421 416.693 772.722 772.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.001024 4096 300 2624 13824 2.69194 59.8249 110.739 173.302 173.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 3.2e-05 512 420 448 442368 35.6125 12.8197 64.9216 395.886 509.48 509.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 740 0.001024 4096 120 640 15312 3.27018 76.8762 104.923 185.123 185.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1640 6.4e-05 2048 380 1408 271360 44.6032 28.3914 1570.15 838.271 2481.56 2481.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1750 3.2e-05 1024 110 512 601984 42.1275 26.9259 689.256 838.384 1596.84 1596.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 860 0.001024 4096 210 4864 14688 2.72589 247.22 126.242 376.231 376.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1190 6.4e-05 1024 90 1920 294144 21.1066 13.5813 653.098 419.255 1107.18 1107.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1040 0.001024 4096 300 2688 14304 2.73178 133.584 112.009 248.369 248.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1520 3.2e-05 512 420 512 417792 42.8836 13.3693 232.513 419.149 708.166 708.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 0.001024 4096 120 640 15296 3.27158 52.4472 105.008 160.78 160.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1640 6.4e-05 2048 380 1408 271104 44.3294 28.29 1030 838.646 1941.4 1941.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1750 3.2e-05 1024 110 512 601856 41.6436 26.8878 434.558 839.014 1342.24 1342.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.001024 4096 210 4864 14656 2.71795 274.913 125.501 403.176 403.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 6.4e-05 1024 90 1920 293888 21.0376 13.4969 743.522 419.988 1198.17 1198.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.001024 4096 300 2688 14272 2.73219 148.939 113.806 265.524 265.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 3.2e-05 512 420 512 413696 42.8075 13.3243 150.422 418.082 624.873 625.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 0.001024 4096 120 640 15232 3.26826 34.9984 104.808 143.129 143.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1640 6.4e-05 2048 380 1408 270848 44.4318 28.4815 665.5 838.514 1577.06 1577.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1750 3.2e-05 1024 110 512 601600 41.7074 26.8865 287.43 838.44 1194.6 1194.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.001024 4096 210 4864 14592 2.70989 177.988 123.673 304.417 304.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 6.4e-05 1024 90 1920 293888 21.0784 13.6458 481.726 419.303 935.883 935.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.001024 4096 300 2688 14208 2.7153 95.7584 112.112 210.629 210.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 3.2e-05 512 420 512 409600 43.0822 13.3243 101.075 417.94 575.663 575.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 0.001024 4096 120 640 15168 3.26042 28.9702 104.654 136.938 136.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1640 6.4e-05 2048 380 1408 270336 44.4379 28.3013 543.831 837.349 1454.05 1454.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1750 3.2e-05 1024 110 512 601344 41.9361 26.8863 565.131 838.368 1472.46 1472.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.001024 4096 210 4864 14592 2.72518 144.482 122.843 270.094 270.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 6.4e-05 1024 90 1920 293376 21.0657 14.112 389.491 418.769 843.566 843.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 0.001024 4096 300 2688 14208 2.72179 78.0308 111.188 191.982 192.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 3.2e-05 512 420 512 405504 42.2205 13.1255 82.018 412.586 550.191 550.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 0.001024 4096 120 640 15104 3.25603 25.6742 104.475 133.46 133.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1640 6.4e-05 2048 380 1408 270336 44.5485 28.3036 487.357 838.791 1399.14 1399.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1750 3.2e-05 1024 110 512 601088 41.9342 26.8822 558.362 838.541 1465.85 1465.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.001024 4096 210 4864 14464 2.70595 129.37 123.294 255.415 255.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 6.4e-05 1024 90 1920 293888 21.0728 13.5025 349.452 419.519 803.674 803.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 0.001024 4096 300 2688 14080 2.70563 68.677 110.961 182.386 182.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1520 3.2e-05 512 420 512 409600 43.0828 13.3239 73.8826 418.081 548.608 548.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 0.001024 4096 120 640 15040 3.2527 22.9581 104.305 130.572 130.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1640 6.4e-05 2048 380 1408 270080 44.532 28.3259 449.942 838.905 1361.84 1361.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1750 3.2e-05 1024 110 512 601600 41.8506 26.882 554.772 838.659 1462.3 1462.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.001024 4096 210 4864 14400 2.70323 118.47 123.156 244.373 244.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 6.4e-05 1024 90 1920 293120 21.0602 13.9492 319.73 419.568 774.442 774.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 0.001024 4096 300 2688 14080 2.71821 65.0342 111.007 178.804 178.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1520 3.2e-05 512 420 512 389120 43.8751 13.1258 65.1836 412.62 535.048 535.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 740 0.001024 4096 120 640 14976 3.2505 75.477 104.145 182.927 182.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1640 6.4e-05 2048 380 1408 270336 44.5152 28.4506 414.979 837.647 1325.72 1325.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1750 3.2e-05 1024 110 512 600576 42.0026 26.8668 549.513 837.414 1455.93 1456.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.001024 4096 210 4864 14400 2.7144 108.988 124.751 236.498 236.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 6.4e-05 1024 90 1920 293376 21.1014 13.5652 295.539 431.366 761.707 761.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1040 0.001024 4096 300 2688 14016 2.70349 59.0152 111.789 173.569 173.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1520 3.2e-05 512 420 512 393216 43.5327 13.1277 60.5285 417.455 534.882 535.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 740 0.001024 4096 120 640 15008 3.25837 75.2128 104.37 182.893 182.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1640 6.4e-05 2048 380 1408 270592 44.4836 28.4647 1281 836.679 2190.76 2190.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1750 3.2e-05 1024 110 512 600320 41.949 26.8722 548.297 836.514 1453.76 1453.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.001024 4096 210 4864 14336 2.7096 101.448 124.49 228.712 228.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 6.4e-05 1024 90 1920 292096 21.0983 13.4947 276.481 418.594 729.8 729.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1040 0.001024 4096 300 2688 13888 2.69283 55.8841 112.148 170.786 170.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1520 3.2e-05 512 420 512 372736 43.9063 13.0336 67.0046 403.909 528.1 528.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 740 0.001024 4096 120 640 14848 3.23789 74.2045 103.793 181.287 181.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1640 6.4e-05 2048 380 1408 268288 44.6967 28.2484 1261.65 836.323 2171.06 2171.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1750 3.2e-05 1024 110 512 600064 42.1318 26.8882 676.004 838.914 1584.08 1584.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.001024 4096 210 4864 14336 2.73213 97.503 125.806 226.086 226.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 6.4e-05 1024 90 1920 292864 21.0701 13.4907 263.967 418.362 717.022 717.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1040 0.001024 4096 300 2688 13824 2.71232 51.4621 103.679 157.897 157.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1520 3.2e-05 512 420 512 393216 44.6577 13.3237 68.0145 418.182 544.42 544.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 740 0.001024 4096 120 600 15232 3.25341 68.913 104.269 176.488 176.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1640 6.4e-05 2048 380 1380 270592 44.5507 28.3666 1388.26 837.658 2298.97 2299.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1750 3.2e-05 1024 110 540 600320 42.106 26.8712 690.614 837.302 1597.03 1597.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 0.001024 4096 210 4860 14336 2.73469 95.211 124.066 222.058 222.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 6.4e-05 1024 90 1920 292096 21.0859 13.498 255.102 419.167 708.985 709.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1040 0.001024 4096 300 2640 14112 2.73213 50.7695 111.514 165.06 165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1520 3.2e-05 512 420 480 458752 35.7693 13.0362 73.5743 404.412 527.041 527.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 740 0.001024 4096 120 576 15456 3.25773 67.2244 104.556 175.094 175.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1640 6.4e-05 2048 380 1344 270592 44.5448 28.3976 1330.8 837.111 2240.99 2241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1750 3.2e-05 1024 110 512 600320 42.1231 26.8721 620.036 836.83 1526 1526.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 0.001024 4096 210 4864 14336 2.7272 92.4829 124.819 220.075 220.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 6.4e-05 1024 90 1920 293888 21.0259 13.5229 250.792 418.66 704.131 704.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1040 0.001024 4096 300 2624 14112 2.72736 49.281 110.687 162.739 162.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1520 3.2e-05 512 420 448 458752 35.7795 13.0376 71.6807 404.076 524.826 525.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 740 0.001024 4096 120 600 15120 3.23936 69.3537 103.897 176.544 176.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1640 6.4e-05 2048 380 1350 271040 44.5661 28.3254 1402.44 835.967 2311.43 2311.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1750 3.2e-05 1024 110 500 598080 42.2465 26.9237 638.421 835.608 1543.33 1543.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 0.001024 4096 210 4850 14280 2.73654 94.595 124.929 222.305 222.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 6.4e-05 1024 90 1950 293440 21.0992 13.5229 259.964 418.181 712.891 713.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1040 0.001024 4096 300 2650 14000 2.72765 50.643 112.416 165.832 165.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1520 3.2e-05 512 420 450 465920 36.0596 13.0668 75.2923 409.209 533.871 534.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 740 0.001024 4096 120 576 15400 3.25837 66.8443 104.642 174.796 174.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1640 6.4e-05 2048 380 1344 271040 44.5638 28.3238 1393.13 836.633 2302.79 2302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1750 3.2e-05 1024 110 528 598080 42.2447 26.8985 665.654 836.262 1571.19 1571.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 0.001024 4096 210 4848 14280 2.7295 94.033 126.264 223.069 223.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 6.4e-05 1024 90 1920 293440 21.1027 13.5207 255.182 418.835 708.767 708.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1040 0.001024 4096 300 2640 14000 2.73318 50.7628 111.671 165.21 165.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1520 3.2e-05 512 420 480 465920 36.1289 13.0731 101.571 409.302 560.324 560.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 740 0.001024 4096 120 576 15616 3.26861 66.5992 105.914 175.834 175.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1640 6.4e-05 2048 380 1344 272384 44.38 28.2993 1364.24 846.226 2283.27 2283.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 3.2e-05 1024 110 512 603136 42.0969 26.8772 627.914 846.078 1543.1 1543.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 0.001024 4096 210 4832 14592 2.75126 109.636 127.252 239.682 239.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 6.4e-05 1024 90 1920 294912 21.0436 13.7032 291.019 423.255 749.145 749.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1040 0.001024 4096 300 2624 14208 2.72474 58.0886 110.762 171.617 171.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1520 3.2e-05 512 420 448 507904 34.0553 13.33 231.706 421.824 701.167 701.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 270 0.000128 512 62 256 0 3.34445 0.004096 100.036 103.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1830 0.000128 2048 380 1632 139264 17.9313 17.6843 818.954 522.052 1376.81 1273.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1680 0.000128 512 480 896 129024 6.5216 3.41341 31.7639 105.628 147.481 147.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 740 0.001024 4096 120 576 14880 3.20915 89.1838 102.823 195.269 195.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1640 6.4e-05 2048 380 1344 268800 44.4993 28.3537 1739.81 835.523 2648.32 2648.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1750 3.2e-05 1024 110 512 599040 41.72 26.816 827.513 835.433 1731.61 1731.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 0.001024 4096 210 4832 13920 2.70138 159.856 122.523 285.124 285.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 6.4e-05 1024 90 1920 291840 21.0427 13.4861 438.17 417.886 890.713 890.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1040 0.001024 4096 300 2624 13920 2.73014 86.143 111.912 200.829 200.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1520 3.2e-05 512 420 448 491520 34.2062 13.1298 121.897 412.422 581.895 582.068
