{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.7874,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79752,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0125996,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0117167,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00258366,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0117167,
	"finish__design__instance__count__class:fill_cell": 46502,
	"finish__design__instance__area__class:fill_cell": 289157,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 210,
	"finish__design__instance__area__class:antenna_cell": 525.504,
	"finish__design__instance__count__class:clock_buffer": 406,
	"finish__design__instance__area__class:clock_buffer": 8891.03,
	"finish__design__instance__count__class:timing_repair_buffer": 1078,
	"finish__design__instance__area__class:timing_repair_buffer": 8554.45,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2518.67,
	"finish__design__instance__count__class:clock_inverter": 207,
	"finish__design__instance__area__class:clock_inverter": 2388.54,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78942,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13051,
	"finish__design__instance__area__class:multi_input_combinational_cell": 165974,
	"finish__design__instance__count": 72329,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.228895,
	"finish__timing__hold__ws": 0.328109,
	"finish__clock__skew__setup": 0.117576,
	"finish__clock__skew__hold": 0.117576,
	"finish__timing__drv__max_slew_limit": -1.26492,
	"finish__timing__drv__max_slew": 133,
	"finish__timing__drv__max_cap_limit": -1.29105,
	"finish__timing__drv__max_cap": 6,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.171989,
	"finish__power__switching__total": 0.205179,
	"finish__power__leakage__total": 9.91691e-08,
	"finish__power__total": 0.377168,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 25827,
	"finish__design__instance__area": 277186,
	"finish__design__instance__count__stdcell": 25827,
	"finish__design__instance__area__stdcell": 277186,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.489431,
	"finish__design__instance__utilization__stdcell": 0.489431,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}