<stg><name>slot_boundary_timing</name>


<trans_list>

<trans id="44" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="sifs_timeout" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %timing_mode_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %timing_mode) nounwind

]]></Node>
<StgValue><ssdm name="timing_mode_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln187 = icmp eq i3 %timing_mode_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln187, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln203 = icmp eq i3 %timing_mode_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln203, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln213 = icmp eq i3 %timing_mode_read, 2

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln213, label %6, label %8

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln229 = icmp eq i3 %timing_mode_read, 3

]]></Node>
<StgValue><ssdm name="icmp_ln229"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln229, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln239 = icmp eq i3 %timing_mode_read, -4

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln239, label %11, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="0"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_4 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="0"/>
<literal name="icmp_ln229" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_4 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_3"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout_1"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %sifs_timeout_1, label %7, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="1"/>
<literal name="sifs_timeout_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_2"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
<literal name="icmp_ln203" val="0"/>
<literal name="icmp_ln213" val="1"/>
<literal name="sifs_timeout_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
<literal name="sifs_timeout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
<literal name="sifs_timeout" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
._crit_edge:0  %idle_waiting_write_a = phi i1 [ false, %1 ], [ false, %6 ], [ false, %10 ], [ %idle_timeout, %2 ], [ %idle_timeout_1, %4 ], [ %idle_timeout_2, %7 ], [ %idle_timeout_3, %9 ], [ %idle_timeout_4, %11 ]

]]></Node>
<StgValue><ssdm name="idle_waiting_write_a"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %idle_waiting_write_a

]]></Node>
<StgValue><ssdm name="ret_ln250"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout_1"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="41" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  %sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="sifs_timeout"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %sifs_timeout, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="43" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
:0  %idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)

]]></Node>
<StgValue><ssdm name="idle_timeout"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
