\hypertarget{struct_c_o_m_p___common___type_def}{}\doxysection{COMP\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_o_m_p___common___type_def}\index{COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32f072xb.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_o_m_p___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00231}{231}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_c_o_m_p___common___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_c_o_m_p___common___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!COMP\_Common\_TypeDef@{COMP\_Common\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

COMP control and status register, used for bits common to several COMP instances, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f072xb_8h_source_l00233}{233}} of file \mbox{\hyperlink{stm32f072xb_8h_source}{stm32f072xb.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F0xx/\+Include/\mbox{\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}}\end{DoxyCompactItemize}
