
blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009804  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080099b0  080099b0  0000a9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099d8  080099d8  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080099d8  080099d8  0000a9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099e0  080099e0  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099e0  080099e0  0000a9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099e4  080099e4  0000a9e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  080099e8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000be0  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c5c  20000c5c  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000223c3  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a56  00000000  00000000  0002d46f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cb0  00000000  00000000  00031ec8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001647  00000000  00000000  00033b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029849  00000000  00000000  000351bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000247e2  00000000  00000000  0005ea08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ec206  00000000  00000000  000831ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016f3f0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e20  00000000  00000000  0016f434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00177254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000007c 	.word	0x2000007c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08009998 	.word	0x08009998

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000080 	.word	0x20000080
 80001e8:	08009998 	.word	0x08009998

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052e:	f001 f87d 	bl	800162c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000532:	f000 f843 	bl	80005bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000536:	f000 fab1 	bl	8000a9c <MX_GPIO_Init>
  MX_CRC_Init();
 800053a:	f000 f8a9 	bl	8000690 <MX_CRC_Init>
  MX_DMA2D_Init();
 800053e:	f000 f8bb 	bl	80006b8 <MX_DMA2D_Init>
  MX_FMC_Init();
 8000542:	f000 fa5b 	bl	80009fc <MX_FMC_Init>
  MX_I2C3_Init();
 8000546:	f000 f8e9 	bl	800071c <MX_I2C3_Init>
  MX_LTDC_Init();
 800054a:	f000 f927 	bl	800079c <MX_LTDC_Init>
  MX_SPI5_Init();
 800054e:	f000 f9a5 	bl	800089c <MX_SPI5_Init>
  MX_TIM1_Init();
 8000552:	f000 f9d9 	bl	8000908 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000556:	f000 fa27 	bl	80009a8 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 800055a:	f008 fe29 	bl	80091b0 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */

  char *msg = "salut fdp\n";
 800055e:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <main+0x84>)
 8000560:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 10);
 8000562:	6878      	ldr	r0, [r7, #4]
 8000564:	f7ff fe42 	bl	80001ec <strlen>
 8000568:	4603      	mov	r3, r0
 800056a:	b29a      	uxth	r2, r3
 800056c:	230a      	movs	r3, #10
 800056e:	6879      	ldr	r1, [r7, #4]
 8000570:	480f      	ldr	r0, [pc, #60]	@ (80005b0 <main+0x88>)
 8000572:	f005 ff3b 	bl	80063ec <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_UART_Receive(&huart1, rx_data, 1, 10) == HAL_OK)
 8000576:	230a      	movs	r3, #10
 8000578:	2201      	movs	r2, #1
 800057a:	490e      	ldr	r1, [pc, #56]	@ (80005b4 <main+0x8c>)
 800057c:	480c      	ldr	r0, [pc, #48]	@ (80005b0 <main+0x88>)
 800057e:	f005 ffc0 	bl	8006502 <HAL_UART_Receive>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d1f6      	bne.n	8000576 <main+0x4e>
	  {
		  if (rx_data[0] == 'G')
 8000588:	4b0a      	ldr	r3, [pc, #40]	@ (80005b4 <main+0x8c>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b47      	cmp	r3, #71	@ 0x47
 800058e:	d104      	bne.n	800059a <main+0x72>
		  {
			  GPIOG->BSRR = (1 << 13);
 8000590:	4b09      	ldr	r3, [pc, #36]	@ (80005b8 <main+0x90>)
 8000592:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000596:	619a      	str	r2, [r3, #24]
 8000598:	e7ed      	b.n	8000576 <main+0x4e>
		  }
		  else if (rx_data[0] == 'R')
 800059a:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <main+0x8c>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b52      	cmp	r3, #82	@ 0x52
 80005a0:	d1e9      	bne.n	8000576 <main+0x4e>
		  {
			  GPIOG->BSRR = (1 << 14);
 80005a2:	4b05      	ldr	r3, [pc, #20]	@ (80005b8 <main+0x90>)
 80005a4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80005a8:	619a      	str	r2, [r3, #24]
	  if (HAL_UART_Receive(&huart1, rx_data, 1, 10) == HAL_OK)
 80005aa:	e7e4      	b.n	8000576 <main+0x4e>
 80005ac:	080099b0 	.word	0x080099b0
 80005b0:	2000027c 	.word	0x2000027c
 80005b4:	200002f8 	.word	0x200002f8
 80005b8:	40021800 	.word	0x40021800

080005bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	@ 0x50
 80005c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c2:	f107 0320 	add.w	r3, r7, #32
 80005c6:	2230      	movs	r2, #48	@ 0x30
 80005c8:	2100      	movs	r1, #0
 80005ca:	4618      	mov	r0, r3
 80005cc:	f009 f956 	bl	800987c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d0:	f107 030c 	add.w	r3, r7, #12
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	4b28      	ldr	r3, [pc, #160]	@ (8000688 <SystemClock_Config+0xcc>)
 80005e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e8:	4a27      	ldr	r2, [pc, #156]	@ (8000688 <SystemClock_Config+0xcc>)
 80005ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80005f0:	4b25      	ldr	r3, [pc, #148]	@ (8000688 <SystemClock_Config+0xcc>)
 80005f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b22      	ldr	r3, [pc, #136]	@ (800068c <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000608:	4a20      	ldr	r2, [pc, #128]	@ (800068c <SystemClock_Config+0xd0>)
 800060a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800060e:	6013      	str	r3, [r2, #0]
 8000610:	4b1e      	ldr	r3, [pc, #120]	@ (800068c <SystemClock_Config+0xd0>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800061c:	2301      	movs	r3, #1
 800061e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000620:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000624:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	2302      	movs	r3, #2
 8000628:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800062a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800062e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000630:	2304      	movs	r3, #4
 8000632:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000634:	2348      	movs	r3, #72	@ 0x48
 8000636:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000638:	2302      	movs	r3, #2
 800063a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800063c:	2303      	movs	r3, #3
 800063e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000640:	f107 0320 	add.w	r3, r7, #32
 8000644:	4618      	mov	r0, r3
 8000646:	f004 facb 	bl	8004be0 <HAL_RCC_OscConfig>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000650:	f000 fb46 	bl	8000ce0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000654:	230f      	movs	r3, #15
 8000656:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000658:	2302      	movs	r3, #2
 800065a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800065c:	2300      	movs	r3, #0
 800065e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000660:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000664:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000666:	2300      	movs	r3, #0
 8000668:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800066a:	f107 030c 	add.w	r3, r7, #12
 800066e:	2102      	movs	r1, #2
 8000670:	4618      	mov	r0, r3
 8000672:	f004 fd2d 	bl	80050d0 <HAL_RCC_ClockConfig>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800067c:	f000 fb30 	bl	8000ce0 <Error_Handler>
  }
}
 8000680:	bf00      	nop
 8000682:	3750      	adds	r7, #80	@ 0x50
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	40023800 	.word	0x40023800
 800068c:	40007000 	.word	0x40007000

08000690 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000694:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <MX_CRC_Init+0x20>)
 8000696:	4a07      	ldr	r2, [pc, #28]	@ (80006b4 <MX_CRC_Init+0x24>)
 8000698:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <MX_CRC_Init+0x20>)
 800069c:	f001 f90e 	bl	80018bc <HAL_CRC_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80006a6:	f000 fb1b 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	20000098 	.word	0x20000098
 80006b4:	40023000 	.word	0x40023000

080006b8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80006bc:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006be:	4a16      	ldr	r2, [pc, #88]	@ (8000718 <MX_DMA2D_Init+0x60>)
 80006c0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80006c2:	4b14      	ldr	r3, [pc, #80]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80006ce:	4b11      	ldr	r3, [pc, #68]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80006d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006dc:	2200      	movs	r2, #0
 80006de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80006e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80006e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80006ec:	4809      	ldr	r0, [pc, #36]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 80006ee:	f001 f901 	bl	80018f4 <HAL_DMA2D_Init>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80006f8:	f000 faf2 	bl	8000ce0 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80006fc:	2101      	movs	r1, #1
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <MX_DMA2D_Init+0x5c>)
 8000700:	f001 fa52 	bl	8001ba8 <HAL_DMA2D_ConfigLayer>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800070a:	f000 fae9 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000a0 	.word	0x200000a0
 8000718:	4002b000 	.word	0x4002b000

0800071c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000720:	4b1b      	ldr	r3, [pc, #108]	@ (8000790 <MX_I2C3_Init+0x74>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <MX_I2C3_Init+0x78>)
 8000724:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_I2C3_Init+0x74>)
 8000728:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <MX_I2C3_Init+0x7c>)
 800072a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <MX_I2C3_Init+0x74>)
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_I2C3_Init+0x74>)
 8000734:	2200      	movs	r2, #0
 8000736:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000738:	4b15      	ldr	r3, [pc, #84]	@ (8000790 <MX_I2C3_Init+0x74>)
 800073a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800073e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000740:	4b13      	ldr	r3, [pc, #76]	@ (8000790 <MX_I2C3_Init+0x74>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000746:	4b12      	ldr	r3, [pc, #72]	@ (8000790 <MX_I2C3_Init+0x74>)
 8000748:	2200      	movs	r2, #0
 800074a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800074c:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <MX_I2C3_Init+0x74>)
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000752:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <MX_I2C3_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000758:	480d      	ldr	r0, [pc, #52]	@ (8000790 <MX_I2C3_Init+0x74>)
 800075a:	f003 fd71 	bl	8004240 <HAL_I2C_Init>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000764:	f000 fabc 	bl	8000ce0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000768:	2100      	movs	r1, #0
 800076a:	4809      	ldr	r0, [pc, #36]	@ (8000790 <MX_I2C3_Init+0x74>)
 800076c:	f003 feac 	bl	80044c8 <HAL_I2CEx_ConfigAnalogFilter>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8000776:	f000 fab3 	bl	8000ce0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800077a:	2100      	movs	r1, #0
 800077c:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_I2C3_Init+0x74>)
 800077e:	f003 fedf 	bl	8004540 <HAL_I2CEx_ConfigDigitalFilter>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8000788:	f000 faaa 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	200000e0 	.word	0x200000e0
 8000794:	40005c00 	.word	0x40005c00
 8000798:	000186a0 	.word	0x000186a0

0800079c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b08e      	sub	sp, #56	@ 0x38
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2234      	movs	r2, #52	@ 0x34
 80007a6:	2100      	movs	r1, #0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f009 f867 	bl	800987c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80007ae:	4b39      	ldr	r3, [pc, #228]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007b0:	4a39      	ldr	r2, [pc, #228]	@ (8000898 <MX_LTDC_Init+0xfc>)
 80007b2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80007b4:	4b37      	ldr	r3, [pc, #220]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80007ba:	4b36      	ldr	r3, [pc, #216]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007bc:	2200      	movs	r2, #0
 80007be:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80007c0:	4b34      	ldr	r3, [pc, #208]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80007c6:	4b33      	ldr	r3, [pc, #204]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80007cc:	4b31      	ldr	r3, [pc, #196]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007ce:	2209      	movs	r2, #9
 80007d0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80007d2:	4b30      	ldr	r3, [pc, #192]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007d4:	2201      	movs	r2, #1
 80007d6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80007d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007da:	221d      	movs	r2, #29
 80007dc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80007de:	4b2d      	ldr	r3, [pc, #180]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007e0:	2203      	movs	r2, #3
 80007e2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80007e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007e6:	f240 120d 	movw	r2, #269	@ 0x10d
 80007ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80007ec:	4b29      	ldr	r3, [pc, #164]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007ee:	f240 1243 	movw	r2, #323	@ 0x143
 80007f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 279;
 80007f4:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007f6:	f240 1217 	movw	r2, #279	@ 0x117
 80007fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 327;
 80007fc:	4b25      	ldr	r3, [pc, #148]	@ (8000894 <MX_LTDC_Init+0xf8>)
 80007fe:	f240 1247 	movw	r2, #327	@ 0x147
 8000802:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000804:	4b23      	ldr	r3, [pc, #140]	@ (8000894 <MX_LTDC_Init+0xf8>)
 8000806:	2200      	movs	r2, #0
 8000808:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 800080c:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <MX_LTDC_Init+0xf8>)
 800080e:	2200      	movs	r2, #0
 8000810:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000814:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_LTDC_Init+0xf8>)
 8000816:	2200      	movs	r2, #0
 8000818:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800081c:	481d      	ldr	r0, [pc, #116]	@ (8000894 <MX_LTDC_Init+0xf8>)
 800081e:	f003 fece 	bl	80045be <HAL_LTDC_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000828:	f000 fa5a 	bl	8000ce0 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000830:	23f0      	movs	r3, #240	@ 0xf0
 8000832:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8000838:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800083c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800083e:	2302      	movs	r3, #2
 8000840:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000842:	23ff      	movs	r3, #255	@ 0xff
 8000844:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800084a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800084e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000850:	2307      	movs	r3, #7
 8000852:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000854:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8000858:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 240;
 800085a:	23f0      	movs	r3, #240	@ 0xf0
 800085c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 320;
 800085e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000862:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000876:	1d3b      	adds	r3, r7, #4
 8000878:	2200      	movs	r2, #0
 800087a:	4619      	mov	r1, r3
 800087c:	4805      	ldr	r0, [pc, #20]	@ (8000894 <MX_LTDC_Init+0xf8>)
 800087e:	f003 fffd 	bl	800487c <HAL_LTDC_ConfigLayer>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8000888:	f000 fa2a 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800088c:	bf00      	nop
 800088e:	3738      	adds	r7, #56	@ 0x38
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000134 	.word	0x20000134
 8000898:	40016800 	.word	0x40016800

0800089c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80008a0:	4b17      	ldr	r3, [pc, #92]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008a2:	4a18      	ldr	r2, [pc, #96]	@ (8000904 <MX_SPI5_Init+0x68>)
 80008a4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80008a6:	4b16      	ldr	r3, [pc, #88]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008ac:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b4:	4b12      	ldr	r3, [pc, #72]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008ba:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008bc:	2200      	movs	r2, #0
 80008be:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80008c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008cc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008d0:	2218      	movs	r2, #24
 80008d2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80008da:	4b09      	ldr	r3, [pc, #36]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e0:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008e8:	220a      	movs	r2, #10
 80008ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80008ec:	4804      	ldr	r0, [pc, #16]	@ (8000900 <MX_SPI5_Init+0x64>)
 80008ee:	f005 f835 	bl	800595c <HAL_SPI_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80008f8:	f000 f9f2 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80008fc:	bf00      	nop
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200001dc 	.word	0x200001dc
 8000904:	40015000 	.word	0x40015000

08000908 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800090e:	f107 0308 	add.w	r3, r7, #8
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800091c:	463b      	mov	r3, r7
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000924:	4b1e      	ldr	r3, [pc, #120]	@ (80009a0 <MX_TIM1_Init+0x98>)
 8000926:	4a1f      	ldr	r2, [pc, #124]	@ (80009a4 <MX_TIM1_Init+0x9c>)
 8000928:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800092a:	4b1d      	ldr	r3, [pc, #116]	@ (80009a0 <MX_TIM1_Init+0x98>)
 800092c:	2200      	movs	r2, #0
 800092e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000930:	4b1b      	ldr	r3, [pc, #108]	@ (80009a0 <MX_TIM1_Init+0x98>)
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000936:	4b1a      	ldr	r3, [pc, #104]	@ (80009a0 <MX_TIM1_Init+0x98>)
 8000938:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800093c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800093e:	4b18      	ldr	r3, [pc, #96]	@ (80009a0 <MX_TIM1_Init+0x98>)
 8000940:	2200      	movs	r2, #0
 8000942:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000944:	4b16      	ldr	r3, [pc, #88]	@ (80009a0 <MX_TIM1_Init+0x98>)
 8000946:	2200      	movs	r2, #0
 8000948:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094a:	4b15      	ldr	r3, [pc, #84]	@ (80009a0 <MX_TIM1_Init+0x98>)
 800094c:	2200      	movs	r2, #0
 800094e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000950:	4813      	ldr	r0, [pc, #76]	@ (80009a0 <MX_TIM1_Init+0x98>)
 8000952:	f005 f88c 	bl	8005a6e <HAL_TIM_Base_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800095c:	f000 f9c0 	bl	8000ce0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000960:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000964:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000966:	f107 0308 	add.w	r3, r7, #8
 800096a:	4619      	mov	r1, r3
 800096c:	480c      	ldr	r0, [pc, #48]	@ (80009a0 <MX_TIM1_Init+0x98>)
 800096e:	f005 fa2d 	bl	8005dcc <HAL_TIM_ConfigClockSource>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000978:	f000 f9b2 	bl	8000ce0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800097c:	2300      	movs	r3, #0
 800097e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000980:	2300      	movs	r3, #0
 8000982:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000984:	463b      	mov	r3, r7
 8000986:	4619      	mov	r1, r3
 8000988:	4805      	ldr	r0, [pc, #20]	@ (80009a0 <MX_TIM1_Init+0x98>)
 800098a:	f005 fc4f 	bl	800622c <HAL_TIMEx_MasterConfigSynchronization>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000994:	f000 f9a4 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000998:	bf00      	nop
 800099a:	3718      	adds	r7, #24
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000234 	.word	0x20000234
 80009a4:	40010000 	.word	0x40010000

080009a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009ac:	4b11      	ldr	r3, [pc, #68]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	@ (80009f8 <MX_USART1_UART_Init+0x50>)
 80009b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009b2:	4b10      	ldr	r3, [pc, #64]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009cc:	4b09      	ldr	r3, [pc, #36]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d2:	4b08      	ldr	r3, [pc, #32]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d8:	4b06      	ldr	r3, [pc, #24]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009de:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009e0:	f005 fcb4 	bl	800634c <HAL_UART_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009ea:	f000 f979 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000027c 	.word	0x2000027c
 80009f8:	40011000 	.word	0x40011000

080009fc <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b088      	sub	sp, #32
 8000a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
 8000a08:	605a      	str	r2, [r3, #4]
 8000a0a:	609a      	str	r2, [r3, #8]
 8000a0c:	60da      	str	r2, [r3, #12]
 8000a0e:	611a      	str	r2, [r3, #16]
 8000a10:	615a      	str	r2, [r3, #20]
 8000a12:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000a14:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a16:	4a20      	ldr	r2, [pc, #128]	@ (8000a98 <MX_FMC_Init+0x9c>)
 8000a18:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000a1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000a20:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000a26:	4b1b      	ldr	r3, [pc, #108]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a28:	2204      	movs	r2, #4
 8000a2a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a2e:	2210      	movs	r2, #16
 8000a30:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000a32:	4b18      	ldr	r3, [pc, #96]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a34:	2240      	movs	r2, #64	@ 0x40
 8000a36:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a3a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000a3e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000a40:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000a46:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a4c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000a4e:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a5a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000a60:	2307      	movs	r3, #7
 8000a62:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000a64:	2304      	movs	r3, #4
 8000a66:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000a68:	2307      	movs	r3, #7
 8000a6a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000a70:	2302      	movs	r3, #2
 8000a72:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <MX_FMC_Init+0x98>)
 8000a7e:	f004 ff39 	bl	80058f4 <HAL_SDRAM_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000a88:	f000 f92a 	bl	8000ce0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000a8c:	bf00      	nop
 8000a8e:	3720      	adds	r7, #32
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	200002c4 	.word	0x200002c4
 8000a98:	a0000140 	.word	0xa0000140

08000a9c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08e      	sub	sp, #56	@ 0x38
 8000aa0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	605a      	str	r2, [r3, #4]
 8000aac:	609a      	str	r2, [r3, #8]
 8000aae:	60da      	str	r2, [r3, #12]
 8000ab0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
 8000ab6:	4b7b      	ldr	r3, [pc, #492]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	4a7a      	ldr	r2, [pc, #488]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000abc:	f043 0304 	orr.w	r3, r3, #4
 8000ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac2:	4b78      	ldr	r3, [pc, #480]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	f003 0304 	and.w	r3, r3, #4
 8000aca:	623b      	str	r3, [r7, #32]
 8000acc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
 8000ad2:	4b74      	ldr	r3, [pc, #464]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a73      	ldr	r2, [pc, #460]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000ad8:	f043 0320 	orr.w	r3, r3, #32
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b71      	ldr	r3, [pc, #452]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0320 	and.w	r3, r3, #32
 8000ae6:	61fb      	str	r3, [r7, #28]
 8000ae8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	61bb      	str	r3, [r7, #24]
 8000aee:	4b6d      	ldr	r3, [pc, #436]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a6c      	ldr	r2, [pc, #432]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b6a      	ldr	r3, [pc, #424]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b02:	61bb      	str	r3, [r7, #24]
 8000b04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	617b      	str	r3, [r7, #20]
 8000b0a:	4b66      	ldr	r3, [pc, #408]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a65      	ldr	r2, [pc, #404]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b10:	f043 0301 	orr.w	r3, r3, #1
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b63      	ldr	r3, [pc, #396]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0301 	and.w	r3, r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
 8000b20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	4b5f      	ldr	r3, [pc, #380]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b2c:	f043 0302 	orr.w	r3, r3, #2
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b5c      	ldr	r3, [pc, #368]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0302 	and.w	r3, r3, #2
 8000b3a:	613b      	str	r3, [r7, #16]
 8000b3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60fb      	str	r3, [r7, #12]
 8000b42:	4b58      	ldr	r3, [pc, #352]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	4a57      	ldr	r2, [pc, #348]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b4e:	4b55      	ldr	r3, [pc, #340]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
 8000b5e:	4b51      	ldr	r3, [pc, #324]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	4a50      	ldr	r2, [pc, #320]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b64:	f043 0310 	orr.w	r3, r3, #16
 8000b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6a:	4b4e      	ldr	r3, [pc, #312]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	f003 0310 	and.w	r3, r3, #16
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b76:	2300      	movs	r3, #0
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	4a49      	ldr	r2, [pc, #292]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b80:	f043 0308 	orr.w	r3, r3, #8
 8000b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b86:	4b47      	ldr	r3, [pc, #284]	@ (8000ca4 <MX_GPIO_Init+0x208>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	f003 0308 	and.w	r3, r3, #8
 8000b8e:	607b      	str	r3, [r7, #4]
 8000b90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2116      	movs	r1, #22
 8000b96:	4844      	ldr	r0, [pc, #272]	@ (8000ca8 <MX_GPIO_Init+0x20c>)
 8000b98:	f001 fa44 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2180      	movs	r1, #128	@ 0x80
 8000ba0:	4842      	ldr	r0, [pc, #264]	@ (8000cac <MX_GPIO_Init+0x210>)
 8000ba2:	f001 fa3f 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000bac:	4840      	ldr	r0, [pc, #256]	@ (8000cb0 <MX_GPIO_Init+0x214>)
 8000bae:	f001 fa39 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000bb8:	483e      	ldr	r0, [pc, #248]	@ (8000cb4 <MX_GPIO_Init+0x218>)
 8000bba:	f001 fa33 	bl	8002024 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000bbe:	2316      	movs	r3, #22
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4834      	ldr	r0, [pc, #208]	@ (8000ca8 <MX_GPIO_Init+0x20c>)
 8000bd6:	f001 f879 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000bda:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000bde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000be0:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000be4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bee:	4619      	mov	r1, r3
 8000bf0:	482e      	ldr	r0, [pc, #184]	@ (8000cac <MX_GPIO_Init+0x210>)
 8000bf2:	f001 f86b 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000bf6:	2380      	movs	r3, #128	@ 0x80
 8000bf8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	2300      	movs	r3, #0
 8000c04:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4827      	ldr	r0, [pc, #156]	@ (8000cac <MX_GPIO_Init+0x210>)
 8000c0e:	f001 f85d 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000c12:	2320      	movs	r3, #32
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c16:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000c20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c24:	4619      	mov	r1, r3
 8000c26:	4820      	ldr	r0, [pc, #128]	@ (8000ca8 <MX_GPIO_Init+0x20c>)
 8000c28:	f001 f850 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	481e      	ldr	r0, [pc, #120]	@ (8000cb8 <MX_GPIO_Init+0x21c>)
 8000c40:	f001 f844 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000c44:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c48:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000c52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c56:	4619      	mov	r1, r3
 8000c58:	4815      	ldr	r0, [pc, #84]	@ (8000cb0 <MX_GPIO_Init+0x214>)
 8000c5a:	f001 f837 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000c5e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c64:	2301      	movs	r3, #1
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c74:	4619      	mov	r1, r3
 8000c76:	480e      	ldr	r0, [pc, #56]	@ (8000cb0 <MX_GPIO_Init+0x214>)
 8000c78:	f001 f828 	bl	8001ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000c7c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000c80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c82:	2301      	movs	r3, #1
 8000c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c92:	4619      	mov	r1, r3
 8000c94:	4807      	ldr	r0, [pc, #28]	@ (8000cb4 <MX_GPIO_Init+0x218>)
 8000c96:	f001 f819 	bl	8001ccc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c9a:	bf00      	nop
 8000c9c:	3738      	adds	r7, #56	@ 0x38
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	40020800 	.word	0x40020800
 8000cac:	40020000 	.word	0x40020000
 8000cb0:	40020c00 	.word	0x40020c00
 8000cb4:	40021800 	.word	0x40021800
 8000cb8:	40020400 	.word	0x40020400

08000cbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d101      	bne.n	8000cd2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000cce:	f000 fccf 	bl	8001670 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40001000 	.word	0x40001000

08000ce0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce4:	b672      	cpsid	i
}
 8000ce6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <Error_Handler+0x8>

08000cec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	607b      	str	r3, [r7, #4]
 8000cf6:	4b10      	ldr	r3, [pc, #64]	@ (8000d38 <HAL_MspInit+0x4c>)
 8000cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfa:	4a0f      	ldr	r2, [pc, #60]	@ (8000d38 <HAL_MspInit+0x4c>)
 8000cfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d02:	4b0d      	ldr	r3, [pc, #52]	@ (8000d38 <HAL_MspInit+0x4c>)
 8000d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	603b      	str	r3, [r7, #0]
 8000d12:	4b09      	ldr	r3, [pc, #36]	@ (8000d38 <HAL_MspInit+0x4c>)
 8000d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d16:	4a08      	ldr	r2, [pc, #32]	@ (8000d38 <HAL_MspInit+0x4c>)
 8000d18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d1e:	4b06      	ldr	r3, [pc, #24]	@ (8000d38 <HAL_MspInit+0x4c>)
 8000d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800

08000d3c <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0b      	ldr	r2, [pc, #44]	@ (8000d78 <HAL_CRC_MspInit+0x3c>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d10d      	bne.n	8000d6a <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <HAL_CRC_MspInit+0x40>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d56:	4a09      	ldr	r2, [pc, #36]	@ (8000d7c <HAL_CRC_MspInit+0x40>)
 8000d58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5e:	4b07      	ldr	r3, [pc, #28]	@ (8000d7c <HAL_CRC_MspInit+0x40>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000d6a:	bf00      	nop
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	40023000 	.word	0x40023000
 8000d7c:	40023800 	.word	0x40023800

08000d80 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000dc8 <HAL_DMA2D_MspInit+0x48>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d115      	bne.n	8000dbe <HAL_DMA2D_MspInit+0x3e>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <HAL_DMA2D_MspInit+0x4c>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8000dcc <HAL_DMA2D_MspInit+0x4c>)
 8000d9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dcc <HAL_DMA2D_MspInit+0x4c>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2105      	movs	r1, #5
 8000db2:	205a      	movs	r0, #90	@ 0x5a
 8000db4:	f000 fd58 	bl	8001868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000db8:	205a      	movs	r0, #90	@ 0x5a
 8000dba:	f000 fd71 	bl	80018a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8000dbe:	bf00      	nop
 8000dc0:	3710      	adds	r7, #16
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	4002b000 	.word	0x4002b000
 8000dcc:	40023800 	.word	0x40023800

08000dd0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08a      	sub	sp, #40	@ 0x28
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a29      	ldr	r2, [pc, #164]	@ (8000e94 <HAL_I2C_MspInit+0xc4>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d14b      	bne.n	8000e8a <HAL_I2C_MspInit+0xba>
  {
    /* USER CODE BEGIN I2C3_MspInit 0 */

    /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	4b28      	ldr	r3, [pc, #160]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a27      	ldr	r2, [pc, #156]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000dfc:	f043 0304 	orr.w	r3, r3, #4
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b25      	ldr	r3, [pc, #148]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0304 	and.w	r3, r3, #4
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b21      	ldr	r3, [pc, #132]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a20      	ldr	r2, [pc, #128]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000e2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e30:	2312      	movs	r3, #18
 8000e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e34:	2301      	movs	r3, #1
 8000e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000e3c:	2304      	movs	r3, #4
 8000e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	4619      	mov	r1, r3
 8000e46:	4815      	ldr	r0, [pc, #84]	@ (8000e9c <HAL_I2C_MspInit+0xcc>)
 8000e48:	f000 ff40 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000e4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e52:	2312      	movs	r3, #18
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000e5e:	2304      	movs	r3, #4
 8000e60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	480d      	ldr	r0, [pc, #52]	@ (8000ea0 <HAL_I2C_MspInit+0xd0>)
 8000e6a:	f000 ff2f 	bl	8001ccc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60bb      	str	r3, [r7, #8]
 8000e72:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e76:	4a08      	ldr	r2, [pc, #32]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e78:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000e7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e7e:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <HAL_I2C_MspInit+0xc8>)
 8000e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000e86:	60bb      	str	r3, [r7, #8]
 8000e88:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8000e8a:	bf00      	nop
 8000e8c:	3728      	adds	r7, #40	@ 0x28
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40005c00 	.word	0x40005c00
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b09a      	sub	sp, #104	@ 0x68
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ec0:	2230      	movs	r2, #48	@ 0x30
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f008 fcd9 	bl	800987c <memset>
  if(hltdc->Instance==LTDC)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a85      	ldr	r2, [pc, #532]	@ (80010e4 <HAL_LTDC_MspInit+0x240>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	f040 8102 	bne.w	80010da <HAL_LTDC_MspInit+0x236>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000ed6:	2308      	movs	r3, #8
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8000eda:	2332      	movs	r3, #50	@ 0x32
 8000edc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eea:	4618      	mov	r0, r3
 8000eec:	f004 fb42 	bl	8005574 <HAL_RCCEx_PeriphCLKConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8000ef6:	f7ff fef3 	bl	8000ce0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
 8000efe:	4b7a      	ldr	r3, [pc, #488]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f02:	4a79      	ldr	r2, [pc, #484]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f0a:	4b77      	ldr	r3, [pc, #476]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f12:	623b      	str	r3, [r7, #32]
 8000f14:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
 8000f1a:	4b73      	ldr	r3, [pc, #460]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	4a72      	ldr	r2, [pc, #456]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f20:	f043 0320 	orr.w	r3, r3, #32
 8000f24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f26:	4b70      	ldr	r3, [pc, #448]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	f003 0320 	and.w	r3, r3, #32
 8000f2e:	61fb      	str	r3, [r7, #28]
 8000f30:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
 8000f36:	4b6c      	ldr	r3, [pc, #432]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a6b      	ldr	r2, [pc, #428]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b69      	ldr	r3, [pc, #420]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	61bb      	str	r3, [r7, #24]
 8000f4c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	4b65      	ldr	r3, [pc, #404]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a64      	ldr	r2, [pc, #400]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b62      	ldr	r3, [pc, #392]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b5e      	ldr	r3, [pc, #376]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	4a5d      	ldr	r2, [pc, #372]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7a:	4b5b      	ldr	r3, [pc, #364]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b57      	ldr	r3, [pc, #348]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8e:	4a56      	ldr	r2, [pc, #344]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f90:	f043 0304 	orr.w	r3, r3, #4
 8000f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f96:	4b54      	ldr	r3, [pc, #336]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	4b50      	ldr	r3, [pc, #320]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000faa:	4a4f      	ldr	r2, [pc, #316]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000fac:	f043 0308 	orr.w	r3, r3, #8
 8000fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb2:	4b4d      	ldr	r3, [pc, #308]	@ (80010e8 <HAL_LTDC_MspInit+0x244>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	f003 0308 	and.w	r3, r3, #8
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8000fbe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fc2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000fd0:	230e      	movs	r3, #14
 8000fd2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000fd4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4844      	ldr	r0, [pc, #272]	@ (80010ec <HAL_LTDC_MspInit+0x248>)
 8000fdc:	f000 fe76 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000fe0:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000fe4:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fea:	2300      	movs	r3, #0
 8000fec:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000ff2:	230e      	movs	r3, #14
 8000ff4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	483c      	ldr	r0, [pc, #240]	@ (80010f0 <HAL_LTDC_MspInit+0x24c>)
 8000ffe:	f000 fe65 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001002:	2303      	movs	r3, #3
 8001004:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001006:	2302      	movs	r3, #2
 8001008:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001012:	2309      	movs	r3, #9
 8001014:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800101a:	4619      	mov	r1, r3
 800101c:	4835      	ldr	r0, [pc, #212]	@ (80010f4 <HAL_LTDC_MspInit+0x250>)
 800101e:	f000 fe55 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001022:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001026:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2300      	movs	r3, #0
 8001032:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001034:	230e      	movs	r3, #14
 8001036:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001038:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800103c:	4619      	mov	r1, r3
 800103e:	482d      	ldr	r0, [pc, #180]	@ (80010f4 <HAL_LTDC_MspInit+0x250>)
 8001040:	f000 fe44 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001044:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001048:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104a:	2302      	movs	r3, #2
 800104c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001052:	2300      	movs	r3, #0
 8001054:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001056:	230e      	movs	r3, #14
 8001058:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800105a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800105e:	4619      	mov	r1, r3
 8001060:	4825      	ldr	r0, [pc, #148]	@ (80010f8 <HAL_LTDC_MspInit+0x254>)
 8001062:	f000 fe33 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001066:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800106a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106c:	2302      	movs	r3, #2
 800106e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001074:	2300      	movs	r3, #0
 8001076:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001078:	230e      	movs	r3, #14
 800107a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800107c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001080:	4619      	mov	r1, r3
 8001082:	481e      	ldr	r0, [pc, #120]	@ (80010fc <HAL_LTDC_MspInit+0x258>)
 8001084:	f000 fe22 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001088:	2348      	movs	r3, #72	@ 0x48
 800108a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001098:	230e      	movs	r3, #14
 800109a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800109c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010a0:	4619      	mov	r1, r3
 80010a2:	4817      	ldr	r0, [pc, #92]	@ (8001100 <HAL_LTDC_MspInit+0x25c>)
 80010a4:	f000 fe12 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80010a8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010ac:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ae:	2302      	movs	r3, #2
 80010b0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b6:	2300      	movs	r3, #0
 80010b8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80010ba:	2309      	movs	r3, #9
 80010bc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010c2:	4619      	mov	r1, r3
 80010c4:	480c      	ldr	r0, [pc, #48]	@ (80010f8 <HAL_LTDC_MspInit+0x254>)
 80010c6:	f000 fe01 	bl	8001ccc <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80010ca:	2200      	movs	r2, #0
 80010cc:	2105      	movs	r1, #5
 80010ce:	2058      	movs	r0, #88	@ 0x58
 80010d0:	f000 fbca 	bl	8001868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80010d4:	2058      	movs	r0, #88	@ 0x58
 80010d6:	f000 fbe3 	bl	80018a0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80010da:	bf00      	nop
 80010dc:	3768      	adds	r7, #104	@ 0x68
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40016800 	.word	0x40016800
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40021400 	.word	0x40021400
 80010f0:	40020000 	.word	0x40020000
 80010f4:	40020400 	.word	0x40020400
 80010f8:	40021800 	.word	0x40021800
 80010fc:	40020800 	.word	0x40020800
 8001100:	40020c00 	.word	0x40020c00

08001104 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b08a      	sub	sp, #40	@ 0x28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
 800111a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a19      	ldr	r2, [pc, #100]	@ (8001188 <HAL_SPI_MspInit+0x84>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d12c      	bne.n	8001180 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI5_MspInit 0 */

    /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]
 800112a:	4b18      	ldr	r3, [pc, #96]	@ (800118c <HAL_SPI_MspInit+0x88>)
 800112c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112e:	4a17      	ldr	r2, [pc, #92]	@ (800118c <HAL_SPI_MspInit+0x88>)
 8001130:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001134:	6453      	str	r3, [r2, #68]	@ 0x44
 8001136:	4b15      	ldr	r3, [pc, #84]	@ (800118c <HAL_SPI_MspInit+0x88>)
 8001138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800113e:	613b      	str	r3, [r7, #16]
 8001140:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <HAL_SPI_MspInit+0x88>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a10      	ldr	r2, [pc, #64]	@ (800118c <HAL_SPI_MspInit+0x88>)
 800114c:	f043 0320 	orr.w	r3, r3, #32
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <HAL_SPI_MspInit+0x88>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0320 	and.w	r3, r3, #32
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800115e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001162:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001170:	2305      	movs	r3, #5
 8001172:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	4619      	mov	r1, r3
 800117a:	4805      	ldr	r0, [pc, #20]	@ (8001190 <HAL_SPI_MspInit+0x8c>)
 800117c:	f000 fda6 	bl	8001ccc <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001180:	bf00      	nop
 8001182:	3728      	adds	r7, #40	@ 0x28
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40015000 	.word	0x40015000
 800118c:	40023800 	.word	0x40023800
 8001190:	40021400 	.word	0x40021400

08001194 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0b      	ldr	r2, [pc, #44]	@ (80011d0 <HAL_TIM_Base_MspInit+0x3c>)
 80011a2:	4293      	cmp	r3, r2
 80011a4:	d10d      	bne.n	80011c2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HAL_TIM_Base_MspInit+0x40>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ae:	4a09      	ldr	r2, [pc, #36]	@ (80011d4 <HAL_TIM_Base_MspInit+0x40>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b6:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <HAL_TIM_Base_MspInit+0x40>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80011c2:	bf00      	nop
 80011c4:	3714      	adds	r7, #20
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	40010000 	.word	0x40010000
 80011d4:	40023800 	.word	0x40023800

080011d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a19      	ldr	r2, [pc, #100]	@ (800125c <HAL_UART_MspInit+0x84>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d12c      	bne.n	8001254 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	4b18      	ldr	r3, [pc, #96]	@ (8001260 <HAL_UART_MspInit+0x88>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001202:	4a17      	ldr	r2, [pc, #92]	@ (8001260 <HAL_UART_MspInit+0x88>)
 8001204:	f043 0310 	orr.w	r3, r3, #16
 8001208:	6453      	str	r3, [r2, #68]	@ 0x44
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <HAL_UART_MspInit+0x88>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120e:	f003 0310 	and.w	r3, r3, #16
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <HAL_UART_MspInit+0x88>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a10      	ldr	r2, [pc, #64]	@ (8001260 <HAL_UART_MspInit+0x88>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <HAL_UART_MspInit+0x88>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001232:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001238:	2302      	movs	r3, #2
 800123a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001244:	2307      	movs	r3, #7
 8001246:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	4805      	ldr	r0, [pc, #20]	@ (8001264 <HAL_UART_MspInit+0x8c>)
 8001250:	f000 fd3c 	bl	8001ccc <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001254:	bf00      	nop
 8001256:	3728      	adds	r7, #40	@ 0x28
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40011000 	.word	0x40011000
 8001260:	40023800 	.word	0x40023800
 8001264:	40020000 	.word	0x40020000

08001268 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800127c:	4b3b      	ldr	r3, [pc, #236]	@ (800136c <HAL_FMC_MspInit+0x104>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d16f      	bne.n	8001364 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001284:	4b39      	ldr	r3, [pc, #228]	@ (800136c <HAL_FMC_MspInit+0x104>)
 8001286:	2201      	movs	r2, #1
 8001288:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800128a:	2300      	movs	r3, #0
 800128c:	603b      	str	r3, [r7, #0]
 800128e:	4b38      	ldr	r3, [pc, #224]	@ (8001370 <HAL_FMC_MspInit+0x108>)
 8001290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001292:	4a37      	ldr	r2, [pc, #220]	@ (8001370 <HAL_FMC_MspInit+0x108>)
 8001294:	f043 0301 	orr.w	r3, r3, #1
 8001298:	6393      	str	r3, [r2, #56]	@ 0x38
 800129a:	4b35      	ldr	r3, [pc, #212]	@ (8001370 <HAL_FMC_MspInit+0x108>)
 800129c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80012a6:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 80012aa:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ac:	2302      	movs	r3, #2
 80012ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b4:	2303      	movs	r3, #3
 80012b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012b8:	230c      	movs	r3, #12
 80012ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	4619      	mov	r1, r3
 80012c0:	482c      	ldr	r0, [pc, #176]	@ (8001374 <HAL_FMC_MspInit+0x10c>)
 80012c2:	f000 fd03 	bl	8001ccc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80012c6:	2301      	movs	r3, #1
 80012c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ca:	2302      	movs	r3, #2
 80012cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d2:	2303      	movs	r3, #3
 80012d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012d6:	230c      	movs	r3, #12
 80012d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	4619      	mov	r1, r3
 80012de:	4826      	ldr	r0, [pc, #152]	@ (8001378 <HAL_FMC_MspInit+0x110>)
 80012e0:	f000 fcf4 	bl	8001ccc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80012e4:	f248 1333 	movw	r3, #33075	@ 0x8133
 80012e8:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012f2:	2303      	movs	r3, #3
 80012f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012f6:	230c      	movs	r3, #12
 80012f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	4619      	mov	r1, r3
 80012fe:	481f      	ldr	r0, [pc, #124]	@ (800137c <HAL_FMC_MspInit+0x114>)
 8001300:	f000 fce4 	bl	8001ccc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001304:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001308:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130a:	2302      	movs	r3, #2
 800130c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001312:	2303      	movs	r3, #3
 8001314:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001316:	230c      	movs	r3, #12
 8001318:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4619      	mov	r1, r3
 800131e:	4818      	ldr	r0, [pc, #96]	@ (8001380 <HAL_FMC_MspInit+0x118>)
 8001320:	f000 fcd4 	bl	8001ccc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001324:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001328:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800132a:	2302      	movs	r3, #2
 800132c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001332:	2303      	movs	r3, #3
 8001334:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001336:	230c      	movs	r3, #12
 8001338:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800133a:	1d3b      	adds	r3, r7, #4
 800133c:	4619      	mov	r1, r3
 800133e:	4811      	ldr	r0, [pc, #68]	@ (8001384 <HAL_FMC_MspInit+0x11c>)
 8001340:	f000 fcc4 	bl	8001ccc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001344:	2360      	movs	r3, #96	@ 0x60
 8001346:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001348:	2302      	movs	r3, #2
 800134a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001350:	2303      	movs	r3, #3
 8001352:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001354:	230c      	movs	r3, #12
 8001356:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	4619      	mov	r1, r3
 800135c:	480a      	ldr	r0, [pc, #40]	@ (8001388 <HAL_FMC_MspInit+0x120>)
 800135e:	f000 fcb5 	bl	8001ccc <HAL_GPIO_Init>
 8001362:	e000      	b.n	8001366 <HAL_FMC_MspInit+0xfe>
    return;
 8001364:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001366:	3718      	adds	r7, #24
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20000304 	.word	0x20000304
 8001370:	40023800 	.word	0x40023800
 8001374:	40021400 	.word	0x40021400
 8001378:	40020800 	.word	0x40020800
 800137c:	40021800 	.word	0x40021800
 8001380:	40021000 	.word	0x40021000
 8001384:	40020c00 	.word	0x40020c00
 8001388:	40020400 	.word	0x40020400

0800138c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001394:	f7ff ff68 	bl	8001268 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08e      	sub	sp, #56	@ 0x38
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80013a8:	2300      	movs	r3, #0
 80013aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80013ac:	2300      	movs	r3, #0
 80013ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	4b33      	ldr	r3, [pc, #204]	@ (8001484 <HAL_InitTick+0xe4>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b8:	4a32      	ldr	r2, [pc, #200]	@ (8001484 <HAL_InitTick+0xe4>)
 80013ba:	f043 0310 	orr.w	r3, r3, #16
 80013be:	6413      	str	r3, [r2, #64]	@ 0x40
 80013c0:	4b30      	ldr	r3, [pc, #192]	@ (8001484 <HAL_InitTick+0xe4>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c4:	f003 0310 	and.w	r3, r3, #16
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013cc:	f107 0210 	add.w	r2, r7, #16
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4611      	mov	r1, r2
 80013d6:	4618      	mov	r0, r3
 80013d8:	f004 f89a 	bl	8005510 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d103      	bne.n	80013ee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013e6:	f004 f86b 	bl	80054c0 <HAL_RCC_GetPCLK1Freq>
 80013ea:	6378      	str	r0, [r7, #52]	@ 0x34
 80013ec:	e004      	b.n	80013f8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013ee:	f004 f867 	bl	80054c0 <HAL_RCC_GetPCLK1Freq>
 80013f2:	4603      	mov	r3, r0
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fa:	4a23      	ldr	r2, [pc, #140]	@ (8001488 <HAL_InitTick+0xe8>)
 80013fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001400:	0c9b      	lsrs	r3, r3, #18
 8001402:	3b01      	subs	r3, #1
 8001404:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001406:	4b21      	ldr	r3, [pc, #132]	@ (800148c <HAL_InitTick+0xec>)
 8001408:	4a21      	ldr	r2, [pc, #132]	@ (8001490 <HAL_InitTick+0xf0>)
 800140a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800140c:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <HAL_InitTick+0xec>)
 800140e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001412:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001414:	4a1d      	ldr	r2, [pc, #116]	@ (800148c <HAL_InitTick+0xec>)
 8001416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001418:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800141a:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <HAL_InitTick+0xec>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001420:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <HAL_InitTick+0xec>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001426:	4b19      	ldr	r3, [pc, #100]	@ (800148c <HAL_InitTick+0xec>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800142c:	4817      	ldr	r0, [pc, #92]	@ (800148c <HAL_InitTick+0xec>)
 800142e:	f004 fb1e 	bl	8005a6e <HAL_TIM_Base_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001438:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800143c:	2b00      	cmp	r3, #0
 800143e:	d11b      	bne.n	8001478 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001440:	4812      	ldr	r0, [pc, #72]	@ (800148c <HAL_InitTick+0xec>)
 8001442:	f004 fb63 	bl	8005b0c <HAL_TIM_Base_Start_IT>
 8001446:	4603      	mov	r3, r0
 8001448:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800144c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001450:	2b00      	cmp	r3, #0
 8001452:	d111      	bne.n	8001478 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001454:	2036      	movs	r0, #54	@ 0x36
 8001456:	f000 fa23 	bl	80018a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b0f      	cmp	r3, #15
 800145e:	d808      	bhi.n	8001472 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001460:	2200      	movs	r2, #0
 8001462:	6879      	ldr	r1, [r7, #4]
 8001464:	2036      	movs	r0, #54	@ 0x36
 8001466:	f000 f9ff 	bl	8001868 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800146a:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <HAL_InitTick+0xf4>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	e002      	b.n	8001478 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001478:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800147c:	4618      	mov	r0, r3
 800147e:	3738      	adds	r7, #56	@ 0x38
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40023800 	.word	0x40023800
 8001488:	431bde83 	.word	0x431bde83
 800148c:	20000308 	.word	0x20000308
 8001490:	40001000 	.word	0x40001000
 8001494:	20000004 	.word	0x20000004

08001498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <NMI_Handler+0x4>

080014a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <HardFault_Handler+0x4>

080014a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <MemManage_Handler+0x4>

080014b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <BusFault_Handler+0x4>

080014b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <UsageFault_Handler+0x4>

080014c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014fc:	4802      	ldr	r0, [pc, #8]	@ (8001508 <TIM6_DAC_IRQHandler+0x10>)
 80014fe:	f004 fb75 	bl	8005bec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20000308 	.word	0x20000308

0800150c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8001510:	4802      	ldr	r0, [pc, #8]	@ (800151c <OTG_HS_IRQHandler+0x10>)
 8001512:	f001 f85d 	bl	80025d0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000734 	.word	0x20000734

08001520 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001524:	4802      	ldr	r0, [pc, #8]	@ (8001530 <LTDC_IRQHandler+0x10>)
 8001526:	f003 f8e7 	bl	80046f8 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000134 	.word	0x20000134

08001534 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8001538:	4802      	ldr	r0, [pc, #8]	@ (8001544 <DMA2D_IRQHandler+0x10>)
 800153a:	f000 fa24 	bl	8001986 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	200000a0 	.word	0x200000a0

08001548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001550:	4a14      	ldr	r2, [pc, #80]	@ (80015a4 <_sbrk+0x5c>)
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <_sbrk+0x60>)
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800155c:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <_sbrk+0x64>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d102      	bne.n	800156a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001564:	4b11      	ldr	r3, [pc, #68]	@ (80015ac <_sbrk+0x64>)
 8001566:	4a12      	ldr	r2, [pc, #72]	@ (80015b0 <_sbrk+0x68>)
 8001568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800156a:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	429a      	cmp	r2, r3
 8001576:	d207      	bcs.n	8001588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001578:	f008 f998 	bl	80098ac <__errno>
 800157c:	4603      	mov	r3, r0
 800157e:	220c      	movs	r2, #12
 8001580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001582:	f04f 33ff 	mov.w	r3, #4294967295
 8001586:	e009      	b.n	800159c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001588:	4b08      	ldr	r3, [pc, #32]	@ (80015ac <_sbrk+0x64>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800158e:	4b07      	ldr	r3, [pc, #28]	@ (80015ac <_sbrk+0x64>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	4a05      	ldr	r2, [pc, #20]	@ (80015ac <_sbrk+0x64>)
 8001598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800159a:	68fb      	ldr	r3, [r7, #12]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3718      	adds	r7, #24
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20030000 	.word	0x20030000
 80015a8:	00000400 	.word	0x00000400
 80015ac:	20000350 	.word	0x20000350
 80015b0:	20000c60 	.word	0x20000c60

080015b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015b8:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <SystemInit+0x20>)
 80015ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015be:	4a05      	ldr	r2, [pc, #20]	@ (80015d4 <SystemInit+0x20>)
 80015c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80015c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000ed00 	.word	0xe000ed00

080015d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80015d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001610 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80015dc:	f7ff ffea 	bl	80015b4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015e2:	490d      	ldr	r1, [pc, #52]	@ (8001618 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015e4:	4a0d      	ldr	r2, [pc, #52]	@ (800161c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015e8:	e002      	b.n	80015f0 <LoopCopyDataInit>

080015ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ee:	3304      	adds	r3, #4

080015f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015f4:	d3f9      	bcc.n	80015ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001620 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001624 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015fc:	e001      	b.n	8001602 <LoopFillZerobss>

080015fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001600:	3204      	adds	r2, #4

08001602 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001602:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001604:	d3fb      	bcc.n	80015fe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001606:	f008 f957 	bl	80098b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800160a:	f7fe ff8d 	bl	8000528 <main>
  bx  lr    
 800160e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001610:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001614:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001618:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800161c:	080099e8 	.word	0x080099e8
  ldr r2, =_sbss
 8001620:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001624:	20000c5c 	.word	0x20000c5c

08001628 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001628:	e7fe      	b.n	8001628 <ADC_IRQHandler>
	...

0800162c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001630:	4b0e      	ldr	r3, [pc, #56]	@ (800166c <HAL_Init+0x40>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0d      	ldr	r2, [pc, #52]	@ (800166c <HAL_Init+0x40>)
 8001636:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800163a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <HAL_Init+0x40>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0a      	ldr	r2, [pc, #40]	@ (800166c <HAL_Init+0x40>)
 8001642:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001646:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <HAL_Init+0x40>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a07      	ldr	r2, [pc, #28]	@ (800166c <HAL_Init+0x40>)
 800164e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001652:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001654:	2003      	movs	r0, #3
 8001656:	f000 f8fc 	bl	8001852 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800165a:	200f      	movs	r0, #15
 800165c:	f7ff fea0 	bl	80013a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001660:	f7ff fb44 	bl	8000cec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40023c00 	.word	0x40023c00

08001670 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001674:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_IncTick+0x20>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_IncTick+0x24>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4413      	add	r3, r2
 8001680:	4a04      	ldr	r2, [pc, #16]	@ (8001694 <HAL_IncTick+0x24>)
 8001682:	6013      	str	r3, [r2, #0]
}
 8001684:	bf00      	nop
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	20000008 	.word	0x20000008
 8001694:	20000354 	.word	0x20000354

08001698 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return uwTick;
 800169c:	4b03      	ldr	r3, [pc, #12]	@ (80016ac <HAL_GetTick+0x14>)
 800169e:	681b      	ldr	r3, [r3, #0]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	20000354 	.word	0x20000354

080016b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016b8:	f7ff ffee 	bl	8001698 <HAL_GetTick>
 80016bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016c8:	d005      	beq.n	80016d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ca:	4b0a      	ldr	r3, [pc, #40]	@ (80016f4 <HAL_Delay+0x44>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	4413      	add	r3, r2
 80016d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016d6:	bf00      	nop
 80016d8:	f7ff ffde 	bl	8001698 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d8f7      	bhi.n	80016d8 <HAL_Delay+0x28>
  {
  }
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000008 	.word	0x20000008

080016f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001708:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001720:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001724:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172a:	4a04      	ldr	r2, [pc, #16]	@ (800173c <__NVIC_SetPriorityGrouping+0x44>)
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	60d3      	str	r3, [r2, #12]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001744:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <__NVIC_GetPriorityGrouping+0x18>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	0a1b      	lsrs	r3, r3, #8
 800174a:	f003 0307 	and.w	r3, r3, #7
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00

0800175c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	4603      	mov	r3, r0
 8001764:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	2b00      	cmp	r3, #0
 800176c:	db0b      	blt.n	8001786 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800176e:	79fb      	ldrb	r3, [r7, #7]
 8001770:	f003 021f 	and.w	r2, r3, #31
 8001774:	4907      	ldr	r1, [pc, #28]	@ (8001794 <__NVIC_EnableIRQ+0x38>)
 8001776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177a:	095b      	lsrs	r3, r3, #5
 800177c:	2001      	movs	r0, #1
 800177e:	fa00 f202 	lsl.w	r2, r0, r2
 8001782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000e100 	.word	0xe000e100

08001798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	db0a      	blt.n	80017c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	490c      	ldr	r1, [pc, #48]	@ (80017e4 <__NVIC_SetPriority+0x4c>)
 80017b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b6:	0112      	lsls	r2, r2, #4
 80017b8:	b2d2      	uxtb	r2, r2
 80017ba:	440b      	add	r3, r1
 80017bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c0:	e00a      	b.n	80017d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4908      	ldr	r1, [pc, #32]	@ (80017e8 <__NVIC_SetPriority+0x50>)
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	3b04      	subs	r3, #4
 80017d0:	0112      	lsls	r2, r2, #4
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	440b      	add	r3, r1
 80017d6:	761a      	strb	r2, [r3, #24]
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	e000e100 	.word	0xe000e100
 80017e8:	e000ed00 	.word	0xe000ed00

080017ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b089      	sub	sp, #36	@ 0x24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	60b9      	str	r1, [r7, #8]
 80017f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f003 0307 	and.w	r3, r3, #7
 80017fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f1c3 0307 	rsb	r3, r3, #7
 8001806:	2b04      	cmp	r3, #4
 8001808:	bf28      	it	cs
 800180a:	2304      	movcs	r3, #4
 800180c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	3304      	adds	r3, #4
 8001812:	2b06      	cmp	r3, #6
 8001814:	d902      	bls.n	800181c <NVIC_EncodePriority+0x30>
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	3b03      	subs	r3, #3
 800181a:	e000      	b.n	800181e <NVIC_EncodePriority+0x32>
 800181c:	2300      	movs	r3, #0
 800181e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	f04f 32ff 	mov.w	r2, #4294967295
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	43da      	mvns	r2, r3
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	401a      	ands	r2, r3
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001834:	f04f 31ff 	mov.w	r1, #4294967295
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	43d9      	mvns	r1, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	4313      	orrs	r3, r2
         );
}
 8001846:	4618      	mov	r0, r3
 8001848:	3724      	adds	r7, #36	@ 0x24
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff ff4c 	bl	80016f8 <__NVIC_SetPriorityGrouping>
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}

08001868 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	60b9      	str	r1, [r7, #8]
 8001872:	607a      	str	r2, [r7, #4]
 8001874:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800187a:	f7ff ff61 	bl	8001740 <__NVIC_GetPriorityGrouping>
 800187e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	6978      	ldr	r0, [r7, #20]
 8001886:	f7ff ffb1 	bl	80017ec <NVIC_EncodePriority>
 800188a:	4602      	mov	r2, r0
 800188c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001890:	4611      	mov	r1, r2
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ff80 	bl	8001798 <__NVIC_SetPriority>
}
 8001898:	bf00      	nop
 800189a:	3718      	adds	r7, #24
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff54 	bl	800175c <__NVIC_EnableIRQ>
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e00e      	b.n	80018ec <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	795b      	ldrb	r3, [r3, #5]
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d105      	bne.n	80018e4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2200      	movs	r2, #0
 80018dc:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff fa2c 	bl	8000d3c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2201      	movs	r2, #1
 80018e8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d101      	bne.n	8001906 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e03b      	b.n	800197e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	d106      	bne.n	8001920 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800191a:	6878      	ldr	r0, [r7, #4]
 800191c:	f7ff fa30 	bl	8000d80 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2202      	movs	r2, #2
 8001924:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685a      	ldr	r2, [r3, #4]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001944:	f023 0107 	bic.w	r1, r3, #7
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689a      	ldr	r2, [r3, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	430a      	orrs	r2, r1
 8001952:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800195e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	68d1      	ldr	r1, [r2, #12]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	6812      	ldr	r2, [r2, #0]
 800196a:	430b      	orrs	r3, r1
 800196c:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b084      	sub	sp, #16
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d026      	beq.n	80019f6 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d021      	beq.n	80019f6 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019c0:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019c6:	f043 0201 	orr.w	r2, r3, #1
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2201      	movs	r2, #1
 80019d4:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2204      	movs	r2, #4
 80019da:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f003 0320 	and.w	r3, r3, #32
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d026      	beq.n	8001a4e <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d021      	beq.n	8001a4e <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001a18:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2220      	movs	r2, #32
 8001a20:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a26:	f043 0202 	orr.w	r2, r3, #2
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2204      	movs	r2, #4
 8001a32:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f003 0308 	and.w	r3, r3, #8
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d026      	beq.n	8001aa6 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d021      	beq.n	8001aa6 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a70:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2208      	movs	r2, #8
 8001a78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a7e:	f043 0204 	orr.w	r2, r3, #4
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2204      	movs	r2, #4
 8001a8a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d013      	beq.n	8001ad8 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d00e      	beq.n	8001ad8 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ac8:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2204      	movs	r2, #4
 8001ad0:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f000 f853 	bl	8001b7e <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d024      	beq.n	8001b2c <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d01f      	beq.n	8001b2c <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001afa:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2202      	movs	r2, #2
 8001b02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	691b      	ldr	r3, [r3, #16]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f003 0310 	and.w	r3, r3, #16
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d01f      	beq.n	8001b76 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d01a      	beq.n	8001b76 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001b4e:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2210      	movs	r2, #16
 8001b56:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f000 f80e 	bl	8001b92 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b087      	sub	sp, #28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d101      	bne.n	8001bc8 <HAL_DMA2D_ConfigLayer+0x20>
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	e079      	b.n	8001cbc <HAL_DMA2D_ConfigLayer+0x114>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2202      	movs	r2, #2
 8001bd4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	011b      	lsls	r3, r3, #4
 8001bdc:	3318      	adds	r3, #24
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	041b      	lsls	r3, r3, #16
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8001bf2:	4b35      	ldr	r3, [pc, #212]	@ (8001cc8 <HAL_DMA2D_ConfigLayer+0x120>)
 8001bf4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b0a      	cmp	r3, #10
 8001bfc:	d003      	beq.n	8001c06 <HAL_DMA2D_ConfigLayer+0x5e>
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b09      	cmp	r3, #9
 8001c04:	d107      	bne.n	8001c16 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]
 8001c14:	e005      	b.n	8001c22 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	061b      	lsls	r3, r3, #24
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d120      	bne.n	8001c6a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	43db      	mvns	r3, r3
 8001c32:	ea02 0103 	and.w	r1, r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b0a      	cmp	r3, #10
 8001c50:	d003      	beq.n	8001c5a <HAL_DMA2D_ConfigLayer+0xb2>
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b09      	cmp	r3, #9
 8001c58:	d127      	bne.n	8001caa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	68da      	ldr	r2, [r3, #12]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8001c66:	629a      	str	r2, [r3, #40]	@ 0x28
 8001c68:	e01f      	b.n	8001caa <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	69da      	ldr	r2, [r3, #28]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	43db      	mvns	r3, r3
 8001c74:	ea02 0103 	and.w	r1, r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	6812      	ldr	r2, [r2, #0]
 8001c8a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b0a      	cmp	r3, #10
 8001c92:	d003      	beq.n	8001c9c <HAL_DMA2D_ConfigLayer+0xf4>
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b09      	cmp	r3, #9
 8001c9a:	d106      	bne.n	8001caa <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8001ca8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	371c      	adds	r7, #28
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	ff03000f 	.word	0xff03000f

08001ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b089      	sub	sp, #36	@ 0x24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
 8001ce6:	e177      	b.n	8001fd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ce8:	2201      	movs	r2, #1
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	f040 8166 	bne.w	8001fd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d005      	beq.n	8001d1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d130      	bne.n	8001d80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	2203      	movs	r2, #3
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d54:	2201      	movs	r2, #1
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	4013      	ands	r3, r2
 8001d62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	f003 0201 	and.w	r2, r3, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	69ba      	ldr	r2, [r7, #24]
 8001d7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d017      	beq.n	8001dbc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	2203      	movs	r2, #3
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	69ba      	ldr	r2, [r7, #24]
 8001da0:	4013      	ands	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	689a      	ldr	r2, [r3, #8]
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d123      	bne.n	8001e10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	08da      	lsrs	r2, r3, #3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3208      	adds	r2, #8
 8001dd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	f003 0307 	and.w	r3, r3, #7
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	220f      	movs	r2, #15
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	691a      	ldr	r2, [r3, #16]
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	08da      	lsrs	r2, r3, #3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	3208      	adds	r2, #8
 8001e0a:	69b9      	ldr	r1, [r7, #24]
 8001e0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f003 0203 	and.w	r2, r3, #3
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	f000 80c0 	beq.w	8001fd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	4b66      	ldr	r3, [pc, #408]	@ (8001ff0 <HAL_GPIO_Init+0x324>)
 8001e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5a:	4a65      	ldr	r2, [pc, #404]	@ (8001ff0 <HAL_GPIO_Init+0x324>)
 8001e5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e62:	4b63      	ldr	r3, [pc, #396]	@ (8001ff0 <HAL_GPIO_Init+0x324>)
 8001e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6e:	4a61      	ldr	r2, [pc, #388]	@ (8001ff4 <HAL_GPIO_Init+0x328>)
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	3302      	adds	r3, #2
 8001e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	220f      	movs	r2, #15
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	69ba      	ldr	r2, [r7, #24]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a58      	ldr	r2, [pc, #352]	@ (8001ff8 <HAL_GPIO_Init+0x32c>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d037      	beq.n	8001f0a <HAL_GPIO_Init+0x23e>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a57      	ldr	r2, [pc, #348]	@ (8001ffc <HAL_GPIO_Init+0x330>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d031      	beq.n	8001f06 <HAL_GPIO_Init+0x23a>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a56      	ldr	r2, [pc, #344]	@ (8002000 <HAL_GPIO_Init+0x334>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d02b      	beq.n	8001f02 <HAL_GPIO_Init+0x236>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a55      	ldr	r2, [pc, #340]	@ (8002004 <HAL_GPIO_Init+0x338>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d025      	beq.n	8001efe <HAL_GPIO_Init+0x232>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a54      	ldr	r2, [pc, #336]	@ (8002008 <HAL_GPIO_Init+0x33c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d01f      	beq.n	8001efa <HAL_GPIO_Init+0x22e>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a53      	ldr	r2, [pc, #332]	@ (800200c <HAL_GPIO_Init+0x340>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d019      	beq.n	8001ef6 <HAL_GPIO_Init+0x22a>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a52      	ldr	r2, [pc, #328]	@ (8002010 <HAL_GPIO_Init+0x344>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d013      	beq.n	8001ef2 <HAL_GPIO_Init+0x226>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a51      	ldr	r2, [pc, #324]	@ (8002014 <HAL_GPIO_Init+0x348>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d00d      	beq.n	8001eee <HAL_GPIO_Init+0x222>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a50      	ldr	r2, [pc, #320]	@ (8002018 <HAL_GPIO_Init+0x34c>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d007      	beq.n	8001eea <HAL_GPIO_Init+0x21e>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a4f      	ldr	r2, [pc, #316]	@ (800201c <HAL_GPIO_Init+0x350>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d101      	bne.n	8001ee6 <HAL_GPIO_Init+0x21a>
 8001ee2:	2309      	movs	r3, #9
 8001ee4:	e012      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001ee6:	230a      	movs	r3, #10
 8001ee8:	e010      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001eea:	2308      	movs	r3, #8
 8001eec:	e00e      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001eee:	2307      	movs	r3, #7
 8001ef0:	e00c      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001ef2:	2306      	movs	r3, #6
 8001ef4:	e00a      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001ef6:	2305      	movs	r3, #5
 8001ef8:	e008      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001efa:	2304      	movs	r3, #4
 8001efc:	e006      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001efe:	2303      	movs	r3, #3
 8001f00:	e004      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001f02:	2302      	movs	r3, #2
 8001f04:	e002      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001f06:	2301      	movs	r3, #1
 8001f08:	e000      	b.n	8001f0c <HAL_GPIO_Init+0x240>
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	69fa      	ldr	r2, [r7, #28]
 8001f0e:	f002 0203 	and.w	r2, r2, #3
 8001f12:	0092      	lsls	r2, r2, #2
 8001f14:	4093      	lsls	r3, r2
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f1c:	4935      	ldr	r1, [pc, #212]	@ (8001ff4 <HAL_GPIO_Init+0x328>)
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	089b      	lsrs	r3, r3, #2
 8001f22:	3302      	adds	r3, #2
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	43db      	mvns	r3, r3
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	4013      	ands	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d003      	beq.n	8001f4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f4e:	4a34      	ldr	r2, [pc, #208]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f54:	4b32      	ldr	r3, [pc, #200]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	69ba      	ldr	r2, [r7, #24]
 8001f60:	4013      	ands	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d003      	beq.n	8001f78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f78:	4a29      	ldr	r2, [pc, #164]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f7e:	4b28      	ldr	r3, [pc, #160]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	69ba      	ldr	r2, [r7, #24]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d003      	beq.n	8001fa2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fa2:	4a1f      	ldr	r2, [pc, #124]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001fc4:	69ba      	ldr	r2, [r7, #24]
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fcc:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <HAL_GPIO_Init+0x354>)
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	61fb      	str	r3, [r7, #28]
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	2b0f      	cmp	r3, #15
 8001fdc:	f67f ae84 	bls.w	8001ce8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	bf00      	nop
 8001fe4:	3724      	adds	r7, #36	@ 0x24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40013800 	.word	0x40013800
 8001ff8:	40020000 	.word	0x40020000
 8001ffc:	40020400 	.word	0x40020400
 8002000:	40020800 	.word	0x40020800
 8002004:	40020c00 	.word	0x40020c00
 8002008:	40021000 	.word	0x40021000
 800200c:	40021400 	.word	0x40021400
 8002010:	40021800 	.word	0x40021800
 8002014:	40021c00 	.word	0x40021c00
 8002018:	40022000 	.word	0x40022000
 800201c:	40022400 	.word	0x40022400
 8002020:	40013c00 	.word	0x40013c00

08002024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	460b      	mov	r3, r1
 800202e:	807b      	strh	r3, [r7, #2]
 8002030:	4613      	mov	r3, r2
 8002032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002034:	787b      	ldrb	r3, [r7, #1]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800203a:	887a      	ldrh	r2, [r7, #2]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002040:	e003      	b.n	800204a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002042:	887b      	ldrh	r3, [r7, #2]
 8002044:	041a      	lsls	r2, r3, #16
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	619a      	str	r2, [r3, #24]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b086      	sub	sp, #24
 800205a:	af02      	add	r7, sp, #8
 800205c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d101      	bne.n	8002068 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	e059      	b.n	800211c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d106      	bne.n	8002088 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f007 f8e8 	bl	8009258 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2203      	movs	r2, #3
 800208c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002096:	d102      	bne.n	800209e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4618      	mov	r0, r3
 80020a4:	f004 ff2f 	bl	8006f06 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6818      	ldr	r0, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	7c1a      	ldrb	r2, [r3, #16]
 80020b0:	f88d 2000 	strb.w	r2, [sp]
 80020b4:	3304      	adds	r3, #4
 80020b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020b8:	f004 feb0 	bl	8006e1c <USB_CoreInit>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d005      	beq.n	80020ce <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2202      	movs	r2, #2
 80020c6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e026      	b.n	800211c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2101      	movs	r1, #1
 80020d4:	4618      	mov	r0, r3
 80020d6:	f004 ff27 	bl	8006f28 <USB_SetCurrentMode>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d005      	beq.n	80020ec <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2202      	movs	r2, #2
 80020e4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e017      	b.n	800211c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6818      	ldr	r0, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	7c1a      	ldrb	r2, [r3, #16]
 80020f4:	f88d 2000 	strb.w	r2, [sp]
 80020f8:	3304      	adds	r3, #4
 80020fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020fc:	f005 f8d0 	bl	80072a0 <USB_HostInit>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d005      	beq.n	8002112 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2202      	movs	r2, #2
 800210a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e004      	b.n	800211c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b08b      	sub	sp, #44	@ 0x2c
 8002128:	af04      	add	r7, sp, #16
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	4608      	mov	r0, r1
 800212e:	4611      	mov	r1, r2
 8002130:	461a      	mov	r2, r3
 8002132:	4603      	mov	r3, r0
 8002134:	70fb      	strb	r3, [r7, #3]
 8002136:	460b      	mov	r3, r1
 8002138:	70bb      	strb	r3, [r7, #2]
 800213a:	4613      	mov	r3, r2
 800213c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800213e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002140:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_HCD_HC_Init+0x2c>
 800214c:	2302      	movs	r3, #2
 800214e:	e09d      	b.n	800228c <HAL_HCD_HC_Init+0x168>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2201      	movs	r2, #1
 8002154:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002158:	78fa      	ldrb	r2, [r7, #3]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	011b      	lsls	r3, r3, #4
 8002160:	1a9b      	subs	r3, r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	3319      	adds	r3, #25
 8002168:	2200      	movs	r2, #0
 800216a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800216c:	78fa      	ldrb	r2, [r7, #3]
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	1a9b      	subs	r3, r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	3314      	adds	r3, #20
 800217c:	787a      	ldrb	r2, [r7, #1]
 800217e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002180:	78fa      	ldrb	r2, [r7, #3]
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	011b      	lsls	r3, r3, #4
 8002188:	1a9b      	subs	r3, r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	440b      	add	r3, r1
 800218e:	3315      	adds	r3, #21
 8002190:	78fa      	ldrb	r2, [r7, #3]
 8002192:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002194:	78fa      	ldrb	r2, [r7, #3]
 8002196:	6879      	ldr	r1, [r7, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	1a9b      	subs	r3, r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	3326      	adds	r3, #38	@ 0x26
 80021a4:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80021a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	78bb      	ldrb	r3, [r7, #2]
 80021ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021b2:	b2d8      	uxtb	r0, r3
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	011b      	lsls	r3, r3, #4
 80021ba:	1a9b      	subs	r3, r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	440b      	add	r3, r1
 80021c0:	3316      	adds	r3, #22
 80021c2:	4602      	mov	r2, r0
 80021c4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80021c6:	78fb      	ldrb	r3, [r7, #3]
 80021c8:	4619      	mov	r1, r3
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 fb88 	bl	80028e0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80021d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	da0a      	bge.n	80021ee <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80021d8:	78fa      	ldrb	r2, [r7, #3]
 80021da:	6879      	ldr	r1, [r7, #4]
 80021dc:	4613      	mov	r3, r2
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	1a9b      	subs	r3, r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	3317      	adds	r3, #23
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]
 80021ec:	e009      	b.n	8002202 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80021ee:	78fa      	ldrb	r2, [r7, #3]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	4613      	mov	r3, r2
 80021f4:	011b      	lsls	r3, r3, #4
 80021f6:	1a9b      	subs	r3, r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	440b      	add	r3, r1
 80021fc:	3317      	adds	r3, #23
 80021fe:	2200      	movs	r2, #0
 8002200:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4618      	mov	r0, r3
 8002208:	f005 f984 	bl	8007514 <USB_GetHostSpeed>
 800220c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800220e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002212:	2b01      	cmp	r3, #1
 8002214:	d10b      	bne.n	800222e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002216:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800221a:	2b01      	cmp	r3, #1
 800221c:	d107      	bne.n	800222e <HAL_HCD_HC_Init+0x10a>
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d104      	bne.n	800222e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2bbc      	cmp	r3, #188	@ 0xbc
 8002228:	d901      	bls.n	800222e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800222a:	23bc      	movs	r3, #188	@ 0xbc
 800222c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800222e:	78fa      	ldrb	r2, [r7, #3]
 8002230:	6879      	ldr	r1, [r7, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	011b      	lsls	r3, r3, #4
 8002236:	1a9b      	subs	r3, r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3318      	adds	r3, #24
 800223e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002242:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002244:	78fa      	ldrb	r2, [r7, #3]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	b298      	uxth	r0, r3
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	1a9b      	subs	r3, r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	3328      	adds	r3, #40	@ 0x28
 8002258:	4602      	mov	r2, r0
 800225a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	b29b      	uxth	r3, r3
 8002264:	787c      	ldrb	r4, [r7, #1]
 8002266:	78ba      	ldrb	r2, [r7, #2]
 8002268:	78f9      	ldrb	r1, [r7, #3]
 800226a:	9302      	str	r3, [sp, #8]
 800226c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002270:	9301      	str	r3, [sp, #4]
 8002272:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	4623      	mov	r3, r4
 800227a:	f005 f973 	bl	8007564 <USB_HC_Init>
 800227e:	4603      	mov	r3, r0
 8002280:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800228a:	7bfb      	ldrb	r3, [r7, #15]
}
 800228c:	4618      	mov	r0, r3
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	bd90      	pop	{r4, r7, pc}

08002294 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	4608      	mov	r0, r1
 800229e:	4611      	mov	r1, r2
 80022a0:	461a      	mov	r2, r3
 80022a2:	4603      	mov	r3, r0
 80022a4:	70fb      	strb	r3, [r7, #3]
 80022a6:	460b      	mov	r3, r1
 80022a8:	70bb      	strb	r3, [r7, #2]
 80022aa:	4613      	mov	r3, r2
 80022ac:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80022ae:	78fa      	ldrb	r2, [r7, #3]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	011b      	lsls	r3, r3, #4
 80022b6:	1a9b      	subs	r3, r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	440b      	add	r3, r1
 80022bc:	3317      	adds	r3, #23
 80022be:	78ba      	ldrb	r2, [r7, #2]
 80022c0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80022c2:	78fa      	ldrb	r2, [r7, #3]
 80022c4:	6879      	ldr	r1, [r7, #4]
 80022c6:	4613      	mov	r3, r2
 80022c8:	011b      	lsls	r3, r3, #4
 80022ca:	1a9b      	subs	r3, r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	440b      	add	r3, r1
 80022d0:	3326      	adds	r3, #38	@ 0x26
 80022d2:	787a      	ldrb	r2, [r7, #1]
 80022d4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80022d6:	7c3b      	ldrb	r3, [r7, #16]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d114      	bne.n	8002306 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80022dc:	78fa      	ldrb	r2, [r7, #3]
 80022de:	6879      	ldr	r1, [r7, #4]
 80022e0:	4613      	mov	r3, r2
 80022e2:	011b      	lsls	r3, r3, #4
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	332a      	adds	r3, #42	@ 0x2a
 80022ec:	2203      	movs	r2, #3
 80022ee:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80022f0:	78fa      	ldrb	r2, [r7, #3]
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	4613      	mov	r3, r2
 80022f6:	011b      	lsls	r3, r3, #4
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	3319      	adds	r3, #25
 8002300:	7f3a      	ldrb	r2, [r7, #28]
 8002302:	701a      	strb	r2, [r3, #0]
 8002304:	e009      	b.n	800231a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002306:	78fa      	ldrb	r2, [r7, #3]
 8002308:	6879      	ldr	r1, [r7, #4]
 800230a:	4613      	mov	r3, r2
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	1a9b      	subs	r3, r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	440b      	add	r3, r1
 8002314:	332a      	adds	r3, #42	@ 0x2a
 8002316:	2202      	movs	r2, #2
 8002318:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800231a:	787b      	ldrb	r3, [r7, #1]
 800231c:	2b03      	cmp	r3, #3
 800231e:	f200 8102 	bhi.w	8002526 <HAL_HCD_HC_SubmitRequest+0x292>
 8002322:	a201      	add	r2, pc, #4	@ (adr r2, 8002328 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002328:	08002339 	.word	0x08002339
 800232c:	08002511 	.word	0x08002511
 8002330:	080023fd 	.word	0x080023fd
 8002334:	08002487 	.word	0x08002487
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002338:	7c3b      	ldrb	r3, [r7, #16]
 800233a:	2b01      	cmp	r3, #1
 800233c:	f040 80f5 	bne.w	800252a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002340:	78bb      	ldrb	r3, [r7, #2]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d12d      	bne.n	80023a2 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002346:	8b3b      	ldrh	r3, [r7, #24]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d109      	bne.n	8002360 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 800234c:	78fa      	ldrb	r2, [r7, #3]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	333d      	adds	r3, #61	@ 0x3d
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002360:	78fa      	ldrb	r2, [r7, #3]
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	4613      	mov	r3, r2
 8002366:	011b      	lsls	r3, r3, #4
 8002368:	1a9b      	subs	r3, r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	333d      	adds	r3, #61	@ 0x3d
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d10a      	bne.n	800238c <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002376:	78fa      	ldrb	r2, [r7, #3]
 8002378:	6879      	ldr	r1, [r7, #4]
 800237a:	4613      	mov	r3, r2
 800237c:	011b      	lsls	r3, r3, #4
 800237e:	1a9b      	subs	r3, r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	440b      	add	r3, r1
 8002384:	332a      	adds	r3, #42	@ 0x2a
 8002386:	2200      	movs	r2, #0
 8002388:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800238a:	e0ce      	b.n	800252a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800238c:	78fa      	ldrb	r2, [r7, #3]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	011b      	lsls	r3, r3, #4
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	332a      	adds	r3, #42	@ 0x2a
 800239c:	2202      	movs	r2, #2
 800239e:	701a      	strb	r2, [r3, #0]
      break;
 80023a0:	e0c3      	b.n	800252a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80023a2:	78fa      	ldrb	r2, [r7, #3]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	011b      	lsls	r3, r3, #4
 80023aa:	1a9b      	subs	r3, r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	331a      	adds	r3, #26
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	f040 80b8 	bne.w	800252a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80023ba:	78fa      	ldrb	r2, [r7, #3]
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	333c      	adds	r3, #60	@ 0x3c
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d10a      	bne.n	80023e6 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	332a      	adds	r3, #42	@ 0x2a
 80023e0:	2200      	movs	r2, #0
 80023e2:	701a      	strb	r2, [r3, #0]
      break;
 80023e4:	e0a1      	b.n	800252a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	332a      	adds	r3, #42	@ 0x2a
 80023f6:	2202      	movs	r2, #2
 80023f8:	701a      	strb	r2, [r3, #0]
      break;
 80023fa:	e096      	b.n	800252a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80023fc:	78bb      	ldrb	r3, [r7, #2]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d120      	bne.n	8002444 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002402:	78fa      	ldrb	r2, [r7, #3]
 8002404:	6879      	ldr	r1, [r7, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	1a9b      	subs	r3, r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	440b      	add	r3, r1
 8002410:	333d      	adds	r3, #61	@ 0x3d
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10a      	bne.n	800242e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002418:	78fa      	ldrb	r2, [r7, #3]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	332a      	adds	r3, #42	@ 0x2a
 8002428:	2200      	movs	r2, #0
 800242a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800242c:	e07e      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800242e:	78fa      	ldrb	r2, [r7, #3]
 8002430:	6879      	ldr	r1, [r7, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	1a9b      	subs	r3, r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	332a      	adds	r3, #42	@ 0x2a
 800243e:	2202      	movs	r2, #2
 8002440:	701a      	strb	r2, [r3, #0]
      break;
 8002442:	e073      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002444:	78fa      	ldrb	r2, [r7, #3]
 8002446:	6879      	ldr	r1, [r7, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	011b      	lsls	r3, r3, #4
 800244c:	1a9b      	subs	r3, r3, r2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	333c      	adds	r3, #60	@ 0x3c
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10a      	bne.n	8002470 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800245a:	78fa      	ldrb	r2, [r7, #3]
 800245c:	6879      	ldr	r1, [r7, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	011b      	lsls	r3, r3, #4
 8002462:	1a9b      	subs	r3, r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	440b      	add	r3, r1
 8002468:	332a      	adds	r3, #42	@ 0x2a
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
      break;
 800246e:	e05d      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002470:	78fa      	ldrb	r2, [r7, #3]
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	1a9b      	subs	r3, r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	332a      	adds	r3, #42	@ 0x2a
 8002480:	2202      	movs	r2, #2
 8002482:	701a      	strb	r2, [r3, #0]
      break;
 8002484:	e052      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002486:	78bb      	ldrb	r3, [r7, #2]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d120      	bne.n	80024ce <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	1a9b      	subs	r3, r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	333d      	adds	r3, #61	@ 0x3d
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10a      	bne.n	80024b8 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024a2:	78fa      	ldrb	r2, [r7, #3]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	011b      	lsls	r3, r3, #4
 80024aa:	1a9b      	subs	r3, r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	332a      	adds	r3, #42	@ 0x2a
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80024b6:	e039      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024b8:	78fa      	ldrb	r2, [r7, #3]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	011b      	lsls	r3, r3, #4
 80024c0:	1a9b      	subs	r3, r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	332a      	adds	r3, #42	@ 0x2a
 80024c8:	2202      	movs	r2, #2
 80024ca:	701a      	strb	r2, [r3, #0]
      break;
 80024cc:	e02e      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80024ce:	78fa      	ldrb	r2, [r7, #3]
 80024d0:	6879      	ldr	r1, [r7, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	1a9b      	subs	r3, r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	440b      	add	r3, r1
 80024dc:	333c      	adds	r3, #60	@ 0x3c
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10a      	bne.n	80024fa <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	6879      	ldr	r1, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	332a      	adds	r3, #42	@ 0x2a
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
      break;
 80024f8:	e018      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80024fa:	78fa      	ldrb	r2, [r7, #3]
 80024fc:	6879      	ldr	r1, [r7, #4]
 80024fe:	4613      	mov	r3, r2
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	1a9b      	subs	r3, r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	440b      	add	r3, r1
 8002508:	332a      	adds	r3, #42	@ 0x2a
 800250a:	2202      	movs	r2, #2
 800250c:	701a      	strb	r2, [r3, #0]
      break;
 800250e:	e00d      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	332a      	adds	r3, #42	@ 0x2a
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
      break;
 8002524:	e002      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002526:	bf00      	nop
 8002528:	e000      	b.n	800252c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800252a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	6879      	ldr	r1, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	1a9b      	subs	r3, r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	440b      	add	r3, r1
 800253a:	332c      	adds	r3, #44	@ 0x2c
 800253c:	697a      	ldr	r2, [r7, #20]
 800253e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002540:	78fa      	ldrb	r2, [r7, #3]
 8002542:	8b39      	ldrh	r1, [r7, #24]
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4403      	add	r3, r0
 8002550:	3334      	adds	r3, #52	@ 0x34
 8002552:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002554:	78fa      	ldrb	r2, [r7, #3]
 8002556:	6879      	ldr	r1, [r7, #4]
 8002558:	4613      	mov	r3, r2
 800255a:	011b      	lsls	r3, r3, #4
 800255c:	1a9b      	subs	r3, r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	440b      	add	r3, r1
 8002562:	334c      	adds	r3, #76	@ 0x4c
 8002564:	2200      	movs	r2, #0
 8002566:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002568:	78fa      	ldrb	r2, [r7, #3]
 800256a:	6879      	ldr	r1, [r7, #4]
 800256c:	4613      	mov	r3, r2
 800256e:	011b      	lsls	r3, r3, #4
 8002570:	1a9b      	subs	r3, r3, r2
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	440b      	add	r3, r1
 8002576:	3338      	adds	r3, #56	@ 0x38
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800257c:	78fa      	ldrb	r2, [r7, #3]
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	4613      	mov	r3, r2
 8002582:	011b      	lsls	r3, r3, #4
 8002584:	1a9b      	subs	r3, r3, r2
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	440b      	add	r3, r1
 800258a:	3315      	adds	r3, #21
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002590:	78fa      	ldrb	r2, [r7, #3]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	1a9b      	subs	r3, r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	334d      	adds	r3, #77	@ 0x4d
 80025a0:	2200      	movs	r2, #0
 80025a2:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6818      	ldr	r0, [r3, #0]
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	4613      	mov	r3, r2
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	1a9b      	subs	r3, r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	3310      	adds	r3, #16
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	1d19      	adds	r1, r3, #4
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	799b      	ldrb	r3, [r3, #6]
 80025be:	461a      	mov	r2, r3
 80025c0:	f005 f8fc 	bl	80077bc <USB_HC_StartXfer>
 80025c4:	4603      	mov	r3, r0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop

080025d0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f004 fe14 	bl	8007214 <USB_GetMode>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	f040 80fb 	bne.w	80027ea <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f004 fdd7 	bl	80071ac <USB_ReadInterrupts>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	f000 80f1 	beq.w	80027e8 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f004 fdce 	bl	80071ac <USB_ReadInterrupts>
 8002610:	4603      	mov	r3, r0
 8002612:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002616:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800261a:	d104      	bne.n	8002626 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002624:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f004 fdbe 	bl	80071ac <USB_ReadInterrupts>
 8002630:	4603      	mov	r3, r0
 8002632:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002636:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800263a:	d104      	bne.n	8002646 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002644:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4618      	mov	r0, r3
 800264c:	f004 fdae 	bl	80071ac <USB_ReadInterrupts>
 8002650:	4603      	mov	r3, r0
 8002652:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002656:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800265a:	d104      	bne.n	8002666 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002664:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f004 fd9e 	bl	80071ac <USB_ReadInterrupts>
 8002670:	4603      	mov	r3, r0
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b02      	cmp	r3, #2
 8002678:	d103      	bne.n	8002682 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2202      	movs	r2, #2
 8002680:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f004 fd90 	bl	80071ac <USB_ReadInterrupts>
 800268c:	4603      	mov	r3, r0
 800268e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002692:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002696:	d120      	bne.n	80026da <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80026a0:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d113      	bne.n	80026da <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80026b2:	2110      	movs	r1, #16
 80026b4:	6938      	ldr	r0, [r7, #16]
 80026b6:	f004 fc83 	bl	8006fc0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80026ba:	6938      	ldr	r0, [r7, #16]
 80026bc:	f004 fcb2 	bl	8007024 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	7a5b      	ldrb	r3, [r3, #9]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d105      	bne.n	80026d4 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2101      	movs	r1, #1
 80026ce:	4618      	mov	r0, r3
 80026d0:	f004 feaa 	bl	8007428 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f006 fe39 	bl	800934c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f004 fd64 	bl	80071ac <USB_ReadInterrupts>
 80026e4:	4603      	mov	r3, r0
 80026e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026ee:	d102      	bne.n	80026f6 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f001 fd31 	bl	8004158 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f004 fd56 	bl	80071ac <USB_ReadInterrupts>
 8002700:	4603      	mov	r3, r0
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b08      	cmp	r3, #8
 8002708:	d106      	bne.n	8002718 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f006 fe02 	bl	8009314 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2208      	movs	r2, #8
 8002716:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f004 fd45 	bl	80071ac <USB_ReadInterrupts>
 8002722:	4603      	mov	r3, r0
 8002724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002728:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800272c:	d139      	bne.n	80027a2 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f005 fabc 	bl	8007cb0 <USB_HC_ReadInterrupt>
 8002738:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	e025      	b.n	800278c <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	fa22 f303 	lsr.w	r3, r2, r3
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d018      	beq.n	8002786 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	015a      	lsls	r2, r3, #5
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4413      	add	r3, r2
 800275c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002766:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800276a:	d106      	bne.n	800277a <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	4619      	mov	r1, r3
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f8e9 	bl	800294a <HCD_HC_IN_IRQHandler>
 8002778:	e005      	b.n	8002786 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	b2db      	uxtb	r3, r3
 800277e:	4619      	mov	r1, r3
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 ff4b 	bl	800361c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	3301      	adds	r3, #1
 800278a:	617b      	str	r3, [r7, #20]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	795b      	ldrb	r3, [r3, #5]
 8002790:	461a      	mov	r2, r3
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	4293      	cmp	r3, r2
 8002796:	d3d3      	bcc.n	8002740 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f004 fd00 	bl	80071ac <USB_ReadInterrupts>
 80027ac:	4603      	mov	r3, r0
 80027ae:	f003 0310 	and.w	r3, r3, #16
 80027b2:	2b10      	cmp	r3, #16
 80027b4:	d101      	bne.n	80027ba <HAL_HCD_IRQHandler+0x1ea>
 80027b6:	2301      	movs	r3, #1
 80027b8:	e000      	b.n	80027bc <HAL_HCD_IRQHandler+0x1ec>
 80027ba:	2300      	movs	r3, #0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d014      	beq.n	80027ea <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699a      	ldr	r2, [r3, #24]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f022 0210 	bic.w	r2, r2, #16
 80027ce:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f001 fbe2 	bl	8003f9a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	699a      	ldr	r2, [r3, #24]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f042 0210 	orr.w	r2, r2, #16
 80027e4:	619a      	str	r2, [r3, #24]
 80027e6:	e000      	b.n	80027ea <HAL_HCD_IRQHandler+0x21a>
      return;
 80027e8:	bf00      	nop
    }
  }
}
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d101      	bne.n	8002806 <HAL_HCD_Start+0x16>
 8002802:	2302      	movs	r3, #2
 8002804:	e013      	b.n	800282e <HAL_HCD_Start+0x3e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2101      	movs	r1, #1
 8002814:	4618      	mov	r0, r3
 8002816:	f004 fe44 	bl	80074a2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f004 fb60 	bl	8006ee4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002844:	2b01      	cmp	r3, #1
 8002846:	d101      	bne.n	800284c <HAL_HCD_Stop+0x16>
 8002848:	2302      	movs	r3, #2
 800284a:	e00d      	b.n	8002868 <HAL_HCD_Stop+0x32>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f005 fb97 	bl	8007f8c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800287c:	78fa      	ldrb	r2, [r7, #3]
 800287e:	6879      	ldr	r1, [r7, #4]
 8002880:	4613      	mov	r3, r2
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	1a9b      	subs	r3, r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	440b      	add	r3, r1
 800288a:	334c      	adds	r3, #76	@ 0x4c
 800288c:	781b      	ldrb	r3, [r3, #0]
}
 800288e:	4618      	mov	r0, r3
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr

0800289a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
 80028a2:	460b      	mov	r3, r1
 80028a4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80028a6:	78fa      	ldrb	r2, [r7, #3]
 80028a8:	6879      	ldr	r1, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	011b      	lsls	r3, r3, #4
 80028ae:	1a9b      	subs	r3, r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	440b      	add	r3, r1
 80028b4:	3338      	adds	r3, #56	@ 0x38
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	370c      	adds	r7, #12
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr

080028c4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f004 fe36 	bl	8007542 <USB_GetCurrentFrame>
 80028d6:	4603      	mov	r3, r0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3708      	adds	r7, #8
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80028ec:	78fa      	ldrb	r2, [r7, #3]
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	4613      	mov	r3, r2
 80028f2:	011b      	lsls	r3, r3, #4
 80028f4:	1a9b      	subs	r3, r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	331a      	adds	r3, #26
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002900:	78fa      	ldrb	r2, [r7, #3]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	011b      	lsls	r3, r3, #4
 8002908:	1a9b      	subs	r3, r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	331b      	adds	r3, #27
 8002910:	2200      	movs	r2, #0
 8002912:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002914:	78fa      	ldrb	r2, [r7, #3]
 8002916:	6879      	ldr	r1, [r7, #4]
 8002918:	4613      	mov	r3, r2
 800291a:	011b      	lsls	r3, r3, #4
 800291c:	1a9b      	subs	r3, r3, r2
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	440b      	add	r3, r1
 8002922:	3325      	adds	r3, #37	@ 0x25
 8002924:	2200      	movs	r2, #0
 8002926:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002928:	78fa      	ldrb	r2, [r7, #3]
 800292a:	6879      	ldr	r1, [r7, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	011b      	lsls	r3, r3, #4
 8002930:	1a9b      	subs	r3, r3, r2
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	440b      	add	r3, r1
 8002936:	3324      	adds	r3, #36	@ 0x24
 8002938:	2200      	movs	r2, #0
 800293a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr

0800294a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b086      	sub	sp, #24
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
 8002952:	460b      	mov	r3, r1
 8002954:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	78fa      	ldrb	r2, [r7, #3]
 8002966:	4611      	mov	r1, r2
 8002968:	4618      	mov	r0, r3
 800296a:	f004 fc32 	bl	80071d2 <USB_ReadChInterrupts>
 800296e:	4603      	mov	r3, r0
 8002970:	f003 0304 	and.w	r3, r3, #4
 8002974:	2b04      	cmp	r3, #4
 8002976:	d11a      	bne.n	80029ae <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002978:	78fb      	ldrb	r3, [r7, #3]
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4413      	add	r3, r2
 8002980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002984:	461a      	mov	r2, r3
 8002986:	2304      	movs	r3, #4
 8002988:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800298a:	78fa      	ldrb	r2, [r7, #3]
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	011b      	lsls	r3, r3, #4
 8002992:	1a9b      	subs	r3, r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	440b      	add	r3, r1
 8002998:	334d      	adds	r3, #77	@ 0x4d
 800299a:	2207      	movs	r2, #7
 800299c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	78fa      	ldrb	r2, [r7, #3]
 80029a4:	4611      	mov	r1, r2
 80029a6:	4618      	mov	r0, r3
 80029a8:	f005 f993 	bl	8007cd2 <USB_HC_Halt>
 80029ac:	e09e      	b.n	8002aec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	78fa      	ldrb	r2, [r7, #3]
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f004 fc0b 	bl	80071d2 <USB_ReadChInterrupts>
 80029bc:	4603      	mov	r3, r0
 80029be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029c6:	d11b      	bne.n	8002a00 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80029c8:	78fb      	ldrb	r3, [r7, #3]
 80029ca:	015a      	lsls	r2, r3, #5
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029d4:	461a      	mov	r2, r3
 80029d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	6879      	ldr	r1, [r7, #4]
 80029e0:	4613      	mov	r3, r2
 80029e2:	011b      	lsls	r3, r3, #4
 80029e4:	1a9b      	subs	r3, r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	334d      	adds	r3, #77	@ 0x4d
 80029ec:	2208      	movs	r2, #8
 80029ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	78fa      	ldrb	r2, [r7, #3]
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f005 f96a 	bl	8007cd2 <USB_HC_Halt>
 80029fe:	e075      	b.n	8002aec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	78fa      	ldrb	r2, [r7, #3]
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f004 fbe2 	bl	80071d2 <USB_ReadChInterrupts>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d11a      	bne.n	8002a4e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	015a      	lsls	r2, r3, #5
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	4413      	add	r3, r2
 8002a20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a24:	461a      	mov	r2, r3
 8002a26:	2308      	movs	r3, #8
 8002a28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002a2a:	78fa      	ldrb	r2, [r7, #3]
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	1a9b      	subs	r3, r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	334d      	adds	r3, #77	@ 0x4d
 8002a3a:	2206      	movs	r2, #6
 8002a3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	4611      	mov	r1, r2
 8002a46:	4618      	mov	r0, r3
 8002a48:	f005 f943 	bl	8007cd2 <USB_HC_Halt>
 8002a4c:	e04e      	b.n	8002aec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	78fa      	ldrb	r2, [r7, #3]
 8002a54:	4611      	mov	r1, r2
 8002a56:	4618      	mov	r0, r3
 8002a58:	f004 fbbb 	bl	80071d2 <USB_ReadChInterrupts>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a66:	d11b      	bne.n	8002aa0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002a68:	78fb      	ldrb	r3, [r7, #3]
 8002a6a:	015a      	lsls	r2, r3, #5
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	4413      	add	r3, r2
 8002a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a74:	461a      	mov	r2, r3
 8002a76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a7a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002a7c:	78fa      	ldrb	r2, [r7, #3]
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	1a9b      	subs	r3, r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	334d      	adds	r3, #77	@ 0x4d
 8002a8c:	2209      	movs	r2, #9
 8002a8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	4611      	mov	r1, r2
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f005 f91a 	bl	8007cd2 <USB_HC_Halt>
 8002a9e:	e025      	b.n	8002aec <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	78fa      	ldrb	r2, [r7, #3]
 8002aa6:	4611      	mov	r1, r2
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f004 fb92 	bl	80071d2 <USB_ReadChInterrupts>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab4:	2b80      	cmp	r3, #128	@ 0x80
 8002ab6:	d119      	bne.n	8002aec <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002ab8:	78fb      	ldrb	r3, [r7, #3]
 8002aba:	015a      	lsls	r2, r3, #5
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4413      	add	r3, r2
 8002ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	2380      	movs	r3, #128	@ 0x80
 8002ac8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002aca:	78fa      	ldrb	r2, [r7, #3]
 8002acc:	6879      	ldr	r1, [r7, #4]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	1a9b      	subs	r3, r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	440b      	add	r3, r1
 8002ad8:	334d      	adds	r3, #77	@ 0x4d
 8002ada:	2207      	movs	r2, #7
 8002adc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	78fa      	ldrb	r2, [r7, #3]
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f005 f8f3 	bl	8007cd2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	78fa      	ldrb	r2, [r7, #3]
 8002af2:	4611      	mov	r1, r2
 8002af4:	4618      	mov	r0, r3
 8002af6:	f004 fb6c 	bl	80071d2 <USB_ReadChInterrupts>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b04:	d112      	bne.n	8002b2c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	78fa      	ldrb	r2, [r7, #3]
 8002b0c:	4611      	mov	r1, r2
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f005 f8df 	bl	8007cd2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002b14:	78fb      	ldrb	r3, [r7, #3]
 8002b16:	015a      	lsls	r2, r3, #5
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b20:	461a      	mov	r2, r3
 8002b22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b26:	6093      	str	r3, [r2, #8]
 8002b28:	f000 bd75 	b.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	78fa      	ldrb	r2, [r7, #3]
 8002b32:	4611      	mov	r1, r2
 8002b34:	4618      	mov	r0, r3
 8002b36:	f004 fb4c 	bl	80071d2 <USB_ReadChInterrupts>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	f003 0301 	and.w	r3, r3, #1
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	f040 8128 	bne.w	8002d96 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002b46:	78fb      	ldrb	r3, [r7, #3]
 8002b48:	015a      	lsls	r2, r3, #5
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b52:	461a      	mov	r2, r3
 8002b54:	2320      	movs	r3, #32
 8002b56:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002b58:	78fa      	ldrb	r2, [r7, #3]
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	011b      	lsls	r3, r3, #4
 8002b60:	1a9b      	subs	r3, r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	331b      	adds	r3, #27
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d119      	bne.n	8002ba2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002b6e:	78fa      	ldrb	r2, [r7, #3]
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	1a9b      	subs	r3, r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	331b      	adds	r3, #27
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002b82:	78fb      	ldrb	r3, [r7, #3]
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	78fa      	ldrb	r2, [r7, #3]
 8002b92:	0151      	lsls	r1, r2, #5
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	440a      	add	r2, r1
 8002b98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002b9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ba0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	799b      	ldrb	r3, [r3, #6]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d01b      	beq.n	8002be2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3330      	adds	r3, #48	@ 0x30
 8002bba:	6819      	ldr	r1, [r3, #0]
 8002bbc:	78fb      	ldrb	r3, [r7, #3]
 8002bbe:	015a      	lsls	r2, r3, #5
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bce:	78fa      	ldrb	r2, [r7, #3]
 8002bd0:	1ac9      	subs	r1, r1, r3
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	1a9b      	subs	r3, r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4403      	add	r3, r0
 8002bde:	3338      	adds	r3, #56	@ 0x38
 8002be0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	6879      	ldr	r1, [r7, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	011b      	lsls	r3, r3, #4
 8002bea:	1a9b      	subs	r3, r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	440b      	add	r3, r1
 8002bf0:	334d      	adds	r3, #77	@ 0x4d
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002bf6:	78fa      	ldrb	r2, [r7, #3]
 8002bf8:	6879      	ldr	r1, [r7, #4]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	1a9b      	subs	r3, r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	440b      	add	r3, r1
 8002c04:	3344      	adds	r3, #68	@ 0x44
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002c0a:	78fb      	ldrb	r3, [r7, #3]
 8002c0c:	015a      	lsls	r2, r3, #5
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	4413      	add	r3, r2
 8002c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c16:	461a      	mov	r2, r3
 8002c18:	2301      	movs	r3, #1
 8002c1a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c1c:	78fa      	ldrb	r2, [r7, #3]
 8002c1e:	6879      	ldr	r1, [r7, #4]
 8002c20:	4613      	mov	r3, r2
 8002c22:	011b      	lsls	r3, r3, #4
 8002c24:	1a9b      	subs	r3, r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	3326      	adds	r3, #38	@ 0x26
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00a      	beq.n	8002c48 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002c32:	78fa      	ldrb	r2, [r7, #3]
 8002c34:	6879      	ldr	r1, [r7, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	1a9b      	subs	r3, r3, r2
 8002c3c:	009b      	lsls	r3, r3, #2
 8002c3e:	440b      	add	r3, r1
 8002c40:	3326      	adds	r3, #38	@ 0x26
 8002c42:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d110      	bne.n	8002c6a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	78fa      	ldrb	r2, [r7, #3]
 8002c4e:	4611      	mov	r1, r2
 8002c50:	4618      	mov	r0, r3
 8002c52:	f005 f83e 	bl	8007cd2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002c56:	78fb      	ldrb	r3, [r7, #3]
 8002c58:	015a      	lsls	r2, r3, #5
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4413      	add	r3, r2
 8002c5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c62:	461a      	mov	r2, r3
 8002c64:	2310      	movs	r3, #16
 8002c66:	6093      	str	r3, [r2, #8]
 8002c68:	e03d      	b.n	8002ce6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c6a:	78fa      	ldrb	r2, [r7, #3]
 8002c6c:	6879      	ldr	r1, [r7, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	011b      	lsls	r3, r3, #4
 8002c72:	1a9b      	subs	r3, r3, r2
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	440b      	add	r3, r1
 8002c78:	3326      	adds	r3, #38	@ 0x26
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	2b03      	cmp	r3, #3
 8002c7e:	d00a      	beq.n	8002c96 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002c80:	78fa      	ldrb	r2, [r7, #3]
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	4613      	mov	r3, r2
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	1a9b      	subs	r3, r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	3326      	adds	r3, #38	@ 0x26
 8002c90:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d127      	bne.n	8002ce6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002c96:	78fb      	ldrb	r3, [r7, #3]
 8002c98:	015a      	lsls	r2, r3, #5
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4413      	add	r3, r2
 8002c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	78fa      	ldrb	r2, [r7, #3]
 8002ca6:	0151      	lsls	r1, r2, #5
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	440a      	add	r2, r1
 8002cac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002cb0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002cb4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002cb6:	78fa      	ldrb	r2, [r7, #3]
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	1a9b      	subs	r3, r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	334c      	adds	r3, #76	@ 0x4c
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	011b      	lsls	r3, r3, #4
 8002cd2:	1a9b      	subs	r3, r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	334c      	adds	r3, #76	@ 0x4c
 8002cda:	781a      	ldrb	r2, [r3, #0]
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	4619      	mov	r1, r3
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f006 fb41 	bl	8009368 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	799b      	ldrb	r3, [r3, #6]
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d13b      	bne.n	8002d66 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002cee:	78fa      	ldrb	r2, [r7, #3]
 8002cf0:	6879      	ldr	r1, [r7, #4]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	011b      	lsls	r3, r3, #4
 8002cf6:	1a9b      	subs	r3, r3, r2
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	440b      	add	r3, r1
 8002cfc:	3338      	adds	r3, #56	@ 0x38
 8002cfe:	6819      	ldr	r1, [r3, #0]
 8002d00:	78fa      	ldrb	r2, [r7, #3]
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	4613      	mov	r3, r2
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	1a9b      	subs	r3, r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4403      	add	r3, r0
 8002d0e:	3328      	adds	r3, #40	@ 0x28
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	440b      	add	r3, r1
 8002d14:	1e59      	subs	r1, r3, #1
 8002d16:	78fa      	ldrb	r2, [r7, #3]
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	1a9b      	subs	r3, r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	4403      	add	r3, r0
 8002d24:	3328      	adds	r3, #40	@ 0x28
 8002d26:	881b      	ldrh	r3, [r3, #0]
 8002d28:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d2c:	f003 0301 	and.w	r3, r3, #1
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	f000 8470 	beq.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002d36:	78fa      	ldrb	r2, [r7, #3]
 8002d38:	6879      	ldr	r1, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	1a9b      	subs	r3, r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	440b      	add	r3, r1
 8002d44:	333c      	adds	r3, #60	@ 0x3c
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	78fa      	ldrb	r2, [r7, #3]
 8002d4a:	f083 0301 	eor.w	r3, r3, #1
 8002d4e:	b2d8      	uxtb	r0, r3
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	4613      	mov	r3, r2
 8002d54:	011b      	lsls	r3, r3, #4
 8002d56:	1a9b      	subs	r3, r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	440b      	add	r3, r1
 8002d5c:	333c      	adds	r3, #60	@ 0x3c
 8002d5e:	4602      	mov	r2, r0
 8002d60:	701a      	strb	r2, [r3, #0]
 8002d62:	f000 bc58 	b.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002d66:	78fa      	ldrb	r2, [r7, #3]
 8002d68:	6879      	ldr	r1, [r7, #4]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	011b      	lsls	r3, r3, #4
 8002d6e:	1a9b      	subs	r3, r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	440b      	add	r3, r1
 8002d74:	333c      	adds	r3, #60	@ 0x3c
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	f083 0301 	eor.w	r3, r3, #1
 8002d7e:	b2d8      	uxtb	r0, r3
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	4613      	mov	r3, r2
 8002d84:	011b      	lsls	r3, r3, #4
 8002d86:	1a9b      	subs	r3, r3, r2
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	333c      	adds	r3, #60	@ 0x3c
 8002d8e:	4602      	mov	r2, r0
 8002d90:	701a      	strb	r2, [r3, #0]
 8002d92:	f000 bc40 	b.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	78fa      	ldrb	r2, [r7, #3]
 8002d9c:	4611      	mov	r1, r2
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f004 fa17 	bl	80071d2 <USB_ReadChInterrupts>
 8002da4:	4603      	mov	r3, r0
 8002da6:	f003 0320 	and.w	r3, r3, #32
 8002daa:	2b20      	cmp	r3, #32
 8002dac:	d131      	bne.n	8002e12 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002dae:	78fb      	ldrb	r3, [r7, #3]
 8002db0:	015a      	lsls	r2, r3, #5
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4413      	add	r3, r2
 8002db6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dba:	461a      	mov	r2, r3
 8002dbc:	2320      	movs	r3, #32
 8002dbe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	331a      	adds	r3, #26
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	f040 841f 	bne.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002dd8:	78fa      	ldrb	r2, [r7, #3]
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	1a9b      	subs	r3, r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	331b      	adds	r3, #27
 8002de8:	2201      	movs	r2, #1
 8002dea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	334d      	adds	r3, #77	@ 0x4d
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f004 ff62 	bl	8007cd2 <USB_HC_Halt>
 8002e0e:	f000 bc02 	b.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f004 f9d9 	bl	80071d2 <USB_ReadChInterrupts>
 8002e20:	4603      	mov	r3, r0
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	f040 8305 	bne.w	8003436 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002e2c:	78fb      	ldrb	r3, [r7, #3]
 8002e2e:	015a      	lsls	r2, r3, #5
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	4413      	add	r3, r2
 8002e34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e38:	461a      	mov	r2, r3
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002e3e:	78fa      	ldrb	r2, [r7, #3]
 8002e40:	6879      	ldr	r1, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	1a9b      	subs	r3, r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	440b      	add	r3, r1
 8002e4c:	334d      	adds	r3, #77	@ 0x4d
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d114      	bne.n	8002e7e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e54:	78fa      	ldrb	r2, [r7, #3]
 8002e56:	6879      	ldr	r1, [r7, #4]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	011b      	lsls	r3, r3, #4
 8002e5c:	1a9b      	subs	r3, r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	334d      	adds	r3, #77	@ 0x4d
 8002e64:	2202      	movs	r2, #2
 8002e66:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002e68:	78fa      	ldrb	r2, [r7, #3]
 8002e6a:	6879      	ldr	r1, [r7, #4]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	011b      	lsls	r3, r3, #4
 8002e70:	1a9b      	subs	r3, r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	334c      	adds	r3, #76	@ 0x4c
 8002e78:	2201      	movs	r2, #1
 8002e7a:	701a      	strb	r2, [r3, #0]
 8002e7c:	e2cc      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002e7e:	78fa      	ldrb	r2, [r7, #3]
 8002e80:	6879      	ldr	r1, [r7, #4]
 8002e82:	4613      	mov	r3, r2
 8002e84:	011b      	lsls	r3, r3, #4
 8002e86:	1a9b      	subs	r3, r3, r2
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	334d      	adds	r3, #77	@ 0x4d
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b06      	cmp	r3, #6
 8002e92:	d114      	bne.n	8002ebe <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002e94:	78fa      	ldrb	r2, [r7, #3]
 8002e96:	6879      	ldr	r1, [r7, #4]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	011b      	lsls	r3, r3, #4
 8002e9c:	1a9b      	subs	r3, r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	334d      	adds	r3, #77	@ 0x4d
 8002ea4:	2202      	movs	r2, #2
 8002ea6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002ea8:	78fa      	ldrb	r2, [r7, #3]
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	4613      	mov	r3, r2
 8002eae:	011b      	lsls	r3, r3, #4
 8002eb0:	1a9b      	subs	r3, r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	440b      	add	r3, r1
 8002eb6:	334c      	adds	r3, #76	@ 0x4c
 8002eb8:	2205      	movs	r2, #5
 8002eba:	701a      	strb	r2, [r3, #0]
 8002ebc:	e2ac      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002ebe:	78fa      	ldrb	r2, [r7, #3]
 8002ec0:	6879      	ldr	r1, [r7, #4]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	1a9b      	subs	r3, r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	440b      	add	r3, r1
 8002ecc:	334d      	adds	r3, #77	@ 0x4d
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	2b07      	cmp	r3, #7
 8002ed2:	d00b      	beq.n	8002eec <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002ed4:	78fa      	ldrb	r2, [r7, #3]
 8002ed6:	6879      	ldr	r1, [r7, #4]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	011b      	lsls	r3, r3, #4
 8002edc:	1a9b      	subs	r3, r3, r2
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	440b      	add	r3, r1
 8002ee2:	334d      	adds	r3, #77	@ 0x4d
 8002ee4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002ee6:	2b09      	cmp	r3, #9
 8002ee8:	f040 80a6 	bne.w	8003038 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002eec:	78fa      	ldrb	r2, [r7, #3]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	334d      	adds	r3, #77	@ 0x4d
 8002efc:	2202      	movs	r2, #2
 8002efe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	011b      	lsls	r3, r3, #4
 8002f08:	1a9b      	subs	r3, r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	3344      	adds	r3, #68	@ 0x44
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	1c59      	adds	r1, r3, #1
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	4613      	mov	r3, r2
 8002f18:	011b      	lsls	r3, r3, #4
 8002f1a:	1a9b      	subs	r3, r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	4403      	add	r3, r0
 8002f20:	3344      	adds	r3, #68	@ 0x44
 8002f22:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f24:	78fa      	ldrb	r2, [r7, #3]
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	011b      	lsls	r3, r3, #4
 8002f2c:	1a9b      	subs	r3, r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	440b      	add	r3, r1
 8002f32:	3344      	adds	r3, #68	@ 0x44
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d943      	bls.n	8002fc2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002f3a:	78fa      	ldrb	r2, [r7, #3]
 8002f3c:	6879      	ldr	r1, [r7, #4]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	011b      	lsls	r3, r3, #4
 8002f42:	1a9b      	subs	r3, r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	440b      	add	r3, r1
 8002f48:	3344      	adds	r3, #68	@ 0x44
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	6879      	ldr	r1, [r7, #4]
 8002f52:	4613      	mov	r3, r2
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	1a9b      	subs	r3, r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	440b      	add	r3, r1
 8002f5c:	331a      	adds	r3, #26
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d123      	bne.n	8002fac <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	6879      	ldr	r1, [r7, #4]
 8002f68:	4613      	mov	r3, r2
 8002f6a:	011b      	lsls	r3, r3, #4
 8002f6c:	1a9b      	subs	r3, r3, r2
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	331b      	adds	r3, #27
 8002f74:	2200      	movs	r2, #0
 8002f76:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002f78:	78fa      	ldrb	r2, [r7, #3]
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	011b      	lsls	r3, r3, #4
 8002f80:	1a9b      	subs	r3, r3, r2
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	440b      	add	r3, r1
 8002f86:	331c      	adds	r3, #28
 8002f88:	2200      	movs	r2, #0
 8002f8a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f8c:	78fb      	ldrb	r3, [r7, #3]
 8002f8e:	015a      	lsls	r2, r3, #5
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	4413      	add	r3, r2
 8002f94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	78fa      	ldrb	r2, [r7, #3]
 8002f9c:	0151      	lsls	r1, r2, #5
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	440a      	add	r2, r1
 8002fa2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002faa:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002fac:	78fa      	ldrb	r2, [r7, #3]
 8002fae:	6879      	ldr	r1, [r7, #4]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	011b      	lsls	r3, r3, #4
 8002fb4:	1a9b      	subs	r3, r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	440b      	add	r3, r1
 8002fba:	334c      	adds	r3, #76	@ 0x4c
 8002fbc:	2204      	movs	r2, #4
 8002fbe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002fc0:	e229      	b.n	8003416 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002fc2:	78fa      	ldrb	r2, [r7, #3]
 8002fc4:	6879      	ldr	r1, [r7, #4]
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	011b      	lsls	r3, r3, #4
 8002fca:	1a9b      	subs	r3, r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	440b      	add	r3, r1
 8002fd0:	334c      	adds	r3, #76	@ 0x4c
 8002fd2:	2202      	movs	r2, #2
 8002fd4:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002fd6:	78fa      	ldrb	r2, [r7, #3]
 8002fd8:	6879      	ldr	r1, [r7, #4]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	011b      	lsls	r3, r3, #4
 8002fde:	1a9b      	subs	r3, r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	440b      	add	r3, r1
 8002fe4:	3326      	adds	r3, #38	@ 0x26
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00b      	beq.n	8003004 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002fec:	78fa      	ldrb	r2, [r7, #3]
 8002fee:	6879      	ldr	r1, [r7, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	1a9b      	subs	r3, r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	440b      	add	r3, r1
 8002ffa:	3326      	adds	r3, #38	@ 0x26
 8002ffc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	f040 8209 	bne.w	8003416 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003004:	78fb      	ldrb	r3, [r7, #3]
 8003006:	015a      	lsls	r2, r3, #5
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	4413      	add	r3, r2
 800300c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800301a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003022:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003024:	78fb      	ldrb	r3, [r7, #3]
 8003026:	015a      	lsls	r2, r3, #5
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4413      	add	r3, r2
 800302c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003030:	461a      	mov	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003036:	e1ee      	b.n	8003416 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	1a9b      	subs	r3, r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	334d      	adds	r3, #77	@ 0x4d
 8003048:	781b      	ldrb	r3, [r3, #0]
 800304a:	2b05      	cmp	r3, #5
 800304c:	f040 80c8 	bne.w	80031e0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003050:	78fa      	ldrb	r2, [r7, #3]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	1a9b      	subs	r3, r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	334d      	adds	r3, #77	@ 0x4d
 8003060:	2202      	movs	r2, #2
 8003062:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	1a9b      	subs	r3, r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	331b      	adds	r3, #27
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b01      	cmp	r3, #1
 8003078:	f040 81ce 	bne.w	8003418 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800307c:	78fa      	ldrb	r2, [r7, #3]
 800307e:	6879      	ldr	r1, [r7, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	1a9b      	subs	r3, r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	3326      	adds	r3, #38	@ 0x26
 800308c:	781b      	ldrb	r3, [r3, #0]
 800308e:	2b03      	cmp	r3, #3
 8003090:	d16b      	bne.n	800316a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003092:	78fa      	ldrb	r2, [r7, #3]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	011b      	lsls	r3, r3, #4
 800309a:	1a9b      	subs	r3, r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	3348      	adds	r3, #72	@ 0x48
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	1c59      	adds	r1, r3, #1
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	4613      	mov	r3, r2
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	1a9b      	subs	r3, r3, r2
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	4403      	add	r3, r0
 80030b2:	3348      	adds	r3, #72	@ 0x48
 80030b4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	3348      	adds	r3, #72	@ 0x48
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d943      	bls.n	8003154 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80030cc:	78fa      	ldrb	r2, [r7, #3]
 80030ce:	6879      	ldr	r1, [r7, #4]
 80030d0:	4613      	mov	r3, r2
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	1a9b      	subs	r3, r3, r2
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	440b      	add	r3, r1
 80030da:	3348      	adds	r3, #72	@ 0x48
 80030dc:	2200      	movs	r2, #0
 80030de:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80030e0:	78fa      	ldrb	r2, [r7, #3]
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	4613      	mov	r3, r2
 80030e6:	011b      	lsls	r3, r3, #4
 80030e8:	1a9b      	subs	r3, r3, r2
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	331b      	adds	r3, #27
 80030f0:	2200      	movs	r2, #0
 80030f2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	3344      	adds	r3, #68	@ 0x44
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d809      	bhi.n	800311e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	4613      	mov	r3, r2
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	1a9b      	subs	r3, r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	440b      	add	r3, r1
 8003118:	331c      	adds	r3, #28
 800311a:	2201      	movs	r2, #1
 800311c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800311e:	78fb      	ldrb	r3, [r7, #3]
 8003120:	015a      	lsls	r2, r3, #5
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4413      	add	r3, r2
 8003126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	78fa      	ldrb	r2, [r7, #3]
 800312e:	0151      	lsls	r1, r2, #5
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	440a      	add	r2, r1
 8003134:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003138:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800313c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	334c      	adds	r3, #76	@ 0x4c
 800314e:	2204      	movs	r2, #4
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	e014      	b.n	800317e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003154:	78fa      	ldrb	r2, [r7, #3]
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	334c      	adds	r3, #76	@ 0x4c
 8003164:	2202      	movs	r2, #2
 8003166:	701a      	strb	r2, [r3, #0]
 8003168:	e009      	b.n	800317e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	334c      	adds	r3, #76	@ 0x4c
 800317a:	2202      	movs	r2, #2
 800317c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800317e:	78fa      	ldrb	r2, [r7, #3]
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	4613      	mov	r3, r2
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	1a9b      	subs	r3, r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	3326      	adds	r3, #38	@ 0x26
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00b      	beq.n	80031ac <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	1a9b      	subs	r3, r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	3326      	adds	r3, #38	@ 0x26
 80031a4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	f040 8136 	bne.w	8003418 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80031ac:	78fb      	ldrb	r3, [r7, #3]
 80031ae:	015a      	lsls	r2, r3, #5
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	4413      	add	r3, r2
 80031b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80031c2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80031ca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80031cc:	78fb      	ldrb	r3, [r7, #3]
 80031ce:	015a      	lsls	r2, r3, #5
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	4413      	add	r3, r2
 80031d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031d8:	461a      	mov	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6013      	str	r3, [r2, #0]
 80031de:	e11b      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	334d      	adds	r3, #77	@ 0x4d
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	f040 8081 	bne.w	80032fa <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031f8:	78fa      	ldrb	r2, [r7, #3]
 80031fa:	6879      	ldr	r1, [r7, #4]
 80031fc:	4613      	mov	r3, r2
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	1a9b      	subs	r3, r3, r2
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	334d      	adds	r3, #77	@ 0x4d
 8003208:	2202      	movs	r2, #2
 800320a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800320c:	78fa      	ldrb	r2, [r7, #3]
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	011b      	lsls	r3, r3, #4
 8003214:	1a9b      	subs	r3, r3, r2
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	440b      	add	r3, r1
 800321a:	331b      	adds	r3, #27
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	2b01      	cmp	r3, #1
 8003220:	f040 80fa 	bne.w	8003418 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003224:	78fa      	ldrb	r2, [r7, #3]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	1a9b      	subs	r3, r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	334c      	adds	r3, #76	@ 0x4c
 8003234:	2202      	movs	r2, #2
 8003236:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003238:	78fb      	ldrb	r3, [r7, #3]
 800323a:	015a      	lsls	r2, r3, #5
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	4413      	add	r3, r2
 8003240:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	78fa      	ldrb	r2, [r7, #3]
 8003248:	0151      	lsls	r1, r2, #5
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	440a      	add	r2, r1
 800324e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003252:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003256:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4413      	add	r3, r2
 8003260:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	0151      	lsls	r1, r2, #5
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	440a      	add	r2, r1
 800326e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003276:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003278:	78fb      	ldrb	r3, [r7, #3]
 800327a:	015a      	lsls	r2, r3, #5
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	4413      	add	r3, r2
 8003280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	78fa      	ldrb	r2, [r7, #3]
 8003288:	0151      	lsls	r1, r2, #5
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	440a      	add	r2, r1
 800328e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003292:	f023 0320 	bic.w	r3, r3, #32
 8003296:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	011b      	lsls	r3, r3, #4
 80032a0:	1a9b      	subs	r3, r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	440b      	add	r3, r1
 80032a6:	3326      	adds	r3, #38	@ 0x26
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00b      	beq.n	80032c6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032ae:	78fa      	ldrb	r2, [r7, #3]
 80032b0:	6879      	ldr	r1, [r7, #4]
 80032b2:	4613      	mov	r3, r2
 80032b4:	011b      	lsls	r3, r3, #4
 80032b6:	1a9b      	subs	r3, r3, r2
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	440b      	add	r3, r1
 80032bc:	3326      	adds	r3, #38	@ 0x26
 80032be:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	f040 80a9 	bne.w	8003418 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80032c6:	78fb      	ldrb	r3, [r7, #3]
 80032c8:	015a      	lsls	r2, r3, #5
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80032dc:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032e4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80032e6:	78fb      	ldrb	r3, [r7, #3]
 80032e8:	015a      	lsls	r2, r3, #5
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	4413      	add	r3, r2
 80032ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032f2:	461a      	mov	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	e08e      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80032fa:	78fa      	ldrb	r2, [r7, #3]
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	011b      	lsls	r3, r3, #4
 8003302:	1a9b      	subs	r3, r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	440b      	add	r3, r1
 8003308:	334d      	adds	r3, #77	@ 0x4d
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	2b04      	cmp	r3, #4
 800330e:	d143      	bne.n	8003398 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003310:	78fa      	ldrb	r2, [r7, #3]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	334d      	adds	r3, #77	@ 0x4d
 8003320:	2202      	movs	r2, #2
 8003322:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	1a9b      	subs	r3, r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	334c      	adds	r3, #76	@ 0x4c
 8003334:	2202      	movs	r2, #2
 8003336:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	1a9b      	subs	r3, r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	440b      	add	r3, r1
 8003346:	3326      	adds	r3, #38	@ 0x26
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00a      	beq.n	8003364 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800334e:	78fa      	ldrb	r2, [r7, #3]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	3326      	adds	r3, #38	@ 0x26
 800335e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003360:	2b02      	cmp	r3, #2
 8003362:	d159      	bne.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003364:	78fb      	ldrb	r3, [r7, #3]
 8003366:	015a      	lsls	r2, r3, #5
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	4413      	add	r3, r2
 800336c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800337a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003382:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003384:	78fb      	ldrb	r3, [r7, #3]
 8003386:	015a      	lsls	r2, r3, #5
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	4413      	add	r3, r2
 800338c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003390:	461a      	mov	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	e03f      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003398:	78fa      	ldrb	r2, [r7, #3]
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	011b      	lsls	r3, r3, #4
 80033a0:	1a9b      	subs	r3, r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	440b      	add	r3, r1
 80033a6:	334d      	adds	r3, #77	@ 0x4d
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2b08      	cmp	r3, #8
 80033ac:	d126      	bne.n	80033fc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80033ae:	78fa      	ldrb	r2, [r7, #3]
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	4613      	mov	r3, r2
 80033b4:	011b      	lsls	r3, r3, #4
 80033b6:	1a9b      	subs	r3, r3, r2
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	440b      	add	r3, r1
 80033bc:	334d      	adds	r3, #77	@ 0x4d
 80033be:	2202      	movs	r2, #2
 80033c0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	440b      	add	r3, r1
 80033d0:	3344      	adds	r3, #68	@ 0x44
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	1c59      	adds	r1, r3, #1
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	4613      	mov	r3, r2
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	1a9b      	subs	r3, r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4403      	add	r3, r0
 80033e2:	3344      	adds	r3, #68	@ 0x44
 80033e4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	334c      	adds	r3, #76	@ 0x4c
 80033f6:	2204      	movs	r2, #4
 80033f8:	701a      	strb	r2, [r3, #0]
 80033fa:	e00d      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80033fc:	78fa      	ldrb	r2, [r7, #3]
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	011b      	lsls	r3, r3, #4
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	334d      	adds	r3, #77	@ 0x4d
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	2b02      	cmp	r3, #2
 8003410:	f000 8100 	beq.w	8003614 <HCD_HC_IN_IRQHandler+0xcca>
 8003414:	e000      	b.n	8003418 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003416:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003418:	78fa      	ldrb	r2, [r7, #3]
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	4613      	mov	r3, r2
 800341e:	011b      	lsls	r3, r3, #4
 8003420:	1a9b      	subs	r3, r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	440b      	add	r3, r1
 8003426:	334c      	adds	r3, #76	@ 0x4c
 8003428:	781a      	ldrb	r2, [r3, #0]
 800342a:	78fb      	ldrb	r3, [r7, #3]
 800342c:	4619      	mov	r1, r3
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f005 ff9a 	bl	8009368 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003434:	e0ef      	b.n	8003616 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	78fa      	ldrb	r2, [r7, #3]
 800343c:	4611      	mov	r1, r2
 800343e:	4618      	mov	r0, r3
 8003440:	f003 fec7 	bl	80071d2 <USB_ReadChInterrupts>
 8003444:	4603      	mov	r3, r0
 8003446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800344a:	2b40      	cmp	r3, #64	@ 0x40
 800344c:	d12f      	bne.n	80034ae <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800344e:	78fb      	ldrb	r3, [r7, #3]
 8003450:	015a      	lsls	r2, r3, #5
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	4413      	add	r3, r2
 8003456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800345a:	461a      	mov	r2, r3
 800345c:	2340      	movs	r3, #64	@ 0x40
 800345e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003460:	78fa      	ldrb	r2, [r7, #3]
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	1a9b      	subs	r3, r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	334d      	adds	r3, #77	@ 0x4d
 8003470:	2205      	movs	r2, #5
 8003472:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	331a      	adds	r3, #26
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d109      	bne.n	800349e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800348a:	78fa      	ldrb	r2, [r7, #3]
 800348c:	6879      	ldr	r1, [r7, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	1a9b      	subs	r3, r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	3344      	adds	r3, #68	@ 0x44
 800349a:	2200      	movs	r2, #0
 800349c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	4611      	mov	r1, r2
 80034a6:	4618      	mov	r0, r3
 80034a8:	f004 fc13 	bl	8007cd2 <USB_HC_Halt>
 80034ac:	e0b3      	b.n	8003616 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	78fa      	ldrb	r2, [r7, #3]
 80034b4:	4611      	mov	r1, r2
 80034b6:	4618      	mov	r0, r3
 80034b8:	f003 fe8b 	bl	80071d2 <USB_ReadChInterrupts>
 80034bc:	4603      	mov	r3, r0
 80034be:	f003 0310 	and.w	r3, r3, #16
 80034c2:	2b10      	cmp	r3, #16
 80034c4:	f040 80a7 	bne.w	8003616 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80034c8:	78fa      	ldrb	r2, [r7, #3]
 80034ca:	6879      	ldr	r1, [r7, #4]
 80034cc:	4613      	mov	r3, r2
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	1a9b      	subs	r3, r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	3326      	adds	r3, #38	@ 0x26
 80034d8:	781b      	ldrb	r3, [r3, #0]
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d11b      	bne.n	8003516 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	1a9b      	subs	r3, r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	3344      	adds	r3, #68	@ 0x44
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80034f2:	78fa      	ldrb	r2, [r7, #3]
 80034f4:	6879      	ldr	r1, [r7, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	1a9b      	subs	r3, r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	334d      	adds	r3, #77	@ 0x4d
 8003502:	2204      	movs	r2, #4
 8003504:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	4611      	mov	r1, r2
 800350e:	4618      	mov	r0, r3
 8003510:	f004 fbdf 	bl	8007cd2 <USB_HC_Halt>
 8003514:	e03f      	b.n	8003596 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	3326      	adds	r3, #38	@ 0x26
 8003526:	781b      	ldrb	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00a      	beq.n	8003542 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800352c:	78fa      	ldrb	r2, [r7, #3]
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	3326      	adds	r3, #38	@ 0x26
 800353c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800353e:	2b02      	cmp	r3, #2
 8003540:	d129      	bne.n	8003596 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003542:	78fa      	ldrb	r2, [r7, #3]
 8003544:	6879      	ldr	r1, [r7, #4]
 8003546:	4613      	mov	r3, r2
 8003548:	011b      	lsls	r3, r3, #4
 800354a:	1a9b      	subs	r3, r3, r2
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	440b      	add	r3, r1
 8003550:	3344      	adds	r3, #68	@ 0x44
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	799b      	ldrb	r3, [r3, #6]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00a      	beq.n	8003574 <HCD_HC_IN_IRQHandler+0xc2a>
 800355e:	78fa      	ldrb	r2, [r7, #3]
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	331b      	adds	r3, #27
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d110      	bne.n	8003596 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003574:	78fa      	ldrb	r2, [r7, #3]
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	334d      	adds	r3, #77	@ 0x4d
 8003584:	2204      	movs	r2, #4
 8003586:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	78fa      	ldrb	r2, [r7, #3]
 800358e:	4611      	mov	r1, r2
 8003590:	4618      	mov	r0, r3
 8003592:	f004 fb9e 	bl	8007cd2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	331b      	adds	r3, #27
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d129      	bne.n	8003600 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	331b      	adds	r3, #27
 80035bc:	2200      	movs	r2, #0
 80035be:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80035c0:	78fb      	ldrb	r3, [r7, #3]
 80035c2:	015a      	lsls	r2, r3, #5
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4413      	add	r3, r2
 80035c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	78fa      	ldrb	r2, [r7, #3]
 80035d0:	0151      	lsls	r1, r2, #5
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	440a      	add	r2, r1
 80035d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80035da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035de:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80035e0:	78fb      	ldrb	r3, [r7, #3]
 80035e2:	015a      	lsls	r2, r3, #5
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	4413      	add	r3, r2
 80035e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	78fa      	ldrb	r2, [r7, #3]
 80035f0:	0151      	lsls	r1, r2, #5
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	440a      	add	r2, r1
 80035f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80035fa:	f043 0320 	orr.w	r3, r3, #32
 80035fe:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003600:	78fb      	ldrb	r3, [r7, #3]
 8003602:	015a      	lsls	r2, r3, #5
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	4413      	add	r3, r2
 8003608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800360c:	461a      	mov	r2, r3
 800360e:	2310      	movs	r3, #16
 8003610:	6093      	str	r3, [r2, #8]
 8003612:	e000      	b.n	8003616 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003614:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003616:	3718      	adds	r7, #24
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}

0800361c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b086      	sub	sp, #24
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	460b      	mov	r3, r1
 8003626:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	78fa      	ldrb	r2, [r7, #3]
 8003638:	4611      	mov	r1, r2
 800363a:	4618      	mov	r0, r3
 800363c:	f003 fdc9 	bl	80071d2 <USB_ReadChInterrupts>
 8003640:	4603      	mov	r3, r0
 8003642:	f003 0304 	and.w	r3, r3, #4
 8003646:	2b04      	cmp	r3, #4
 8003648:	d11b      	bne.n	8003682 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800364a:	78fb      	ldrb	r3, [r7, #3]
 800364c:	015a      	lsls	r2, r3, #5
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	4413      	add	r3, r2
 8003652:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003656:	461a      	mov	r2, r3
 8003658:	2304      	movs	r3, #4
 800365a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800365c:	78fa      	ldrb	r2, [r7, #3]
 800365e:	6879      	ldr	r1, [r7, #4]
 8003660:	4613      	mov	r3, r2
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	1a9b      	subs	r3, r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	334d      	adds	r3, #77	@ 0x4d
 800366c:	2207      	movs	r2, #7
 800366e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	78fa      	ldrb	r2, [r7, #3]
 8003676:	4611      	mov	r1, r2
 8003678:	4618      	mov	r0, r3
 800367a:	f004 fb2a 	bl	8007cd2 <USB_HC_Halt>
 800367e:	f000 bc89 	b.w	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	78fa      	ldrb	r2, [r7, #3]
 8003688:	4611      	mov	r1, r2
 800368a:	4618      	mov	r0, r3
 800368c:	f003 fda1 	bl	80071d2 <USB_ReadChInterrupts>
 8003690:	4603      	mov	r3, r0
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	2b20      	cmp	r3, #32
 8003698:	f040 8082 	bne.w	80037a0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800369c:	78fb      	ldrb	r3, [r7, #3]
 800369e:	015a      	lsls	r2, r3, #5
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	4413      	add	r3, r2
 80036a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036a8:	461a      	mov	r2, r3
 80036aa:	2320      	movs	r3, #32
 80036ac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80036ae:	78fa      	ldrb	r2, [r7, #3]
 80036b0:	6879      	ldr	r1, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	1a9b      	subs	r3, r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	3319      	adds	r3, #25
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d124      	bne.n	800370e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80036c4:	78fa      	ldrb	r2, [r7, #3]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	3319      	adds	r3, #25
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	1a9b      	subs	r3, r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	334c      	adds	r3, #76	@ 0x4c
 80036e8:	2202      	movs	r2, #2
 80036ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	334d      	adds	r3, #77	@ 0x4d
 80036fc:	2203      	movs	r2, #3
 80036fe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	78fa      	ldrb	r2, [r7, #3]
 8003706:	4611      	mov	r1, r2
 8003708:	4618      	mov	r0, r3
 800370a:	f004 fae2 	bl	8007cd2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800370e:	78fa      	ldrb	r2, [r7, #3]
 8003710:	6879      	ldr	r1, [r7, #4]
 8003712:	4613      	mov	r3, r2
 8003714:	011b      	lsls	r3, r3, #4
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	440b      	add	r3, r1
 800371c:	331a      	adds	r3, #26
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b01      	cmp	r3, #1
 8003722:	f040 8437 	bne.w	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
 8003726:	78fa      	ldrb	r2, [r7, #3]
 8003728:	6879      	ldr	r1, [r7, #4]
 800372a:	4613      	mov	r3, r2
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	1a9b      	subs	r3, r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	440b      	add	r3, r1
 8003734:	331b      	adds	r3, #27
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f040 842b 	bne.w	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800373e:	78fa      	ldrb	r2, [r7, #3]
 8003740:	6879      	ldr	r1, [r7, #4]
 8003742:	4613      	mov	r3, r2
 8003744:	011b      	lsls	r3, r3, #4
 8003746:	1a9b      	subs	r3, r3, r2
 8003748:	009b      	lsls	r3, r3, #2
 800374a:	440b      	add	r3, r1
 800374c:	3326      	adds	r3, #38	@ 0x26
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d009      	beq.n	8003768 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	6879      	ldr	r1, [r7, #4]
 8003758:	4613      	mov	r3, r2
 800375a:	011b      	lsls	r3, r3, #4
 800375c:	1a9b      	subs	r3, r3, r2
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	440b      	add	r3, r1
 8003762:	331b      	adds	r3, #27
 8003764:	2201      	movs	r2, #1
 8003766:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003768:	78fa      	ldrb	r2, [r7, #3]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	011b      	lsls	r3, r3, #4
 8003770:	1a9b      	subs	r3, r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	334d      	adds	r3, #77	@ 0x4d
 8003778:	2203      	movs	r2, #3
 800377a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	78fa      	ldrb	r2, [r7, #3]
 8003782:	4611      	mov	r1, r2
 8003784:	4618      	mov	r0, r3
 8003786:	f004 faa4 	bl	8007cd2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	6879      	ldr	r1, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	011b      	lsls	r3, r3, #4
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	3344      	adds	r3, #68	@ 0x44
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	e3f9      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	78fa      	ldrb	r2, [r7, #3]
 80037a6:	4611      	mov	r1, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	f003 fd12 	bl	80071d2 <USB_ReadChInterrupts>
 80037ae:	4603      	mov	r3, r0
 80037b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037b8:	d111      	bne.n	80037de <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80037ba:	78fb      	ldrb	r3, [r7, #3]
 80037bc:	015a      	lsls	r2, r3, #5
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4413      	add	r3, r2
 80037c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037c6:	461a      	mov	r2, r3
 80037c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037cc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	78fa      	ldrb	r2, [r7, #3]
 80037d4:	4611      	mov	r1, r2
 80037d6:	4618      	mov	r0, r3
 80037d8:	f004 fa7b 	bl	8007cd2 <USB_HC_Halt>
 80037dc:	e3da      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	4611      	mov	r1, r2
 80037e6:	4618      	mov	r0, r3
 80037e8:	f003 fcf3 	bl	80071d2 <USB_ReadChInterrupts>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d168      	bne.n	80038c8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80037f6:	78fa      	ldrb	r2, [r7, #3]
 80037f8:	6879      	ldr	r1, [r7, #4]
 80037fa:	4613      	mov	r3, r2
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	1a9b      	subs	r3, r3, r2
 8003800:	009b      	lsls	r3, r3, #2
 8003802:	440b      	add	r3, r1
 8003804:	3344      	adds	r3, #68	@ 0x44
 8003806:	2200      	movs	r2, #0
 8003808:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	78fa      	ldrb	r2, [r7, #3]
 8003810:	4611      	mov	r1, r2
 8003812:	4618      	mov	r0, r3
 8003814:	f003 fcdd 	bl	80071d2 <USB_ReadChInterrupts>
 8003818:	4603      	mov	r3, r0
 800381a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800381e:	2b40      	cmp	r3, #64	@ 0x40
 8003820:	d112      	bne.n	8003848 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3319      	adds	r3, #25
 8003832:	2201      	movs	r2, #1
 8003834:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003836:	78fb      	ldrb	r3, [r7, #3]
 8003838:	015a      	lsls	r2, r3, #5
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	4413      	add	r3, r2
 800383e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003842:	461a      	mov	r2, r3
 8003844:	2340      	movs	r3, #64	@ 0x40
 8003846:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003848:	78fa      	ldrb	r2, [r7, #3]
 800384a:	6879      	ldr	r1, [r7, #4]
 800384c:	4613      	mov	r3, r2
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	1a9b      	subs	r3, r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	331b      	adds	r3, #27
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d019      	beq.n	8003892 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800385e:	78fa      	ldrb	r2, [r7, #3]
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	4613      	mov	r3, r2
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	1a9b      	subs	r3, r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	440b      	add	r3, r1
 800386c:	331b      	adds	r3, #27
 800386e:	2200      	movs	r2, #0
 8003870:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003872:	78fb      	ldrb	r3, [r7, #3]
 8003874:	015a      	lsls	r2, r3, #5
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	4413      	add	r3, r2
 800387a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	78fa      	ldrb	r2, [r7, #3]
 8003882:	0151      	lsls	r1, r2, #5
 8003884:	693a      	ldr	r2, [r7, #16]
 8003886:	440a      	add	r2, r1
 8003888:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800388c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003890:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003892:	78fb      	ldrb	r3, [r7, #3]
 8003894:	015a      	lsls	r2, r3, #5
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	4413      	add	r3, r2
 800389a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800389e:	461a      	mov	r2, r3
 80038a0:	2301      	movs	r3, #1
 80038a2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80038a4:	78fa      	ldrb	r2, [r7, #3]
 80038a6:	6879      	ldr	r1, [r7, #4]
 80038a8:	4613      	mov	r3, r2
 80038aa:	011b      	lsls	r3, r3, #4
 80038ac:	1a9b      	subs	r3, r3, r2
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	334d      	adds	r3, #77	@ 0x4d
 80038b4:	2201      	movs	r2, #1
 80038b6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	78fa      	ldrb	r2, [r7, #3]
 80038be:	4611      	mov	r1, r2
 80038c0:	4618      	mov	r0, r3
 80038c2:	f004 fa06 	bl	8007cd2 <USB_HC_Halt>
 80038c6:	e365      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	78fa      	ldrb	r2, [r7, #3]
 80038ce:	4611      	mov	r1, r2
 80038d0:	4618      	mov	r0, r3
 80038d2:	f003 fc7e 	bl	80071d2 <USB_ReadChInterrupts>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038dc:	2b40      	cmp	r3, #64	@ 0x40
 80038de:	d139      	bne.n	8003954 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	334d      	adds	r3, #77	@ 0x4d
 80038f0:	2205      	movs	r2, #5
 80038f2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	331a      	adds	r3, #26
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	3319      	adds	r3, #25
 800391a:	2201      	movs	r2, #1
 800391c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800391e:	78fa      	ldrb	r2, [r7, #3]
 8003920:	6879      	ldr	r1, [r7, #4]
 8003922:	4613      	mov	r3, r2
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	1a9b      	subs	r3, r3, r2
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	440b      	add	r3, r1
 800392c:	3344      	adds	r3, #68	@ 0x44
 800392e:	2200      	movs	r2, #0
 8003930:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	78fa      	ldrb	r2, [r7, #3]
 8003938:	4611      	mov	r1, r2
 800393a:	4618      	mov	r0, r3
 800393c:	f004 f9c9 	bl	8007cd2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003940:	78fb      	ldrb	r3, [r7, #3]
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	4413      	add	r3, r2
 8003948:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800394c:	461a      	mov	r2, r3
 800394e:	2340      	movs	r3, #64	@ 0x40
 8003950:	6093      	str	r3, [r2, #8]
 8003952:	e31f      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	78fa      	ldrb	r2, [r7, #3]
 800395a:	4611      	mov	r1, r2
 800395c:	4618      	mov	r0, r3
 800395e:	f003 fc38 	bl	80071d2 <USB_ReadChInterrupts>
 8003962:	4603      	mov	r3, r0
 8003964:	f003 0308 	and.w	r3, r3, #8
 8003968:	2b08      	cmp	r3, #8
 800396a:	d11a      	bne.n	80039a2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800396c:	78fb      	ldrb	r3, [r7, #3]
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	4413      	add	r3, r2
 8003974:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003978:	461a      	mov	r2, r3
 800397a:	2308      	movs	r3, #8
 800397c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800397e:	78fa      	ldrb	r2, [r7, #3]
 8003980:	6879      	ldr	r1, [r7, #4]
 8003982:	4613      	mov	r3, r2
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	1a9b      	subs	r3, r3, r2
 8003988:	009b      	lsls	r3, r3, #2
 800398a:	440b      	add	r3, r1
 800398c:	334d      	adds	r3, #77	@ 0x4d
 800398e:	2206      	movs	r2, #6
 8003990:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	78fa      	ldrb	r2, [r7, #3]
 8003998:	4611      	mov	r1, r2
 800399a:	4618      	mov	r0, r3
 800399c:	f004 f999 	bl	8007cd2 <USB_HC_Halt>
 80039a0:	e2f8      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	4611      	mov	r1, r2
 80039aa:	4618      	mov	r0, r3
 80039ac:	f003 fc11 	bl	80071d2 <USB_ReadChInterrupts>
 80039b0:	4603      	mov	r3, r0
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	2b10      	cmp	r3, #16
 80039b8:	d144      	bne.n	8003a44 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80039ba:	78fa      	ldrb	r2, [r7, #3]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	3344      	adds	r3, #68	@ 0x44
 80039ca:	2200      	movs	r2, #0
 80039cc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80039ce:	78fa      	ldrb	r2, [r7, #3]
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	4613      	mov	r3, r2
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	1a9b      	subs	r3, r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	440b      	add	r3, r1
 80039dc:	334d      	adds	r3, #77	@ 0x4d
 80039de:	2204      	movs	r2, #4
 80039e0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	6879      	ldr	r1, [r7, #4]
 80039e6:	4613      	mov	r3, r2
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	1a9b      	subs	r3, r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	440b      	add	r3, r1
 80039f0:	3319      	adds	r3, #25
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d114      	bne.n	8003a22 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80039f8:	78fa      	ldrb	r2, [r7, #3]
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	4613      	mov	r3, r2
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	1a9b      	subs	r3, r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	440b      	add	r3, r1
 8003a06:	3318      	adds	r3, #24
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d109      	bne.n	8003a22 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	1a9b      	subs	r3, r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	440b      	add	r3, r1
 8003a1c:	3319      	adds	r3, #25
 8003a1e:	2201      	movs	r2, #1
 8003a20:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	78fa      	ldrb	r2, [r7, #3]
 8003a28:	4611      	mov	r1, r2
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f004 f951 	bl	8007cd2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003a30:	78fb      	ldrb	r3, [r7, #3]
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	2310      	movs	r3, #16
 8003a40:	6093      	str	r3, [r2, #8]
 8003a42:	e2a7      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f003 fbc0 	bl	80071d2 <USB_ReadChInterrupts>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a58:	2b80      	cmp	r3, #128	@ 0x80
 8003a5a:	f040 8083 	bne.w	8003b64 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	799b      	ldrb	r3, [r3, #6]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d111      	bne.n	8003a8a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	334d      	adds	r3, #77	@ 0x4d
 8003a76:	2207      	movs	r2, #7
 8003a78:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	78fa      	ldrb	r2, [r7, #3]
 8003a80:	4611      	mov	r1, r2
 8003a82:	4618      	mov	r0, r3
 8003a84:	f004 f925 	bl	8007cd2 <USB_HC_Halt>
 8003a88:	e062      	b.n	8003b50 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003a8a:	78fa      	ldrb	r2, [r7, #3]
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	011b      	lsls	r3, r3, #4
 8003a92:	1a9b      	subs	r3, r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	440b      	add	r3, r1
 8003a98:	3344      	adds	r3, #68	@ 0x44
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	1c59      	adds	r1, r3, #1
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	1a9b      	subs	r3, r3, r2
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	4403      	add	r3, r0
 8003aaa:	3344      	adds	r3, #68	@ 0x44
 8003aac:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	011b      	lsls	r3, r3, #4
 8003ab6:	1a9b      	subs	r3, r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	440b      	add	r3, r1
 8003abc:	3344      	adds	r3, #68	@ 0x44
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d922      	bls.n	8003b0a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003ac4:	78fa      	ldrb	r2, [r7, #3]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4613      	mov	r3, r2
 8003aca:	011b      	lsls	r3, r3, #4
 8003acc:	1a9b      	subs	r3, r3, r2
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	3344      	adds	r3, #68	@ 0x44
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ad8:	78fa      	ldrb	r2, [r7, #3]
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	4613      	mov	r3, r2
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	440b      	add	r3, r1
 8003ae6:	334c      	adds	r3, #76	@ 0x4c
 8003ae8:	2204      	movs	r2, #4
 8003aea:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	011b      	lsls	r3, r3, #4
 8003af4:	1a9b      	subs	r3, r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	334c      	adds	r3, #76	@ 0x4c
 8003afc:	781a      	ldrb	r2, [r3, #0]
 8003afe:	78fb      	ldrb	r3, [r7, #3]
 8003b00:	4619      	mov	r1, r3
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f005 fc30 	bl	8009368 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003b08:	e022      	b.n	8003b50 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b0a:	78fa      	ldrb	r2, [r7, #3]
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	440b      	add	r3, r1
 8003b18:	334c      	adds	r3, #76	@ 0x4c
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003b1e:	78fb      	ldrb	r3, [r7, #3]
 8003b20:	015a      	lsls	r2, r3, #5
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4413      	add	r3, r2
 8003b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b34:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b3c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003b3e:	78fb      	ldrb	r3, [r7, #3]
 8003b40:	015a      	lsls	r2, r3, #5
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	4413      	add	r3, r2
 8003b46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003b50:	78fb      	ldrb	r3, [r7, #3]
 8003b52:	015a      	lsls	r2, r3, #5
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	4413      	add	r3, r2
 8003b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	2380      	movs	r3, #128	@ 0x80
 8003b60:	6093      	str	r3, [r2, #8]
 8003b62:	e217      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	4611      	mov	r1, r2
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f003 fb30 	bl	80071d2 <USB_ReadChInterrupts>
 8003b72:	4603      	mov	r3, r0
 8003b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b7c:	d11b      	bne.n	8003bb6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003b7e:	78fa      	ldrb	r2, [r7, #3]
 8003b80:	6879      	ldr	r1, [r7, #4]
 8003b82:	4613      	mov	r3, r2
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	1a9b      	subs	r3, r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	440b      	add	r3, r1
 8003b8c:	334d      	adds	r3, #77	@ 0x4d
 8003b8e:	2209      	movs	r2, #9
 8003b90:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	78fa      	ldrb	r2, [r7, #3]
 8003b98:	4611      	mov	r1, r2
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f004 f899 	bl	8007cd2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003ba0:	78fb      	ldrb	r3, [r7, #3]
 8003ba2:	015a      	lsls	r2, r3, #5
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bac:	461a      	mov	r2, r3
 8003bae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003bb2:	6093      	str	r3, [r2, #8]
 8003bb4:	e1ee      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	78fa      	ldrb	r2, [r7, #3]
 8003bbc:	4611      	mov	r1, r2
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f003 fb07 	bl	80071d2 <USB_ReadChInterrupts>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	f040 81df 	bne.w	8003f8e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	015a      	lsls	r2, r3, #5
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	4413      	add	r3, r2
 8003bd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bdc:	461a      	mov	r2, r3
 8003bde:	2302      	movs	r3, #2
 8003be0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003be2:	78fa      	ldrb	r2, [r7, #3]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	1a9b      	subs	r3, r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	334d      	adds	r3, #77	@ 0x4d
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	f040 8093 	bne.w	8003d20 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003bfa:	78fa      	ldrb	r2, [r7, #3]
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	011b      	lsls	r3, r3, #4
 8003c02:	1a9b      	subs	r3, r3, r2
 8003c04:	009b      	lsls	r3, r3, #2
 8003c06:	440b      	add	r3, r1
 8003c08:	334d      	adds	r3, #77	@ 0x4d
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	6879      	ldr	r1, [r7, #4]
 8003c12:	4613      	mov	r3, r2
 8003c14:	011b      	lsls	r3, r3, #4
 8003c16:	1a9b      	subs	r3, r3, r2
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	440b      	add	r3, r1
 8003c1c:	334c      	adds	r3, #76	@ 0x4c
 8003c1e:	2201      	movs	r2, #1
 8003c20:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	3326      	adds	r3, #38	@ 0x26
 8003c32:	781b      	ldrb	r3, [r3, #0]
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d00b      	beq.n	8003c50 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003c38:	78fa      	ldrb	r2, [r7, #3]
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	011b      	lsls	r3, r3, #4
 8003c40:	1a9b      	subs	r3, r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	440b      	add	r3, r1
 8003c46:	3326      	adds	r3, #38	@ 0x26
 8003c48:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	f040 8190 	bne.w	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	799b      	ldrb	r3, [r3, #6]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d115      	bne.n	8003c84 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003c58:	78fa      	ldrb	r2, [r7, #3]
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	011b      	lsls	r3, r3, #4
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	333d      	adds	r3, #61	@ 0x3d
 8003c68:	781b      	ldrb	r3, [r3, #0]
 8003c6a:	78fa      	ldrb	r2, [r7, #3]
 8003c6c:	f083 0301 	eor.w	r3, r3, #1
 8003c70:	b2d8      	uxtb	r0, r3
 8003c72:	6879      	ldr	r1, [r7, #4]
 8003c74:	4613      	mov	r3, r2
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	1a9b      	subs	r3, r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	440b      	add	r3, r1
 8003c7e:	333d      	adds	r3, #61	@ 0x3d
 8003c80:	4602      	mov	r2, r0
 8003c82:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	799b      	ldrb	r3, [r3, #6]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	f040 8171 	bne.w	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
 8003c8e:	78fa      	ldrb	r2, [r7, #3]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	1a9b      	subs	r3, r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	3334      	adds	r3, #52	@ 0x34
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8165 	beq.w	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003ca6:	78fa      	ldrb	r2, [r7, #3]
 8003ca8:	6879      	ldr	r1, [r7, #4]
 8003caa:	4613      	mov	r3, r2
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	1a9b      	subs	r3, r3, r2
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	440b      	add	r3, r1
 8003cb4:	3334      	adds	r3, #52	@ 0x34
 8003cb6:	6819      	ldr	r1, [r3, #0]
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	011b      	lsls	r3, r3, #4
 8003cc0:	1a9b      	subs	r3, r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4403      	add	r3, r0
 8003cc6:	3328      	adds	r3, #40	@ 0x28
 8003cc8:	881b      	ldrh	r3, [r3, #0]
 8003cca:	440b      	add	r3, r1
 8003ccc:	1e59      	subs	r1, r3, #1
 8003cce:	78fa      	ldrb	r2, [r7, #3]
 8003cd0:	6878      	ldr	r0, [r7, #4]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	011b      	lsls	r3, r3, #4
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	4403      	add	r3, r0
 8003cdc:	3328      	adds	r3, #40	@ 0x28
 8003cde:	881b      	ldrh	r3, [r3, #0]
 8003ce0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ce4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 813f 	beq.w	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003cf2:	78fa      	ldrb	r2, [r7, #3]
 8003cf4:	6879      	ldr	r1, [r7, #4]
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	011b      	lsls	r3, r3, #4
 8003cfa:	1a9b      	subs	r3, r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	440b      	add	r3, r1
 8003d00:	333d      	adds	r3, #61	@ 0x3d
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	78fa      	ldrb	r2, [r7, #3]
 8003d06:	f083 0301 	eor.w	r3, r3, #1
 8003d0a:	b2d8      	uxtb	r0, r3
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	1a9b      	subs	r3, r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	440b      	add	r3, r1
 8003d18:	333d      	adds	r3, #61	@ 0x3d
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	701a      	strb	r2, [r3, #0]
 8003d1e:	e127      	b.n	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003d20:	78fa      	ldrb	r2, [r7, #3]
 8003d22:	6879      	ldr	r1, [r7, #4]
 8003d24:	4613      	mov	r3, r2
 8003d26:	011b      	lsls	r3, r3, #4
 8003d28:	1a9b      	subs	r3, r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	334d      	adds	r3, #77	@ 0x4d
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	2b03      	cmp	r3, #3
 8003d34:	d120      	bne.n	8003d78 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d36:	78fa      	ldrb	r2, [r7, #3]
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	4613      	mov	r3, r2
 8003d3c:	011b      	lsls	r3, r3, #4
 8003d3e:	1a9b      	subs	r3, r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	440b      	add	r3, r1
 8003d44:	334d      	adds	r3, #77	@ 0x4d
 8003d46:	2202      	movs	r2, #2
 8003d48:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003d4a:	78fa      	ldrb	r2, [r7, #3]
 8003d4c:	6879      	ldr	r1, [r7, #4]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	011b      	lsls	r3, r3, #4
 8003d52:	1a9b      	subs	r3, r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	440b      	add	r3, r1
 8003d58:	331b      	adds	r3, #27
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	f040 8107 	bne.w	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d62:	78fa      	ldrb	r2, [r7, #3]
 8003d64:	6879      	ldr	r1, [r7, #4]
 8003d66:	4613      	mov	r3, r2
 8003d68:	011b      	lsls	r3, r3, #4
 8003d6a:	1a9b      	subs	r3, r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	440b      	add	r3, r1
 8003d70:	334c      	adds	r3, #76	@ 0x4c
 8003d72:	2202      	movs	r2, #2
 8003d74:	701a      	strb	r2, [r3, #0]
 8003d76:	e0fb      	b.n	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003d78:	78fa      	ldrb	r2, [r7, #3]
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	011b      	lsls	r3, r3, #4
 8003d80:	1a9b      	subs	r3, r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	334d      	adds	r3, #77	@ 0x4d
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	2b04      	cmp	r3, #4
 8003d8c:	d13a      	bne.n	8003e04 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d8e:	78fa      	ldrb	r2, [r7, #3]
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	4613      	mov	r3, r2
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	440b      	add	r3, r1
 8003d9c:	334d      	adds	r3, #77	@ 0x4d
 8003d9e:	2202      	movs	r2, #2
 8003da0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003da2:	78fa      	ldrb	r2, [r7, #3]
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	4613      	mov	r3, r2
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	1a9b      	subs	r3, r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	440b      	add	r3, r1
 8003db0:	334c      	adds	r3, #76	@ 0x4c
 8003db2:	2202      	movs	r2, #2
 8003db4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003db6:	78fa      	ldrb	r2, [r7, #3]
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	4613      	mov	r3, r2
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	1a9b      	subs	r3, r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	331b      	adds	r3, #27
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	f040 80d1 	bne.w	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003dce:	78fa      	ldrb	r2, [r7, #3]
 8003dd0:	6879      	ldr	r1, [r7, #4]
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	011b      	lsls	r3, r3, #4
 8003dd6:	1a9b      	subs	r3, r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	440b      	add	r3, r1
 8003ddc:	331b      	adds	r3, #27
 8003dde:	2200      	movs	r2, #0
 8003de0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003de2:	78fb      	ldrb	r3, [r7, #3]
 8003de4:	015a      	lsls	r2, r3, #5
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	4413      	add	r3, r2
 8003dea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	0151      	lsls	r1, r2, #5
 8003df4:	693a      	ldr	r2, [r7, #16]
 8003df6:	440a      	add	r2, r1
 8003df8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e00:	6053      	str	r3, [r2, #4]
 8003e02:	e0b5      	b.n	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003e04:	78fa      	ldrb	r2, [r7, #3]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4613      	mov	r3, r2
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	1a9b      	subs	r3, r3, r2
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	440b      	add	r3, r1
 8003e12:	334d      	adds	r3, #77	@ 0x4d
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b05      	cmp	r3, #5
 8003e18:	d114      	bne.n	8003e44 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e1a:	78fa      	ldrb	r2, [r7, #3]
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	4613      	mov	r3, r2
 8003e20:	011b      	lsls	r3, r3, #4
 8003e22:	1a9b      	subs	r3, r3, r2
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	440b      	add	r3, r1
 8003e28:	334d      	adds	r3, #77	@ 0x4d
 8003e2a:	2202      	movs	r2, #2
 8003e2c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	334c      	adds	r3, #76	@ 0x4c
 8003e3e:	2202      	movs	r2, #2
 8003e40:	701a      	strb	r2, [r3, #0]
 8003e42:	e095      	b.n	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003e44:	78fa      	ldrb	r2, [r7, #3]
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	334d      	adds	r3, #77	@ 0x4d
 8003e54:	781b      	ldrb	r3, [r3, #0]
 8003e56:	2b06      	cmp	r3, #6
 8003e58:	d114      	bne.n	8003e84 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e5a:	78fa      	ldrb	r2, [r7, #3]
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	009b      	lsls	r3, r3, #2
 8003e66:	440b      	add	r3, r1
 8003e68:	334d      	adds	r3, #77	@ 0x4d
 8003e6a:	2202      	movs	r2, #2
 8003e6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003e6e:	78fa      	ldrb	r2, [r7, #3]
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	4613      	mov	r3, r2
 8003e74:	011b      	lsls	r3, r3, #4
 8003e76:	1a9b      	subs	r3, r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	440b      	add	r3, r1
 8003e7c:	334c      	adds	r3, #76	@ 0x4c
 8003e7e:	2205      	movs	r2, #5
 8003e80:	701a      	strb	r2, [r3, #0]
 8003e82:	e075      	b.n	8003f70 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003e84:	78fa      	ldrb	r2, [r7, #3]
 8003e86:	6879      	ldr	r1, [r7, #4]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	011b      	lsls	r3, r3, #4
 8003e8c:	1a9b      	subs	r3, r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	440b      	add	r3, r1
 8003e92:	334d      	adds	r3, #77	@ 0x4d
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	2b07      	cmp	r3, #7
 8003e98:	d00a      	beq.n	8003eb0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003e9a:	78fa      	ldrb	r2, [r7, #3]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	440b      	add	r3, r1
 8003ea8:	334d      	adds	r3, #77	@ 0x4d
 8003eaa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003eac:	2b09      	cmp	r3, #9
 8003eae:	d170      	bne.n	8003f92 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003eb0:	78fa      	ldrb	r2, [r7, #3]
 8003eb2:	6879      	ldr	r1, [r7, #4]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	011b      	lsls	r3, r3, #4
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	334d      	adds	r3, #77	@ 0x4d
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003ec4:	78fa      	ldrb	r2, [r7, #3]
 8003ec6:	6879      	ldr	r1, [r7, #4]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	1a9b      	subs	r3, r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	3344      	adds	r3, #68	@ 0x44
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	1c59      	adds	r1, r3, #1
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	4613      	mov	r3, r2
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	1a9b      	subs	r3, r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4403      	add	r3, r0
 8003ee4:	3344      	adds	r3, #68	@ 0x44
 8003ee6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	3344      	adds	r3, #68	@ 0x44
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d914      	bls.n	8003f28 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	6879      	ldr	r1, [r7, #4]
 8003f02:	4613      	mov	r3, r2
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	1a9b      	subs	r3, r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	3344      	adds	r3, #68	@ 0x44
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f12:	78fa      	ldrb	r2, [r7, #3]
 8003f14:	6879      	ldr	r1, [r7, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	334c      	adds	r3, #76	@ 0x4c
 8003f22:	2204      	movs	r2, #4
 8003f24:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f26:	e022      	b.n	8003f6e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f28:	78fa      	ldrb	r2, [r7, #3]
 8003f2a:	6879      	ldr	r1, [r7, #4]
 8003f2c:	4613      	mov	r3, r2
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	1a9b      	subs	r3, r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	334c      	adds	r3, #76	@ 0x4c
 8003f38:	2202      	movs	r2, #2
 8003f3a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003f3c:	78fb      	ldrb	r3, [r7, #3]
 8003f3e:	015a      	lsls	r2, r3, #5
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	4413      	add	r3, r2
 8003f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003f52:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003f5a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003f5c:	78fb      	ldrb	r3, [r7, #3]
 8003f5e:	015a      	lsls	r2, r3, #5
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	4413      	add	r3, r2
 8003f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f68:	461a      	mov	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f6e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003f70:	78fa      	ldrb	r2, [r7, #3]
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	4613      	mov	r3, r2
 8003f76:	011b      	lsls	r3, r3, #4
 8003f78:	1a9b      	subs	r3, r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	334c      	adds	r3, #76	@ 0x4c
 8003f80:	781a      	ldrb	r2, [r3, #0]
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	4619      	mov	r1, r3
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f005 f9ee 	bl	8009368 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f8c:	e002      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003f8e:	bf00      	nop
 8003f90:	e000      	b.n	8003f94 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003f92:	bf00      	nop
  }
}
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b08a      	sub	sp, #40	@ 0x28
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003faa:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f003 030f 	and.w	r3, r3, #15
 8003fba:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	0c5b      	lsrs	r3, r3, #17
 8003fc0:	f003 030f 	and.w	r3, r3, #15
 8003fc4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	091b      	lsrs	r3, r3, #4
 8003fca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fce:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d004      	beq.n	8003fe0 <HCD_RXQLVL_IRQHandler+0x46>
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	2b05      	cmp	r3, #5
 8003fda:	f000 80b6 	beq.w	800414a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003fde:	e0b7      	b.n	8004150 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80b3 	beq.w	800414e <HCD_RXQLVL_IRQHandler+0x1b4>
 8003fe8:	6879      	ldr	r1, [r7, #4]
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	4613      	mov	r3, r2
 8003fee:	011b      	lsls	r3, r3, #4
 8003ff0:	1a9b      	subs	r3, r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	332c      	adds	r3, #44	@ 0x2c
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80a7 	beq.w	800414e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004000:	6879      	ldr	r1, [r7, #4]
 8004002:	69ba      	ldr	r2, [r7, #24]
 8004004:	4613      	mov	r3, r2
 8004006:	011b      	lsls	r3, r3, #4
 8004008:	1a9b      	subs	r3, r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	440b      	add	r3, r1
 800400e:	3338      	adds	r3, #56	@ 0x38
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	18d1      	adds	r1, r2, r3
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	4613      	mov	r3, r2
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	1a9b      	subs	r3, r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4403      	add	r3, r0
 8004024:	3334      	adds	r3, #52	@ 0x34
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4299      	cmp	r1, r3
 800402a:	f200 8083 	bhi.w	8004134 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6818      	ldr	r0, [r3, #0]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	4613      	mov	r3, r2
 8004038:	011b      	lsls	r3, r3, #4
 800403a:	1a9b      	subs	r3, r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	440b      	add	r3, r1
 8004040:	332c      	adds	r3, #44	@ 0x2c
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	b292      	uxth	r2, r2
 8004048:	4619      	mov	r1, r3
 800404a:	f003 f857 	bl	80070fc <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800404e:	6879      	ldr	r1, [r7, #4]
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4613      	mov	r3, r2
 8004054:	011b      	lsls	r3, r3, #4
 8004056:	1a9b      	subs	r3, r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	440b      	add	r3, r1
 800405c:	332c      	adds	r3, #44	@ 0x2c
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	18d1      	adds	r1, r2, r3
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4613      	mov	r3, r2
 800406a:	011b      	lsls	r3, r3, #4
 800406c:	1a9b      	subs	r3, r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4403      	add	r3, r0
 8004072:	332c      	adds	r3, #44	@ 0x2c
 8004074:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004076:	6879      	ldr	r1, [r7, #4]
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4613      	mov	r3, r2
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	3338      	adds	r3, #56	@ 0x38
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	18d1      	adds	r1, r2, r3
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	4613      	mov	r3, r2
 8004092:	011b      	lsls	r3, r3, #4
 8004094:	1a9b      	subs	r3, r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4403      	add	r3, r0
 800409a:	3338      	adds	r3, #56	@ 0x38
 800409c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	015a      	lsls	r2, r3, #5
 80040a2:	6a3b      	ldr	r3, [r7, #32]
 80040a4:	4413      	add	r3, r2
 80040a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	0cdb      	lsrs	r3, r3, #19
 80040ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040b2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80040b4:	6879      	ldr	r1, [r7, #4]
 80040b6:	69ba      	ldr	r2, [r7, #24]
 80040b8:	4613      	mov	r3, r2
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	1a9b      	subs	r3, r3, r2
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	440b      	add	r3, r1
 80040c2:	3328      	adds	r3, #40	@ 0x28
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d13f      	bne.n	800414e <HCD_RXQLVL_IRQHandler+0x1b4>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d03c      	beq.n	800414e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80040ea:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80040f2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	015a      	lsls	r2, r3, #5
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004100:	461a      	mov	r2, r3
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	4613      	mov	r3, r2
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	1a9b      	subs	r3, r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	440b      	add	r3, r1
 8004114:	333c      	adds	r3, #60	@ 0x3c
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	f083 0301 	eor.w	r3, r3, #1
 800411c:	b2d8      	uxtb	r0, r3
 800411e:	6879      	ldr	r1, [r7, #4]
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4613      	mov	r3, r2
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	1a9b      	subs	r3, r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	440b      	add	r3, r1
 800412c:	333c      	adds	r3, #60	@ 0x3c
 800412e:	4602      	mov	r2, r0
 8004130:	701a      	strb	r2, [r3, #0]
      break;
 8004132:	e00c      	b.n	800414e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004134:	6879      	ldr	r1, [r7, #4]
 8004136:	69ba      	ldr	r2, [r7, #24]
 8004138:	4613      	mov	r3, r2
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	1a9b      	subs	r3, r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	334c      	adds	r3, #76	@ 0x4c
 8004144:	2204      	movs	r2, #4
 8004146:	701a      	strb	r2, [r3, #0]
      break;
 8004148:	e001      	b.n	800414e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800414a:	bf00      	nop
 800414c:	e000      	b.n	8004150 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800414e:	bf00      	nop
  }
}
 8004150:	bf00      	nop
 8004152:	3728      	adds	r7, #40	@ 0x28
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b086      	sub	sp, #24
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004184:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b02      	cmp	r3, #2
 800418e:	d10b      	bne.n	80041a8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b01      	cmp	r3, #1
 8004198:	d102      	bne.n	80041a0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f005 f8c8 	bl	8009330 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f043 0302 	orr.w	r3, r3, #2
 80041a6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b08      	cmp	r3, #8
 80041b0:	d132      	bne.n	8004218 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f043 0308 	orr.w	r3, r3, #8
 80041b8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d126      	bne.n	8004212 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	7a5b      	ldrb	r3, [r3, #9]
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d113      	bne.n	80041f4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80041d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041d6:	d106      	bne.n	80041e6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2102      	movs	r1, #2
 80041de:	4618      	mov	r0, r3
 80041e0:	f003 f922 	bl	8007428 <USB_InitFSLSPClkSel>
 80041e4:	e011      	b.n	800420a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2101      	movs	r1, #1
 80041ec:	4618      	mov	r0, r3
 80041ee:	f003 f91b 	bl	8007428 <USB_InitFSLSPClkSel>
 80041f2:	e00a      	b.n	800420a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	79db      	ldrb	r3, [r3, #7]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d106      	bne.n	800420a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004202:	461a      	mov	r2, r3
 8004204:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004208:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f005 f8ba 	bl	8009384 <HAL_HCD_PortEnabled_Callback>
 8004210:	e002      	b.n	8004218 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f005 f8c4 	bl	80093a0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b20      	cmp	r3, #32
 8004220:	d103      	bne.n	800422a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	f043 0320 	orr.w	r3, r3, #32
 8004228:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004230:	461a      	mov	r2, r3
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	6013      	str	r3, [r2, #0]
}
 8004236:	bf00      	nop
 8004238:	3718      	adds	r7, #24
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
	...

08004240 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d101      	bne.n	8004252 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	e12b      	b.n	80044aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004258:	b2db      	uxtb	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d106      	bne.n	800426c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	f7fc fdb2 	bl	8000dd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2224      	movs	r2, #36	@ 0x24
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0201 	bic.w	r2, r2, #1
 8004282:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004292:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042a4:	f001 f90c 	bl	80054c0 <HAL_RCC_GetPCLK1Freq>
 80042a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	4a81      	ldr	r2, [pc, #516]	@ (80044b4 <HAL_I2C_Init+0x274>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d807      	bhi.n	80042c4 <HAL_I2C_Init+0x84>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4a80      	ldr	r2, [pc, #512]	@ (80044b8 <HAL_I2C_Init+0x278>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	bf94      	ite	ls
 80042bc:	2301      	movls	r3, #1
 80042be:	2300      	movhi	r3, #0
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	e006      	b.n	80042d2 <HAL_I2C_Init+0x92>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4a7d      	ldr	r2, [pc, #500]	@ (80044bc <HAL_I2C_Init+0x27c>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	bf94      	ite	ls
 80042cc:	2301      	movls	r3, #1
 80042ce:	2300      	movhi	r3, #0
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e0e7      	b.n	80044aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4a78      	ldr	r2, [pc, #480]	@ (80044c0 <HAL_I2C_Init+0x280>)
 80042de:	fba2 2303 	umull	r2, r3, r2, r3
 80042e2:	0c9b      	lsrs	r3, r3, #18
 80042e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6a1b      	ldr	r3, [r3, #32]
 8004300:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	4a6a      	ldr	r2, [pc, #424]	@ (80044b4 <HAL_I2C_Init+0x274>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d802      	bhi.n	8004314 <HAL_I2C_Init+0xd4>
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	3301      	adds	r3, #1
 8004312:	e009      	b.n	8004328 <HAL_I2C_Init+0xe8>
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800431a:	fb02 f303 	mul.w	r3, r2, r3
 800431e:	4a69      	ldr	r2, [pc, #420]	@ (80044c4 <HAL_I2C_Init+0x284>)
 8004320:	fba2 2303 	umull	r2, r3, r2, r3
 8004324:	099b      	lsrs	r3, r3, #6
 8004326:	3301      	adds	r3, #1
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	430b      	orrs	r3, r1
 800432e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800433a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	495c      	ldr	r1, [pc, #368]	@ (80044b4 <HAL_I2C_Init+0x274>)
 8004344:	428b      	cmp	r3, r1
 8004346:	d819      	bhi.n	800437c <HAL_I2C_Init+0x13c>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	1e59      	subs	r1, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	fbb1 f3f3 	udiv	r3, r1, r3
 8004356:	1c59      	adds	r1, r3, #1
 8004358:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800435c:	400b      	ands	r3, r1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <HAL_I2C_Init+0x138>
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	1e59      	subs	r1, r3, #1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004370:	3301      	adds	r3, #1
 8004372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004376:	e051      	b.n	800441c <HAL_I2C_Init+0x1dc>
 8004378:	2304      	movs	r3, #4
 800437a:	e04f      	b.n	800441c <HAL_I2C_Init+0x1dc>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d111      	bne.n	80043a8 <HAL_I2C_Init+0x168>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	1e58      	subs	r0, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6859      	ldr	r1, [r3, #4]
 800438c:	460b      	mov	r3, r1
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	440b      	add	r3, r1
 8004392:	fbb0 f3f3 	udiv	r3, r0, r3
 8004396:	3301      	adds	r3, #1
 8004398:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800439c:	2b00      	cmp	r3, #0
 800439e:	bf0c      	ite	eq
 80043a0:	2301      	moveq	r3, #1
 80043a2:	2300      	movne	r3, #0
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	e012      	b.n	80043ce <HAL_I2C_Init+0x18e>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	1e58      	subs	r0, r3, #1
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6859      	ldr	r1, [r3, #4]
 80043b0:	460b      	mov	r3, r1
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	440b      	add	r3, r1
 80043b6:	0099      	lsls	r1, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80043be:	3301      	adds	r3, #1
 80043c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	bf0c      	ite	eq
 80043c8:	2301      	moveq	r3, #1
 80043ca:	2300      	movne	r3, #0
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <HAL_I2C_Init+0x196>
 80043d2:	2301      	movs	r3, #1
 80043d4:	e022      	b.n	800441c <HAL_I2C_Init+0x1dc>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10e      	bne.n	80043fc <HAL_I2C_Init+0x1bc>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	1e58      	subs	r0, r3, #1
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6859      	ldr	r1, [r3, #4]
 80043e6:	460b      	mov	r3, r1
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	440b      	add	r3, r1
 80043ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80043f0:	3301      	adds	r3, #1
 80043f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043fa:	e00f      	b.n	800441c <HAL_I2C_Init+0x1dc>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	1e58      	subs	r0, r3, #1
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6859      	ldr	r1, [r3, #4]
 8004404:	460b      	mov	r3, r1
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	0099      	lsls	r1, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004412:	3301      	adds	r3, #1
 8004414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004418:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800441c:	6879      	ldr	r1, [r7, #4]
 800441e:	6809      	ldr	r1, [r1, #0]
 8004420:	4313      	orrs	r3, r2
 8004422:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	69da      	ldr	r2, [r3, #28]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a1b      	ldr	r3, [r3, #32]
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800444a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6911      	ldr	r1, [r2, #16]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	68d2      	ldr	r2, [r2, #12]
 8004456:	4311      	orrs	r1, r2
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	430b      	orrs	r3, r1
 800445e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695a      	ldr	r2, [r3, #20]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f042 0201 	orr.w	r2, r2, #1
 800448a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2220      	movs	r2, #32
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	000186a0 	.word	0x000186a0
 80044b8:	001e847f 	.word	0x001e847f
 80044bc:	003d08ff 	.word	0x003d08ff
 80044c0:	431bde83 	.word	0x431bde83
 80044c4:	10624dd3 	.word	0x10624dd3

080044c8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b20      	cmp	r3, #32
 80044dc:	d129      	bne.n	8004532 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2224      	movs	r2, #36	@ 0x24
 80044e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0201 	bic.w	r2, r2, #1
 80044f4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f022 0210 	bic.w	r2, r2, #16
 8004504:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	430a      	orrs	r2, r1
 8004514:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f042 0201 	orr.w	r2, r2, #1
 8004524:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2220      	movs	r2, #32
 800452a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800452e:	2300      	movs	r3, #0
 8004530:	e000      	b.n	8004534 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004532:	2302      	movs	r3, #2
  }
}
 8004534:	4618      	mov	r0, r3
 8004536:	370c      	adds	r7, #12
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004540:	b480      	push	{r7}
 8004542:	b085      	sub	sp, #20
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800454a:	2300      	movs	r3, #0
 800454c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004554:	b2db      	uxtb	r3, r3
 8004556:	2b20      	cmp	r3, #32
 8004558:	d12a      	bne.n	80045b0 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2224      	movs	r2, #36	@ 0x24
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f022 0201 	bic.w	r2, r2, #1
 8004570:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004578:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800457a:	89fb      	ldrh	r3, [r7, #14]
 800457c:	f023 030f 	bic.w	r3, r3, #15
 8004580:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	b29a      	uxth	r2, r3
 8004586:	89fb      	ldrh	r3, [r7, #14]
 8004588:	4313      	orrs	r3, r2
 800458a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	89fa      	ldrh	r2, [r7, #14]
 8004592:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f042 0201 	orr.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80045ac:	2300      	movs	r3, #0
 80045ae:	e000      	b.n	80045b2 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80045b0:	2302      	movs	r3, #2
  }
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b084      	sub	sp, #16
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d101      	bne.n	80045d0 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	e08f      	b.n	80046f0 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d106      	bne.n	80045ea <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7fc fc5d 	bl	8000ea4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2202      	movs	r2, #2
 80045ee:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	699a      	ldr	r2, [r3, #24]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8004600:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6999      	ldr	r1, [r3, #24]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004616:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	430a      	orrs	r2, r1
 8004624:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	041b      	lsls	r3, r3, #16
 800462c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6999      	ldr	r1, [r3, #24]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	430a      	orrs	r2, r1
 800463a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	69db      	ldr	r3, [r3, #28]
 8004640:	041b      	lsls	r3, r3, #16
 8004642:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a19      	ldr	r1, [r3, #32]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68fa      	ldr	r2, [r7, #12]
 800464e:	430a      	orrs	r2, r1
 8004650:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004656:	041b      	lsls	r3, r3, #16
 8004658:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	430a      	orrs	r2, r1
 8004666:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	041b      	lsls	r3, r3, #16
 800466e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68fa      	ldr	r2, [r7, #12]
 800467a:	430a      	orrs	r2, r1
 800467c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004684:	021b      	lsls	r3, r3, #8
 8004686:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800468e:	041b      	lsls	r3, r3, #16
 8004690:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 80046a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046a8:	68ba      	ldr	r2, [r7, #8]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 80046b4:	431a      	orrs	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	430a      	orrs	r2, r1
 80046bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f042 0206 	orr.w	r2, r2, #6
 80046cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699a      	ldr	r2, [r3, #24]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f042 0201 	orr.w	r2, r2, #1
 80046dc:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004706:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800470e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	2b00      	cmp	r3, #0
 8004718:	d023      	beq.n	8004762 <HAL_LTDC_IRQHandler+0x6a>
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	f003 0304 	and.w	r3, r3, #4
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01e      	beq.n	8004762 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0204 	bic.w	r2, r2, #4
 8004732:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2204      	movs	r2, #4
 800473a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004742:	f043 0201 	orr.w	r2, r3, #1
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2204      	movs	r2, #4
 8004750:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	f000 f86f 	bl	8004840 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d023      	beq.n	80047b4 <HAL_LTDC_IRQHandler+0xbc>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d01e      	beq.n	80047b4 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 0202 	bic.w	r2, r2, #2
 8004784:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2202      	movs	r2, #2
 800478c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004794:	f043 0202 	orr.w	r2, r3, #2
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2204      	movs	r2, #4
 80047a2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f846 	bl	8004840 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d01b      	beq.n	80047f6 <HAL_LTDC_IRQHandler+0xfe>
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d016      	beq.n	80047f6 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0201 	bic.w	r2, r2, #1
 80047d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2201      	movs	r2, #1
 80047de:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 f82f 	bl	8004854 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f003 0308 	and.w	r3, r3, #8
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d01b      	beq.n	8004838 <HAL_LTDC_IRQHandler+0x140>
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f003 0308 	and.w	r3, r3, #8
 8004806:	2b00      	cmp	r3, #0
 8004808:	d016      	beq.n	8004838 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f022 0208 	bic.w	r2, r2, #8
 8004818:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	2208      	movs	r2, #8
 8004820:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 f818 	bl	8004868 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8004838:	bf00      	nop
 800483a:	3710      	adds	r7, #16
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800487c:	b5b0      	push	{r4, r5, r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	60f8      	str	r0, [r7, #12]
 8004884:	60b9      	str	r1, [r7, #8]
 8004886:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800488e:	2b01      	cmp	r3, #1
 8004890:	d101      	bne.n	8004896 <HAL_LTDC_ConfigLayer+0x1a>
 8004892:	2302      	movs	r3, #2
 8004894:	e02c      	b.n	80048f0 <HAL_LTDC_ConfigLayer+0x74>
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2202      	movs	r2, #2
 80048a2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2134      	movs	r1, #52	@ 0x34
 80048ac:	fb01 f303 	mul.w	r3, r1, r3
 80048b0:	4413      	add	r3, r2
 80048b2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	4614      	mov	r4, r2
 80048ba:	461d      	mov	r5, r3
 80048bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	68b9      	ldr	r1, [r7, #8]
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f811 	bl	80048f8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	2201      	movs	r2, #1
 80048dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bdb0      	pop	{r4, r5, r7, pc}

080048f8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b089      	sub	sp, #36	@ 0x24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	0c1b      	lsrs	r3, r3, #16
 8004910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004914:	4413      	add	r3, r2
 8004916:	041b      	lsls	r3, r3, #16
 8004918:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	461a      	mov	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	01db      	lsls	r3, r3, #7
 8004924:	4413      	add	r3, r2
 8004926:	3384      	adds	r3, #132	@ 0x84
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	6812      	ldr	r2, [r2, #0]
 800492e:	4611      	mov	r1, r2
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	01d2      	lsls	r2, r2, #7
 8004934:	440a      	add	r2, r1
 8004936:	3284      	adds	r2, #132	@ 0x84
 8004938:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800493c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	0c1b      	lsrs	r3, r3, #16
 800494a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800494e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004950:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4619      	mov	r1, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	01db      	lsls	r3, r3, #7
 800495c:	440b      	add	r3, r1
 800495e:	3384      	adds	r3, #132	@ 0x84
 8004960:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004966:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004976:	4413      	add	r3, r2
 8004978:	041b      	lsls	r3, r3, #16
 800497a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	461a      	mov	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	01db      	lsls	r3, r3, #7
 8004986:	4413      	add	r3, r2
 8004988:	3384      	adds	r3, #132	@ 0x84
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	6812      	ldr	r2, [r2, #0]
 8004990:	4611      	mov	r1, r2
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	01d2      	lsls	r2, r2, #7
 8004996:	440a      	add	r2, r1
 8004998:	3284      	adds	r2, #132	@ 0x84
 800499a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800499e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	689a      	ldr	r2, [r3, #8]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049ae:	4413      	add	r3, r2
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4619      	mov	r1, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	01db      	lsls	r3, r3, #7
 80049bc:	440b      	add	r3, r1
 80049be:	3384      	adds	r3, #132	@ 0x84
 80049c0:	4619      	mov	r1, r3
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	461a      	mov	r2, r3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	01db      	lsls	r3, r3, #7
 80049d2:	4413      	add	r3, r2
 80049d4:	3384      	adds	r3, #132	@ 0x84
 80049d6:	691b      	ldr	r3, [r3, #16]
 80049d8:	68fa      	ldr	r2, [r7, #12]
 80049da:	6812      	ldr	r2, [r2, #0]
 80049dc:	4611      	mov	r1, r2
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	01d2      	lsls	r2, r2, #7
 80049e2:	440a      	add	r2, r1
 80049e4:	3284      	adds	r2, #132	@ 0x84
 80049e6:	f023 0307 	bic.w	r3, r3, #7
 80049ea:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	461a      	mov	r2, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	01db      	lsls	r3, r3, #7
 80049f6:	4413      	add	r3, r2
 80049f8:	3384      	adds	r3, #132	@ 0x84
 80049fa:	461a      	mov	r2, r3
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004a08:	021b      	lsls	r3, r3, #8
 8004a0a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004a12:	041b      	lsls	r3, r3, #16
 8004a14:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	061b      	lsls	r3, r3, #24
 8004a1c:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004a24:	461a      	mov	r2, r3
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4619      	mov	r1, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	01db      	lsls	r3, r3, #7
 8004a38:	440b      	add	r3, r1
 8004a3a:	3384      	adds	r3, #132	@ 0x84
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	461a      	mov	r2, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	01db      	lsls	r3, r3, #7
 8004a4e:	4413      	add	r3, r2
 8004a50:	3384      	adds	r3, #132	@ 0x84
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	4611      	mov	r1, r2
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	01d2      	lsls	r2, r2, #7
 8004a5e:	440a      	add	r2, r1
 8004a60:	3284      	adds	r2, #132	@ 0x84
 8004a62:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a66:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	01db      	lsls	r3, r3, #7
 8004a72:	4413      	add	r3, r2
 8004a74:	3384      	adds	r3, #132	@ 0x84
 8004a76:	461a      	mov	r2, r3
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	695b      	ldr	r3, [r3, #20]
 8004a7c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	461a      	mov	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	01db      	lsls	r3, r3, #7
 8004a88:	4413      	add	r3, r2
 8004a8a:	3384      	adds	r3, #132	@ 0x84
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	6812      	ldr	r2, [r2, #0]
 8004a92:	4611      	mov	r1, r2
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	01d2      	lsls	r2, r2, #7
 8004a98:	440a      	add	r2, r1
 8004a9a:	3284      	adds	r2, #132	@ 0x84
 8004a9c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004aa0:	f023 0307 	bic.w	r3, r3, #7
 8004aa4:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	69da      	ldr	r2, [r3, #28]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	68f9      	ldr	r1, [r7, #12]
 8004ab0:	6809      	ldr	r1, [r1, #0]
 8004ab2:	4608      	mov	r0, r1
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	01c9      	lsls	r1, r1, #7
 8004ab8:	4401      	add	r1, r0
 8004aba:	3184      	adds	r1, #132	@ 0x84
 8004abc:	4313      	orrs	r3, r2
 8004abe:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	01db      	lsls	r3, r3, #7
 8004aca:	4413      	add	r3, r2
 8004acc:	3384      	adds	r3, #132	@ 0x84
 8004ace:	461a      	mov	r2, r3
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad4:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d102      	bne.n	8004ae4 <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8004ade:	2304      	movs	r3, #4
 8004ae0:	61fb      	str	r3, [r7, #28]
 8004ae2:	e01b      	b.n	8004b1c <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d102      	bne.n	8004af2 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8004aec:	2303      	movs	r3, #3
 8004aee:	61fb      	str	r3, [r7, #28]
 8004af0:	e014      	b.n	8004b1c <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d00b      	beq.n	8004b12 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d007      	beq.n	8004b12 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004b06:	2b03      	cmp	r3, #3
 8004b08:	d003      	beq.n	8004b12 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004b0e:	2b07      	cmp	r3, #7
 8004b10:	d102      	bne.n	8004b18 <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8004b12:	2302      	movs	r3, #2
 8004b14:	61fb      	str	r3, [r7, #28]
 8004b16:	e001      	b.n	8004b1c <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	461a      	mov	r2, r3
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	01db      	lsls	r3, r3, #7
 8004b26:	4413      	add	r3, r2
 8004b28:	3384      	adds	r3, #132	@ 0x84
 8004b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	4611      	mov	r1, r2
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	01d2      	lsls	r2, r2, #7
 8004b36:	440a      	add	r2, r1
 8004b38:	3284      	adds	r2, #132	@ 0x84
 8004b3a:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004b3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b44:	69fa      	ldr	r2, [r7, #28]
 8004b46:	fb02 f303 	mul.w	r3, r2, r3
 8004b4a:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	6859      	ldr	r1, [r3, #4]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	1acb      	subs	r3, r1, r3
 8004b56:	69f9      	ldr	r1, [r7, #28]
 8004b58:	fb01 f303 	mul.w	r3, r1, r3
 8004b5c:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004b5e:	68f9      	ldr	r1, [r7, #12]
 8004b60:	6809      	ldr	r1, [r1, #0]
 8004b62:	4608      	mov	r0, r1
 8004b64:	6879      	ldr	r1, [r7, #4]
 8004b66:	01c9      	lsls	r1, r1, #7
 8004b68:	4401      	add	r1, r0
 8004b6a:	3184      	adds	r1, #132	@ 0x84
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	01db      	lsls	r3, r3, #7
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3384      	adds	r3, #132	@ 0x84
 8004b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	6812      	ldr	r2, [r2, #0]
 8004b84:	4611      	mov	r1, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	01d2      	lsls	r2, r2, #7
 8004b8a:	440a      	add	r2, r1
 8004b8c:	3284      	adds	r2, #132	@ 0x84
 8004b8e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004b92:	f023 0307 	bic.w	r3, r3, #7
 8004b96:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	01db      	lsls	r3, r3, #7
 8004ba2:	4413      	add	r3, r2
 8004ba4:	3384      	adds	r3, #132	@ 0x84
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bac:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	01db      	lsls	r3, r3, #7
 8004bb8:	4413      	add	r3, r2
 8004bba:	3384      	adds	r3, #132	@ 0x84
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	6812      	ldr	r2, [r2, #0]
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	687a      	ldr	r2, [r7, #4]
 8004bc6:	01d2      	lsls	r2, r2, #7
 8004bc8:	440a      	add	r2, r1
 8004bca:	3284      	adds	r2, #132	@ 0x84
 8004bcc:	f043 0301 	orr.w	r3, r3, #1
 8004bd0:	6013      	str	r3, [r2, #0]
}
 8004bd2:	bf00      	nop
 8004bd4:	3724      	adds	r7, #36	@ 0x24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
	...

08004be0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e267      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d075      	beq.n	8004cea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004bfe:	4b88      	ldr	r3, [pc, #544]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 030c 	and.w	r3, r3, #12
 8004c06:	2b04      	cmp	r3, #4
 8004c08:	d00c      	beq.n	8004c24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c0a:	4b85      	ldr	r3, [pc, #532]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d112      	bne.n	8004c3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c16:	4b82      	ldr	r3, [pc, #520]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c22:	d10b      	bne.n	8004c3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c24:	4b7e      	ldr	r3, [pc, #504]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d05b      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x108>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d157      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e242      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c44:	d106      	bne.n	8004c54 <HAL_RCC_OscConfig+0x74>
 8004c46:	4b76      	ldr	r3, [pc, #472]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a75      	ldr	r2, [pc, #468]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	e01d      	b.n	8004c90 <HAL_RCC_OscConfig+0xb0>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c5c:	d10c      	bne.n	8004c78 <HAL_RCC_OscConfig+0x98>
 8004c5e:	4b70      	ldr	r3, [pc, #448]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a6f      	ldr	r2, [pc, #444]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c68:	6013      	str	r3, [r2, #0]
 8004c6a:	4b6d      	ldr	r3, [pc, #436]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a6c      	ldr	r2, [pc, #432]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c74:	6013      	str	r3, [r2, #0]
 8004c76:	e00b      	b.n	8004c90 <HAL_RCC_OscConfig+0xb0>
 8004c78:	4b69      	ldr	r3, [pc, #420]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a68      	ldr	r2, [pc, #416]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c82:	6013      	str	r3, [r2, #0]
 8004c84:	4b66      	ldr	r3, [pc, #408]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a65      	ldr	r2, [pc, #404]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004c8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d013      	beq.n	8004cc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c98:	f7fc fcfe 	bl	8001698 <HAL_GetTick>
 8004c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c9e:	e008      	b.n	8004cb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ca0:	f7fc fcfa 	bl	8001698 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b64      	cmp	r3, #100	@ 0x64
 8004cac:	d901      	bls.n	8004cb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e207      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cb2:	4b5b      	ldr	r3, [pc, #364]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d0f0      	beq.n	8004ca0 <HAL_RCC_OscConfig+0xc0>
 8004cbe:	e014      	b.n	8004cea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cc0:	f7fc fcea 	bl	8001698 <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cc6:	e008      	b.n	8004cda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cc8:	f7fc fce6 	bl	8001698 <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b64      	cmp	r3, #100	@ 0x64
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e1f3      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cda:	4b51      	ldr	r3, [pc, #324]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1f0      	bne.n	8004cc8 <HAL_RCC_OscConfig+0xe8>
 8004ce6:	e000      	b.n	8004cea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d063      	beq.n	8004dbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004cf6:	4b4a      	ldr	r3, [pc, #296]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f003 030c 	and.w	r3, r3, #12
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00b      	beq.n	8004d1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d02:	4b47      	ldr	r3, [pc, #284]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004d0a:	2b08      	cmp	r3, #8
 8004d0c:	d11c      	bne.n	8004d48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d0e:	4b44      	ldr	r3, [pc, #272]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d116      	bne.n	8004d48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d1a:	4b41      	ldr	r3, [pc, #260]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d005      	beq.n	8004d32 <HAL_RCC_OscConfig+0x152>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d001      	beq.n	8004d32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e1c7      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d32:	4b3b      	ldr	r3, [pc, #236]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	4937      	ldr	r1, [pc, #220]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d46:	e03a      	b.n	8004dbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d020      	beq.n	8004d92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d50:	4b34      	ldr	r3, [pc, #208]	@ (8004e24 <HAL_RCC_OscConfig+0x244>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d56:	f7fc fc9f 	bl	8001698 <HAL_GetTick>
 8004d5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d5c:	e008      	b.n	8004d70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d5e:	f7fc fc9b 	bl	8001698 <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d901      	bls.n	8004d70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e1a8      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d70:	4b2b      	ldr	r3, [pc, #172]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d0f0      	beq.n	8004d5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d7c:	4b28      	ldr	r3, [pc, #160]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	00db      	lsls	r3, r3, #3
 8004d8a:	4925      	ldr	r1, [pc, #148]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	600b      	str	r3, [r1, #0]
 8004d90:	e015      	b.n	8004dbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d92:	4b24      	ldr	r3, [pc, #144]	@ (8004e24 <HAL_RCC_OscConfig+0x244>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d98:	f7fc fc7e 	bl	8001698 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004da0:	f7fc fc7a 	bl	8001698 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e187      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004db2:	4b1b      	ldr	r3, [pc, #108]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0302 	and.w	r3, r3, #2
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1f0      	bne.n	8004da0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0308 	and.w	r3, r3, #8
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d036      	beq.n	8004e38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d016      	beq.n	8004e00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004dd2:	4b15      	ldr	r3, [pc, #84]	@ (8004e28 <HAL_RCC_OscConfig+0x248>)
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd8:	f7fc fc5e 	bl	8001698 <HAL_GetTick>
 8004ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dde:	e008      	b.n	8004df2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004de0:	f7fc fc5a 	bl	8001698 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b02      	cmp	r3, #2
 8004dec:	d901      	bls.n	8004df2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e167      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004df2:	4b0b      	ldr	r3, [pc, #44]	@ (8004e20 <HAL_RCC_OscConfig+0x240>)
 8004df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d0f0      	beq.n	8004de0 <HAL_RCC_OscConfig+0x200>
 8004dfe:	e01b      	b.n	8004e38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e00:	4b09      	ldr	r3, [pc, #36]	@ (8004e28 <HAL_RCC_OscConfig+0x248>)
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e06:	f7fc fc47 	bl	8001698 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e0c:	e00e      	b.n	8004e2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e0e:	f7fc fc43 	bl	8001698 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d907      	bls.n	8004e2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e150      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
 8004e20:	40023800 	.word	0x40023800
 8004e24:	42470000 	.word	0x42470000
 8004e28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e2c:	4b88      	ldr	r3, [pc, #544]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004e2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1ea      	bne.n	8004e0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0304 	and.w	r3, r3, #4
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 8097 	beq.w	8004f74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e46:	2300      	movs	r3, #0
 8004e48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e4a:	4b81      	ldr	r3, [pc, #516]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d10f      	bne.n	8004e76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e56:	2300      	movs	r3, #0
 8004e58:	60bb      	str	r3, [r7, #8]
 8004e5a:	4b7d      	ldr	r3, [pc, #500]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5e:	4a7c      	ldr	r2, [pc, #496]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e66:	4b7a      	ldr	r3, [pc, #488]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e6e:	60bb      	str	r3, [r7, #8]
 8004e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e72:	2301      	movs	r3, #1
 8004e74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e76:	4b77      	ldr	r3, [pc, #476]	@ (8005054 <HAL_RCC_OscConfig+0x474>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d118      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e82:	4b74      	ldr	r3, [pc, #464]	@ (8005054 <HAL_RCC_OscConfig+0x474>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a73      	ldr	r2, [pc, #460]	@ (8005054 <HAL_RCC_OscConfig+0x474>)
 8004e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e8e:	f7fc fc03 	bl	8001698 <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e96:	f7fc fbff 	bl	8001698 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e10c      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ea8:	4b6a      	ldr	r3, [pc, #424]	@ (8005054 <HAL_RCC_OscConfig+0x474>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0f0      	beq.n	8004e96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	689b      	ldr	r3, [r3, #8]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d106      	bne.n	8004eca <HAL_RCC_OscConfig+0x2ea>
 8004ebc:	4b64      	ldr	r3, [pc, #400]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec0:	4a63      	ldr	r2, [pc, #396]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ec2:	f043 0301 	orr.w	r3, r3, #1
 8004ec6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ec8:	e01c      	b.n	8004f04 <HAL_RCC_OscConfig+0x324>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	2b05      	cmp	r3, #5
 8004ed0:	d10c      	bne.n	8004eec <HAL_RCC_OscConfig+0x30c>
 8004ed2:	4b5f      	ldr	r3, [pc, #380]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ed6:	4a5e      	ldr	r2, [pc, #376]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ed8:	f043 0304 	orr.w	r3, r3, #4
 8004edc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ede:	4b5c      	ldr	r3, [pc, #368]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee2:	4a5b      	ldr	r2, [pc, #364]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ee4:	f043 0301 	orr.w	r3, r3, #1
 8004ee8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004eea:	e00b      	b.n	8004f04 <HAL_RCC_OscConfig+0x324>
 8004eec:	4b58      	ldr	r3, [pc, #352]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ef0:	4a57      	ldr	r2, [pc, #348]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004ef2:	f023 0301 	bic.w	r3, r3, #1
 8004ef6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ef8:	4b55      	ldr	r3, [pc, #340]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efc:	4a54      	ldr	r2, [pc, #336]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004efe:	f023 0304 	bic.w	r3, r3, #4
 8004f02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d015      	beq.n	8004f38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f0c:	f7fc fbc4 	bl	8001698 <HAL_GetTick>
 8004f10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f12:	e00a      	b.n	8004f2a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f14:	f7fc fbc0 	bl	8001698 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e0cb      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f2a:	4b49      	ldr	r3, [pc, #292]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0ee      	beq.n	8004f14 <HAL_RCC_OscConfig+0x334>
 8004f36:	e014      	b.n	8004f62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f38:	f7fc fbae 	bl	8001698 <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f3e:	e00a      	b.n	8004f56 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f40:	f7fc fbaa 	bl	8001698 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e0b5      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f56:	4b3e      	ldr	r3, [pc, #248]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1ee      	bne.n	8004f40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f62:	7dfb      	ldrb	r3, [r7, #23]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d105      	bne.n	8004f74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f68:	4b39      	ldr	r3, [pc, #228]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6c:	4a38      	ldr	r2, [pc, #224]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004f6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	f000 80a1 	beq.w	80050c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f7e:	4b34      	ldr	r3, [pc, #208]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 030c 	and.w	r3, r3, #12
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d05c      	beq.n	8005044 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d141      	bne.n	8005016 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f92:	4b31      	ldr	r3, [pc, #196]	@ (8005058 <HAL_RCC_OscConfig+0x478>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f98:	f7fc fb7e 	bl	8001698 <HAL_GetTick>
 8004f9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f9e:	e008      	b.n	8004fb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fa0:	f7fc fb7a 	bl	8001698 <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d901      	bls.n	8004fb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004fae:	2303      	movs	r3, #3
 8004fb0:	e087      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fb2:	4b27      	ldr	r3, [pc, #156]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f0      	bne.n	8004fa0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	69da      	ldr	r2, [r3, #28]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	431a      	orrs	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fcc:	019b      	lsls	r3, r3, #6
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd4:	085b      	lsrs	r3, r3, #1
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	041b      	lsls	r3, r3, #16
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	061b      	lsls	r3, r3, #24
 8004fe2:	491b      	ldr	r1, [pc, #108]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8005058 <HAL_RCC_OscConfig+0x478>)
 8004fea:	2201      	movs	r2, #1
 8004fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fee:	f7fc fb53 	bl	8001698 <HAL_GetTick>
 8004ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ff4:	e008      	b.n	8005008 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff6:	f7fc fb4f 	bl	8001698 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e05c      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005008:	4b11      	ldr	r3, [pc, #68]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d0f0      	beq.n	8004ff6 <HAL_RCC_OscConfig+0x416>
 8005014:	e054      	b.n	80050c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005016:	4b10      	ldr	r3, [pc, #64]	@ (8005058 <HAL_RCC_OscConfig+0x478>)
 8005018:	2200      	movs	r2, #0
 800501a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800501c:	f7fc fb3c 	bl	8001698 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005024:	f7fc fb38 	bl	8001698 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b02      	cmp	r3, #2
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e045      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005036:	4b06      	ldr	r3, [pc, #24]	@ (8005050 <HAL_RCC_OscConfig+0x470>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f0      	bne.n	8005024 <HAL_RCC_OscConfig+0x444>
 8005042:	e03d      	b.n	80050c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d107      	bne.n	800505c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e038      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
 8005050:	40023800 	.word	0x40023800
 8005054:	40007000 	.word	0x40007000
 8005058:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800505c:	4b1b      	ldr	r3, [pc, #108]	@ (80050cc <HAL_RCC_OscConfig+0x4ec>)
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	2b01      	cmp	r3, #1
 8005068:	d028      	beq.n	80050bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005074:	429a      	cmp	r2, r3
 8005076:	d121      	bne.n	80050bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005082:	429a      	cmp	r2, r3
 8005084:	d11a      	bne.n	80050bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800508c:	4013      	ands	r3, r2
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005092:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005094:	4293      	cmp	r3, r2
 8005096:	d111      	bne.n	80050bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050a2:	085b      	lsrs	r3, r3, #1
 80050a4:	3b01      	subs	r3, #1
 80050a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d107      	bne.n	80050bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d001      	beq.n	80050c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e000      	b.n	80050c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3718      	adds	r7, #24
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40023800 	.word	0x40023800

080050d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
 80050d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e0cc      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050e4:	4b68      	ldr	r3, [pc, #416]	@ (8005288 <HAL_RCC_ClockConfig+0x1b8>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 030f 	and.w	r3, r3, #15
 80050ec:	683a      	ldr	r2, [r7, #0]
 80050ee:	429a      	cmp	r2, r3
 80050f0:	d90c      	bls.n	800510c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050f2:	4b65      	ldr	r3, [pc, #404]	@ (8005288 <HAL_RCC_ClockConfig+0x1b8>)
 80050f4:	683a      	ldr	r2, [r7, #0]
 80050f6:	b2d2      	uxtb	r2, r2
 80050f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050fa:	4b63      	ldr	r3, [pc, #396]	@ (8005288 <HAL_RCC_ClockConfig+0x1b8>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f003 030f 	and.w	r3, r3, #15
 8005102:	683a      	ldr	r2, [r7, #0]
 8005104:	429a      	cmp	r2, r3
 8005106:	d001      	beq.n	800510c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e0b8      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d020      	beq.n	800515a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0304 	and.w	r3, r3, #4
 8005120:	2b00      	cmp	r3, #0
 8005122:	d005      	beq.n	8005130 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005124:	4b59      	ldr	r3, [pc, #356]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	4a58      	ldr	r2, [pc, #352]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 800512a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800512e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0308 	and.w	r3, r3, #8
 8005138:	2b00      	cmp	r3, #0
 800513a:	d005      	beq.n	8005148 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800513c:	4b53      	ldr	r3, [pc, #332]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	4a52      	ldr	r2, [pc, #328]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005142:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005146:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005148:	4b50      	ldr	r3, [pc, #320]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	494d      	ldr	r1, [pc, #308]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005156:	4313      	orrs	r3, r2
 8005158:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b00      	cmp	r3, #0
 8005164:	d044      	beq.n	80051f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d107      	bne.n	800517e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800516e:	4b47      	ldr	r3, [pc, #284]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d119      	bne.n	80051ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	e07f      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	2b02      	cmp	r3, #2
 8005184:	d003      	beq.n	800518e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800518a:	2b03      	cmp	r3, #3
 800518c:	d107      	bne.n	800519e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800518e:	4b3f      	ldr	r3, [pc, #252]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d109      	bne.n	80051ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e06f      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800519e:	4b3b      	ldr	r3, [pc, #236]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 0302 	and.w	r3, r3, #2
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e067      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ae:	4b37      	ldr	r3, [pc, #220]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f023 0203 	bic.w	r2, r3, #3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	4934      	ldr	r1, [pc, #208]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051c0:	f7fc fa6a 	bl	8001698 <HAL_GetTick>
 80051c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c6:	e00a      	b.n	80051de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c8:	f7fc fa66 	bl	8001698 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e04f      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051de:	4b2b      	ldr	r3, [pc, #172]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f003 020c 	and.w	r2, r3, #12
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d1eb      	bne.n	80051c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051f0:	4b25      	ldr	r3, [pc, #148]	@ (8005288 <HAL_RCC_ClockConfig+0x1b8>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 030f 	and.w	r3, r3, #15
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d20c      	bcs.n	8005218 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051fe:	4b22      	ldr	r3, [pc, #136]	@ (8005288 <HAL_RCC_ClockConfig+0x1b8>)
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005206:	4b20      	ldr	r3, [pc, #128]	@ (8005288 <HAL_RCC_ClockConfig+0x1b8>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 030f 	and.w	r3, r3, #15
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	429a      	cmp	r2, r3
 8005212:	d001      	beq.n	8005218 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e032      	b.n	800527e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0304 	and.w	r3, r3, #4
 8005220:	2b00      	cmp	r3, #0
 8005222:	d008      	beq.n	8005236 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005224:	4b19      	ldr	r3, [pc, #100]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	4916      	ldr	r1, [pc, #88]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005232:	4313      	orrs	r3, r2
 8005234:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0308 	and.w	r3, r3, #8
 800523e:	2b00      	cmp	r3, #0
 8005240:	d009      	beq.n	8005256 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005242:	4b12      	ldr	r3, [pc, #72]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	691b      	ldr	r3, [r3, #16]
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	490e      	ldr	r1, [pc, #56]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 8005252:	4313      	orrs	r3, r2
 8005254:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005256:	f000 f821 	bl	800529c <HAL_RCC_GetSysClockFreq>
 800525a:	4602      	mov	r2, r0
 800525c:	4b0b      	ldr	r3, [pc, #44]	@ (800528c <HAL_RCC_ClockConfig+0x1bc>)
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	091b      	lsrs	r3, r3, #4
 8005262:	f003 030f 	and.w	r3, r3, #15
 8005266:	490a      	ldr	r1, [pc, #40]	@ (8005290 <HAL_RCC_ClockConfig+0x1c0>)
 8005268:	5ccb      	ldrb	r3, [r1, r3]
 800526a:	fa22 f303 	lsr.w	r3, r2, r3
 800526e:	4a09      	ldr	r2, [pc, #36]	@ (8005294 <HAL_RCC_ClockConfig+0x1c4>)
 8005270:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005272:	4b09      	ldr	r3, [pc, #36]	@ (8005298 <HAL_RCC_ClockConfig+0x1c8>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4618      	mov	r0, r3
 8005278:	f7fc f892 	bl	80013a0 <HAL_InitTick>

  return HAL_OK;
 800527c:	2300      	movs	r3, #0
}
 800527e:	4618      	mov	r0, r3
 8005280:	3710      	adds	r7, #16
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	40023c00 	.word	0x40023c00
 800528c:	40023800 	.word	0x40023800
 8005290:	080099c0 	.word	0x080099c0
 8005294:	20000000 	.word	0x20000000
 8005298:	20000004 	.word	0x20000004

0800529c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800529c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052a0:	b094      	sub	sp, #80	@ 0x50
 80052a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80052a4:	2300      	movs	r3, #0
 80052a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80052a8:	2300      	movs	r3, #0
 80052aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80052b0:	2300      	movs	r3, #0
 80052b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052b4:	4b79      	ldr	r3, [pc, #484]	@ (800549c <HAL_RCC_GetSysClockFreq+0x200>)
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	f003 030c 	and.w	r3, r3, #12
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d00d      	beq.n	80052dc <HAL_RCC_GetSysClockFreq+0x40>
 80052c0:	2b08      	cmp	r3, #8
 80052c2:	f200 80e1 	bhi.w	8005488 <HAL_RCC_GetSysClockFreq+0x1ec>
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <HAL_RCC_GetSysClockFreq+0x34>
 80052ca:	2b04      	cmp	r3, #4
 80052cc:	d003      	beq.n	80052d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80052ce:	e0db      	b.n	8005488 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052d0:	4b73      	ldr	r3, [pc, #460]	@ (80054a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80052d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052d4:	e0db      	b.n	800548e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052d6:	4b73      	ldr	r3, [pc, #460]	@ (80054a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80052d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052da:	e0d8      	b.n	800548e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052dc:	4b6f      	ldr	r3, [pc, #444]	@ (800549c <HAL_RCC_GetSysClockFreq+0x200>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052e6:	4b6d      	ldr	r3, [pc, #436]	@ (800549c <HAL_RCC_GetSysClockFreq+0x200>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d063      	beq.n	80053ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052f2:	4b6a      	ldr	r3, [pc, #424]	@ (800549c <HAL_RCC_GetSysClockFreq+0x200>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	099b      	lsrs	r3, r3, #6
 80052f8:	2200      	movs	r2, #0
 80052fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80052fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80052fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005304:	633b      	str	r3, [r7, #48]	@ 0x30
 8005306:	2300      	movs	r3, #0
 8005308:	637b      	str	r3, [r7, #52]	@ 0x34
 800530a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800530e:	4622      	mov	r2, r4
 8005310:	462b      	mov	r3, r5
 8005312:	f04f 0000 	mov.w	r0, #0
 8005316:	f04f 0100 	mov.w	r1, #0
 800531a:	0159      	lsls	r1, r3, #5
 800531c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005320:	0150      	lsls	r0, r2, #5
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	4621      	mov	r1, r4
 8005328:	1a51      	subs	r1, r2, r1
 800532a:	6139      	str	r1, [r7, #16]
 800532c:	4629      	mov	r1, r5
 800532e:	eb63 0301 	sbc.w	r3, r3, r1
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	f04f 0300 	mov.w	r3, #0
 800533c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005340:	4659      	mov	r1, fp
 8005342:	018b      	lsls	r3, r1, #6
 8005344:	4651      	mov	r1, sl
 8005346:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800534a:	4651      	mov	r1, sl
 800534c:	018a      	lsls	r2, r1, #6
 800534e:	4651      	mov	r1, sl
 8005350:	ebb2 0801 	subs.w	r8, r2, r1
 8005354:	4659      	mov	r1, fp
 8005356:	eb63 0901 	sbc.w	r9, r3, r1
 800535a:	f04f 0200 	mov.w	r2, #0
 800535e:	f04f 0300 	mov.w	r3, #0
 8005362:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005366:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800536a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800536e:	4690      	mov	r8, r2
 8005370:	4699      	mov	r9, r3
 8005372:	4623      	mov	r3, r4
 8005374:	eb18 0303 	adds.w	r3, r8, r3
 8005378:	60bb      	str	r3, [r7, #8]
 800537a:	462b      	mov	r3, r5
 800537c:	eb49 0303 	adc.w	r3, r9, r3
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	f04f 0200 	mov.w	r2, #0
 8005386:	f04f 0300 	mov.w	r3, #0
 800538a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800538e:	4629      	mov	r1, r5
 8005390:	024b      	lsls	r3, r1, #9
 8005392:	4621      	mov	r1, r4
 8005394:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005398:	4621      	mov	r1, r4
 800539a:	024a      	lsls	r2, r1, #9
 800539c:	4610      	mov	r0, r2
 800539e:	4619      	mov	r1, r3
 80053a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053a2:	2200      	movs	r2, #0
 80053a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053ac:	f7fa ff26 	bl	80001fc <__aeabi_uldivmod>
 80053b0:	4602      	mov	r2, r0
 80053b2:	460b      	mov	r3, r1
 80053b4:	4613      	mov	r3, r2
 80053b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053b8:	e058      	b.n	800546c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053ba:	4b38      	ldr	r3, [pc, #224]	@ (800549c <HAL_RCC_GetSysClockFreq+0x200>)
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	099b      	lsrs	r3, r3, #6
 80053c0:	2200      	movs	r2, #0
 80053c2:	4618      	mov	r0, r3
 80053c4:	4611      	mov	r1, r2
 80053c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80053ca:	623b      	str	r3, [r7, #32]
 80053cc:	2300      	movs	r3, #0
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80053d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80053d4:	4642      	mov	r2, r8
 80053d6:	464b      	mov	r3, r9
 80053d8:	f04f 0000 	mov.w	r0, #0
 80053dc:	f04f 0100 	mov.w	r1, #0
 80053e0:	0159      	lsls	r1, r3, #5
 80053e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80053e6:	0150      	lsls	r0, r2, #5
 80053e8:	4602      	mov	r2, r0
 80053ea:	460b      	mov	r3, r1
 80053ec:	4641      	mov	r1, r8
 80053ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80053f2:	4649      	mov	r1, r9
 80053f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80053f8:	f04f 0200 	mov.w	r2, #0
 80053fc:	f04f 0300 	mov.w	r3, #0
 8005400:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005404:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005408:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800540c:	ebb2 040a 	subs.w	r4, r2, sl
 8005410:	eb63 050b 	sbc.w	r5, r3, fp
 8005414:	f04f 0200 	mov.w	r2, #0
 8005418:	f04f 0300 	mov.w	r3, #0
 800541c:	00eb      	lsls	r3, r5, #3
 800541e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005422:	00e2      	lsls	r2, r4, #3
 8005424:	4614      	mov	r4, r2
 8005426:	461d      	mov	r5, r3
 8005428:	4643      	mov	r3, r8
 800542a:	18e3      	adds	r3, r4, r3
 800542c:	603b      	str	r3, [r7, #0]
 800542e:	464b      	mov	r3, r9
 8005430:	eb45 0303 	adc.w	r3, r5, r3
 8005434:	607b      	str	r3, [r7, #4]
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	f04f 0300 	mov.w	r3, #0
 800543e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005442:	4629      	mov	r1, r5
 8005444:	028b      	lsls	r3, r1, #10
 8005446:	4621      	mov	r1, r4
 8005448:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800544c:	4621      	mov	r1, r4
 800544e:	028a      	lsls	r2, r1, #10
 8005450:	4610      	mov	r0, r2
 8005452:	4619      	mov	r1, r3
 8005454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005456:	2200      	movs	r2, #0
 8005458:	61bb      	str	r3, [r7, #24]
 800545a:	61fa      	str	r2, [r7, #28]
 800545c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005460:	f7fa fecc 	bl	80001fc <__aeabi_uldivmod>
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	4613      	mov	r3, r2
 800546a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800546c:	4b0b      	ldr	r3, [pc, #44]	@ (800549c <HAL_RCC_GetSysClockFreq+0x200>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	0c1b      	lsrs	r3, r3, #16
 8005472:	f003 0303 	and.w	r3, r3, #3
 8005476:	3301      	adds	r3, #1
 8005478:	005b      	lsls	r3, r3, #1
 800547a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800547c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800547e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005480:	fbb2 f3f3 	udiv	r3, r2, r3
 8005484:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005486:	e002      	b.n	800548e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005488:	4b05      	ldr	r3, [pc, #20]	@ (80054a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800548a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800548c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800548e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005490:	4618      	mov	r0, r3
 8005492:	3750      	adds	r7, #80	@ 0x50
 8005494:	46bd      	mov	sp, r7
 8005496:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800549a:	bf00      	nop
 800549c:	40023800 	.word	0x40023800
 80054a0:	00f42400 	.word	0x00f42400
 80054a4:	007a1200 	.word	0x007a1200

080054a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054ac:	4b03      	ldr	r3, [pc, #12]	@ (80054bc <HAL_RCC_GetHCLKFreq+0x14>)
 80054ae:	681b      	ldr	r3, [r3, #0]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	20000000 	.word	0x20000000

080054c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054c4:	f7ff fff0 	bl	80054a8 <HAL_RCC_GetHCLKFreq>
 80054c8:	4602      	mov	r2, r0
 80054ca:	4b05      	ldr	r3, [pc, #20]	@ (80054e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	0a9b      	lsrs	r3, r3, #10
 80054d0:	f003 0307 	and.w	r3, r3, #7
 80054d4:	4903      	ldr	r1, [pc, #12]	@ (80054e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054d6:	5ccb      	ldrb	r3, [r1, r3]
 80054d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054dc:	4618      	mov	r0, r3
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40023800 	.word	0x40023800
 80054e4:	080099d0 	.word	0x080099d0

080054e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054ec:	f7ff ffdc 	bl	80054a8 <HAL_RCC_GetHCLKFreq>
 80054f0:	4602      	mov	r2, r0
 80054f2:	4b05      	ldr	r3, [pc, #20]	@ (8005508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	0b5b      	lsrs	r3, r3, #13
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	4903      	ldr	r1, [pc, #12]	@ (800550c <HAL_RCC_GetPCLK2Freq+0x24>)
 80054fe:	5ccb      	ldrb	r3, [r1, r3]
 8005500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005504:	4618      	mov	r0, r3
 8005506:	bd80      	pop	{r7, pc}
 8005508:	40023800 	.word	0x40023800
 800550c:	080099d0 	.word	0x080099d0

08005510 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	220f      	movs	r2, #15
 800551e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005520:	4b12      	ldr	r3, [pc, #72]	@ (800556c <HAL_RCC_GetClockConfig+0x5c>)
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f003 0203 	and.w	r2, r3, #3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800552c:	4b0f      	ldr	r3, [pc, #60]	@ (800556c <HAL_RCC_GetClockConfig+0x5c>)
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005538:	4b0c      	ldr	r3, [pc, #48]	@ (800556c <HAL_RCC_GetClockConfig+0x5c>)
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005544:	4b09      	ldr	r3, [pc, #36]	@ (800556c <HAL_RCC_GetClockConfig+0x5c>)
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	08db      	lsrs	r3, r3, #3
 800554a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005552:	4b07      	ldr	r3, [pc, #28]	@ (8005570 <HAL_RCC_GetClockConfig+0x60>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 020f 	and.w	r2, r3, #15
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	601a      	str	r2, [r3, #0]
}
 800555e:	bf00      	nop
 8005560:	370c      	adds	r7, #12
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	40023800 	.word	0x40023800
 8005570:	40023c00 	.word	0x40023c00

08005574 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0301 	and.w	r3, r3, #1
 800558c:	2b00      	cmp	r3, #0
 800558e:	d10b      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005598:	2b00      	cmp	r3, #0
 800559a:	d105      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d075      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80055a8:	4b91      	ldr	r3, [pc, #580]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80055ae:	f7fc f873 	bl	8001698 <HAL_GetTick>
 80055b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055b4:	e008      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055b6:	f7fc f86f 	bl	8001698 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e189      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055c8:	4b8a      	ldr	r3, [pc, #552]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1f0      	bne.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d009      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	019a      	lsls	r2, r3, #6
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	071b      	lsls	r3, r3, #28
 80055ec:	4981      	ldr	r1, [pc, #516]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80055ee:	4313      	orrs	r3, r2
 80055f0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d01f      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005600:	4b7c      	ldr	r3, [pc, #496]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005602:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005606:	0f1b      	lsrs	r3, r3, #28
 8005608:	f003 0307 	and.w	r3, r3, #7
 800560c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	019a      	lsls	r2, r3, #6
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	68db      	ldr	r3, [r3, #12]
 8005618:	061b      	lsls	r3, r3, #24
 800561a:	431a      	orrs	r2, r3
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	071b      	lsls	r3, r3, #28
 8005620:	4974      	ldr	r1, [pc, #464]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005622:	4313      	orrs	r3, r2
 8005624:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005628:	4b72      	ldr	r3, [pc, #456]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800562a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800562e:	f023 021f 	bic.w	r2, r3, #31
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	69db      	ldr	r3, [r3, #28]
 8005636:	3b01      	subs	r3, #1
 8005638:	496e      	ldr	r1, [pc, #440]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00d      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	019a      	lsls	r2, r3, #6
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68db      	ldr	r3, [r3, #12]
 8005656:	061b      	lsls	r3, r3, #24
 8005658:	431a      	orrs	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	071b      	lsls	r3, r3, #28
 8005660:	4964      	ldr	r1, [pc, #400]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005662:	4313      	orrs	r3, r2
 8005664:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005668:	4b61      	ldr	r3, [pc, #388]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800566a:	2201      	movs	r2, #1
 800566c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800566e:	f7fc f813 	bl	8001698 <HAL_GetTick>
 8005672:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005674:	e008      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005676:	f7fc f80f 	bl	8001698 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d901      	bls.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e129      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005688:	4b5a      	ldr	r3, [pc, #360]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d0f0      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 0304 	and.w	r3, r3, #4
 800569c:	2b00      	cmp	r3, #0
 800569e:	d105      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d079      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80056ac:	4b52      	ldr	r3, [pc, #328]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80056ae:	2200      	movs	r2, #0
 80056b0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80056b2:	f7fb fff1 	bl	8001698 <HAL_GetTick>
 80056b6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80056b8:	e008      	b.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056ba:	f7fb ffed 	bl	8001698 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d901      	bls.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	e107      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80056cc:	4b49      	ldr	r3, [pc, #292]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056d8:	d0ef      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f003 0304 	and.w	r3, r3, #4
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d020      	beq.n	8005728 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80056e6:	4b43      	ldr	r3, [pc, #268]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80056e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ec:	0f1b      	lsrs	r3, r3, #28
 80056ee:	f003 0307 	and.w	r3, r3, #7
 80056f2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	691b      	ldr	r3, [r3, #16]
 80056f8:	019a      	lsls	r2, r3, #6
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	061b      	lsls	r3, r3, #24
 8005700:	431a      	orrs	r2, r3
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	071b      	lsls	r3, r3, #28
 8005706:	493b      	ldr	r1, [pc, #236]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005708:	4313      	orrs	r3, r2
 800570a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800570e:	4b39      	ldr	r3, [pc, #228]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005710:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005714:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a1b      	ldr	r3, [r3, #32]
 800571c:	3b01      	subs	r3, #1
 800571e:	021b      	lsls	r3, r3, #8
 8005720:	4934      	ldr	r1, [pc, #208]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005722:	4313      	orrs	r3, r2
 8005724:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0308 	and.w	r3, r3, #8
 8005730:	2b00      	cmp	r3, #0
 8005732:	d01e      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005734:	4b2f      	ldr	r3, [pc, #188]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573a:	0e1b      	lsrs	r3, r3, #24
 800573c:	f003 030f 	and.w	r3, r3, #15
 8005740:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	019a      	lsls	r2, r3, #6
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	061b      	lsls	r3, r3, #24
 800574c:	431a      	orrs	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	071b      	lsls	r3, r3, #28
 8005754:	4927      	ldr	r1, [pc, #156]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005756:	4313      	orrs	r3, r2
 8005758:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800575c:	4b25      	ldr	r3, [pc, #148]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800575e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005762:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576a:	4922      	ldr	r1, [pc, #136]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005772:	4b21      	ldr	r3, [pc, #132]	@ (80057f8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005774:	2201      	movs	r2, #1
 8005776:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005778:	f7fb ff8e 	bl	8001698 <HAL_GetTick>
 800577c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800577e:	e008      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005780:	f7fb ff8a 	bl	8001698 <HAL_GetTick>
 8005784:	4602      	mov	r2, r0
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d901      	bls.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e0a4      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005792:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800579a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800579e:	d1ef      	bne.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0320 	and.w	r3, r3, #32
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 808b 	beq.w	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057ae:	2300      	movs	r3, #0
 80057b0:	60fb      	str	r3, [r7, #12]
 80057b2:	4b10      	ldr	r3, [pc, #64]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b6:	4a0f      	ldr	r2, [pc, #60]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80057be:	4b0d      	ldr	r3, [pc, #52]	@ (80057f4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80057c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057c6:	60fb      	str	r3, [r7, #12]
 80057c8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057ca:	4b0c      	ldr	r3, [pc, #48]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a0b      	ldr	r2, [pc, #44]	@ (80057fc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80057d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057d4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80057d6:	f7fb ff5f 	bl	8001698 <HAL_GetTick>
 80057da:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80057dc:	e010      	b.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057de:	f7fb ff5b 	bl	8001698 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d909      	bls.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e075      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80057f0:	42470068 	.word	0x42470068
 80057f4:	40023800 	.word	0x40023800
 80057f8:	42470070 	.word	0x42470070
 80057fc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005800:	4b38      	ldr	r3, [pc, #224]	@ (80058e4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005808:	2b00      	cmp	r3, #0
 800580a:	d0e8      	beq.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800580c:	4b36      	ldr	r3, [pc, #216]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800580e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005810:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005814:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d02f      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005820:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	429a      	cmp	r2, r3
 8005828:	d028      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800582a:	4b2f      	ldr	r3, [pc, #188]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800582c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800582e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005832:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005834:	4b2d      	ldr	r3, [pc, #180]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005836:	2201      	movs	r2, #1
 8005838:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800583a:	4b2c      	ldr	r3, [pc, #176]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800583c:	2200      	movs	r2, #0
 800583e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005840:	4a29      	ldr	r2, [pc, #164]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005846:	4b28      	ldr	r3, [pc, #160]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b01      	cmp	r3, #1
 8005850:	d114      	bne.n	800587c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005852:	f7fb ff21 	bl	8001698 <HAL_GetTick>
 8005856:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005858:	e00a      	b.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800585a:	f7fb ff1d 	bl	8001698 <HAL_GetTick>
 800585e:	4602      	mov	r2, r0
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	1ad3      	subs	r3, r2, r3
 8005864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005868:	4293      	cmp	r3, r2
 800586a:	d901      	bls.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800586c:	2303      	movs	r3, #3
 800586e:	e035      	b.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005870:	4b1d      	ldr	r3, [pc, #116]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005874:	f003 0302 	and.w	r3, r3, #2
 8005878:	2b00      	cmp	r3, #0
 800587a:	d0ee      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005880:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005884:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005888:	d10d      	bne.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800588a:	4b17      	ldr	r3, [pc, #92]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005896:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800589a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800589e:	4912      	ldr	r1, [pc, #72]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	608b      	str	r3, [r1, #8]
 80058a4:	e005      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80058a6:	4b10      	ldr	r3, [pc, #64]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	4a0f      	ldr	r2, [pc, #60]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058ac:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80058b0:	6093      	str	r3, [r2, #8]
 80058b2:	4b0d      	ldr	r3, [pc, #52]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058b4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058be:	490a      	ldr	r1, [pc, #40]	@ (80058e8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0310 	and.w	r3, r3, #16
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d004      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80058d6:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80058d8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80058da:	2300      	movs	r3, #0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	40007000 	.word	0x40007000
 80058e8:	40023800 	.word	0x40023800
 80058ec:	42470e40 	.word	0x42470e40
 80058f0:	424711e0 	.word	0x424711e0

080058f4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e025      	b.n	8005954 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	d106      	bne.n	8005922 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7fb fd35 	bl	800138c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2202      	movs	r2, #2
 8005926:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	3304      	adds	r3, #4
 8005932:	4619      	mov	r1, r3
 8005934:	4610      	mov	r0, r2
 8005936:	f001 f9ab 	bl	8006c90 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6818      	ldr	r0, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	461a      	mov	r2, r3
 8005944:	6839      	ldr	r1, [r7, #0]
 8005946:	f001 fa00 	bl	8006d4a <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b082      	sub	sp, #8
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d101      	bne.n	800596e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e07b      	b.n	8005a66 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005972:	2b00      	cmp	r3, #0
 8005974:	d108      	bne.n	8005988 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800597e:	d009      	beq.n	8005994 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2200      	movs	r2, #0
 8005984:	61da      	str	r2, [r3, #28]
 8005986:	e005      	b.n	8005994 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d106      	bne.n	80059b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7fb fba8 	bl	8001104 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2202      	movs	r2, #2
 80059b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059ca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80059dc:	431a      	orrs	r2, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059e6:	431a      	orrs	r2, r3
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	431a      	orrs	r2, r3
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a04:	431a      	orrs	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a1b      	ldr	r3, [r3, #32]
 8005a14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a18:	ea42 0103 	orr.w	r1, r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a20:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	699b      	ldr	r3, [r3, #24]
 8005a30:	0c1b      	lsrs	r3, r3, #16
 8005a32:	f003 0104 	and.w	r1, r3, #4
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3a:	f003 0210 	and.w	r2, r3, #16
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	69da      	ldr	r2, [r3, #28]
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a54:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}

08005a6e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b082      	sub	sp, #8
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d101      	bne.n	8005a80 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e041      	b.n	8005b04 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a86:	b2db      	uxtb	r3, r3
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d106      	bne.n	8005a9a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f7fb fb7d 	bl	8001194 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	4619      	mov	r1, r3
 8005aac:	4610      	mov	r0, r2
 8005aae:	f000 fa7d 	bl	8005fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2201      	movs	r2, #1
 8005abe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2201      	movs	r2, #1
 8005ace:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3708      	adds	r7, #8
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d001      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e04e      	b.n	8005bc2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68da      	ldr	r2, [r3, #12]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a23      	ldr	r2, [pc, #140]	@ (8005bd0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d022      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b4e:	d01d      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d018      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d013      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a1c      	ldr	r2, [pc, #112]	@ (8005bdc <HAL_TIM_Base_Start_IT+0xd0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00e      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a1b      	ldr	r2, [pc, #108]	@ (8005be0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d009      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a19      	ldr	r2, [pc, #100]	@ (8005be4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d004      	beq.n	8005b8c <HAL_TIM_Base_Start_IT+0x80>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a18      	ldr	r2, [pc, #96]	@ (8005be8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d111      	bne.n	8005bb0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f003 0307 	and.w	r3, r3, #7
 8005b96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2b06      	cmp	r3, #6
 8005b9c:	d010      	beq.n	8005bc0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f042 0201 	orr.w	r2, r2, #1
 8005bac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bae:	e007      	b.n	8005bc0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f042 0201 	orr.w	r2, r2, #1
 8005bbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bc0:	2300      	movs	r3, #0
}
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	40010000 	.word	0x40010000
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000800 	.word	0x40000800
 8005bdc:	40000c00 	.word	0x40000c00
 8005be0:	40010400 	.word	0x40010400
 8005be4:	40014000 	.word	0x40014000
 8005be8:	40001800 	.word	0x40001800

08005bec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	f003 0302 	and.w	r3, r3, #2
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d020      	beq.n	8005c50 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d01b      	beq.n	8005c50 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f06f 0202 	mvn.w	r2, #2
 8005c20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2201      	movs	r2, #1
 8005c26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	f003 0303 	and.w	r3, r3, #3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d003      	beq.n	8005c3e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f000 f999 	bl	8005f6e <HAL_TIM_IC_CaptureCallback>
 8005c3c:	e005      	b.n	8005c4a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 f98b 	bl	8005f5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f000 f99c 	bl	8005f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f003 0304 	and.w	r3, r3, #4
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d020      	beq.n	8005c9c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d01b      	beq.n	8005c9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f06f 0204 	mvn.w	r2, #4
 8005c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2202      	movs	r2, #2
 8005c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d003      	beq.n	8005c8a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f973 	bl	8005f6e <HAL_TIM_IC_CaptureCallback>
 8005c88:	e005      	b.n	8005c96 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f965 	bl	8005f5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 f976 	bl	8005f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f003 0308 	and.w	r3, r3, #8
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d020      	beq.n	8005ce8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f003 0308 	and.w	r3, r3, #8
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d01b      	beq.n	8005ce8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f06f 0208 	mvn.w	r2, #8
 8005cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2204      	movs	r2, #4
 8005cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	f003 0303 	and.w	r3, r3, #3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d003      	beq.n	8005cd6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f94d 	bl	8005f6e <HAL_TIM_IC_CaptureCallback>
 8005cd4:	e005      	b.n	8005ce2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 f93f 	bl	8005f5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 f950 	bl	8005f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f003 0310 	and.w	r3, r3, #16
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d020      	beq.n	8005d34 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f003 0310 	and.w	r3, r3, #16
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d01b      	beq.n	8005d34 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f06f 0210 	mvn.w	r2, #16
 8005d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2208      	movs	r2, #8
 8005d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d003      	beq.n	8005d22 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f927 	bl	8005f6e <HAL_TIM_IC_CaptureCallback>
 8005d20:	e005      	b.n	8005d2e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f919 	bl	8005f5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f92a 	bl	8005f82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f003 0301 	and.w	r3, r3, #1
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00c      	beq.n	8005d58 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d007      	beq.n	8005d58 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f06f 0201 	mvn.w	r2, #1
 8005d50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7fa ffb2 	bl	8000cbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d00c      	beq.n	8005d7c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d007      	beq.n	8005d7c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005d74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 fade 	bl	8006338 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00c      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d007      	beq.n	8005da0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f000 f8fb 	bl	8005f96 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00c      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f003 0320 	and.w	r3, r3, #32
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d007      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0220 	mvn.w	r2, #32
 8005dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 fab0 	bl	8006324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005dc4:	bf00      	nop
 8005dc6:	3710      	adds	r7, #16
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005de0:	2b01      	cmp	r3, #1
 8005de2:	d101      	bne.n	8005de8 <HAL_TIM_ConfigClockSource+0x1c>
 8005de4:	2302      	movs	r3, #2
 8005de6:	e0b4      	b.n	8005f52 <HAL_TIM_ConfigClockSource+0x186>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2202      	movs	r2, #2
 8005df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e20:	d03e      	beq.n	8005ea0 <HAL_TIM_ConfigClockSource+0xd4>
 8005e22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e26:	f200 8087 	bhi.w	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e2e:	f000 8086 	beq.w	8005f3e <HAL_TIM_ConfigClockSource+0x172>
 8005e32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e36:	d87f      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e38:	2b70      	cmp	r3, #112	@ 0x70
 8005e3a:	d01a      	beq.n	8005e72 <HAL_TIM_ConfigClockSource+0xa6>
 8005e3c:	2b70      	cmp	r3, #112	@ 0x70
 8005e3e:	d87b      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e40:	2b60      	cmp	r3, #96	@ 0x60
 8005e42:	d050      	beq.n	8005ee6 <HAL_TIM_ConfigClockSource+0x11a>
 8005e44:	2b60      	cmp	r3, #96	@ 0x60
 8005e46:	d877      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e48:	2b50      	cmp	r3, #80	@ 0x50
 8005e4a:	d03c      	beq.n	8005ec6 <HAL_TIM_ConfigClockSource+0xfa>
 8005e4c:	2b50      	cmp	r3, #80	@ 0x50
 8005e4e:	d873      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e50:	2b40      	cmp	r3, #64	@ 0x40
 8005e52:	d058      	beq.n	8005f06 <HAL_TIM_ConfigClockSource+0x13a>
 8005e54:	2b40      	cmp	r3, #64	@ 0x40
 8005e56:	d86f      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e58:	2b30      	cmp	r3, #48	@ 0x30
 8005e5a:	d064      	beq.n	8005f26 <HAL_TIM_ConfigClockSource+0x15a>
 8005e5c:	2b30      	cmp	r3, #48	@ 0x30
 8005e5e:	d86b      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e60:	2b20      	cmp	r3, #32
 8005e62:	d060      	beq.n	8005f26 <HAL_TIM_ConfigClockSource+0x15a>
 8005e64:	2b20      	cmp	r3, #32
 8005e66:	d867      	bhi.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d05c      	beq.n	8005f26 <HAL_TIM_ConfigClockSource+0x15a>
 8005e6c:	2b10      	cmp	r3, #16
 8005e6e:	d05a      	beq.n	8005f26 <HAL_TIM_ConfigClockSource+0x15a>
 8005e70:	e062      	b.n	8005f38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e82:	f000 f9b3 	bl	80061ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68ba      	ldr	r2, [r7, #8]
 8005e9c:	609a      	str	r2, [r3, #8]
      break;
 8005e9e:	e04f      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005eb0:	f000 f99c 	bl	80061ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689a      	ldr	r2, [r3, #8]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ec2:	609a      	str	r2, [r3, #8]
      break;
 8005ec4:	e03c      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	f000 f910 	bl	80060f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2150      	movs	r1, #80	@ 0x50
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f000 f969 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005ee4:	e02c      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	f000 f92f 	bl	8006156 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2160      	movs	r1, #96	@ 0x60
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 f959 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005f04:	e01c      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f12:	461a      	mov	r2, r3
 8005f14:	f000 f8f0 	bl	80060f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	2140      	movs	r1, #64	@ 0x40
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f000 f949 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005f24:	e00c      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4619      	mov	r1, r3
 8005f30:	4610      	mov	r0, r2
 8005f32:	f000 f940 	bl	80061b6 <TIM_ITRx_SetConfig>
      break;
 8005f36:	e003      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f3c:	e000      	b.n	8005f40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f62:	bf00      	nop
 8005f64:	370c      	adds	r7, #12
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr

08005f6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f6e:	b480      	push	{r7}
 8005f70:	b083      	sub	sp, #12
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b083      	sub	sp, #12
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f8a:	bf00      	nop
 8005f8c:	370c      	adds	r7, #12
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr

08005f96 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f96:	b480      	push	{r7}
 8005f98:	b083      	sub	sp, #12
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f9e:	bf00      	nop
 8005fa0:	370c      	adds	r7, #12
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
	...

08005fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a43      	ldr	r2, [pc, #268]	@ (80060cc <TIM_Base_SetConfig+0x120>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d013      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fca:	d00f      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a40      	ldr	r2, [pc, #256]	@ (80060d0 <TIM_Base_SetConfig+0x124>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00b      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a3f      	ldr	r2, [pc, #252]	@ (80060d4 <TIM_Base_SetConfig+0x128>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d007      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a3e      	ldr	r2, [pc, #248]	@ (80060d8 <TIM_Base_SetConfig+0x12c>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d003      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a3d      	ldr	r2, [pc, #244]	@ (80060dc <TIM_Base_SetConfig+0x130>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d108      	bne.n	8005ffe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ff2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a32      	ldr	r2, [pc, #200]	@ (80060cc <TIM_Base_SetConfig+0x120>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d02b      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800600c:	d027      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a2f      	ldr	r2, [pc, #188]	@ (80060d0 <TIM_Base_SetConfig+0x124>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d023      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a2e      	ldr	r2, [pc, #184]	@ (80060d4 <TIM_Base_SetConfig+0x128>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d01f      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a2d      	ldr	r2, [pc, #180]	@ (80060d8 <TIM_Base_SetConfig+0x12c>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d01b      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a2c      	ldr	r2, [pc, #176]	@ (80060dc <TIM_Base_SetConfig+0x130>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d017      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a2b      	ldr	r2, [pc, #172]	@ (80060e0 <TIM_Base_SetConfig+0x134>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d013      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a2a      	ldr	r2, [pc, #168]	@ (80060e4 <TIM_Base_SetConfig+0x138>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d00f      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a29      	ldr	r2, [pc, #164]	@ (80060e8 <TIM_Base_SetConfig+0x13c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d00b      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a28      	ldr	r2, [pc, #160]	@ (80060ec <TIM_Base_SetConfig+0x140>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d007      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a27      	ldr	r2, [pc, #156]	@ (80060f0 <TIM_Base_SetConfig+0x144>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d003      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a26      	ldr	r2, [pc, #152]	@ (80060f4 <TIM_Base_SetConfig+0x148>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d108      	bne.n	8006070 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006064:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	4313      	orrs	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	689a      	ldr	r2, [r3, #8]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a0e      	ldr	r2, [pc, #56]	@ (80060cc <TIM_Base_SetConfig+0x120>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d003      	beq.n	800609e <TIM_Base_SetConfig+0xf2>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a10      	ldr	r2, [pc, #64]	@ (80060dc <TIM_Base_SetConfig+0x130>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d103      	bne.n	80060a6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	691a      	ldr	r2, [r3, #16]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f043 0204 	orr.w	r2, r3, #4
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2201      	movs	r2, #1
 80060b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	601a      	str	r2, [r3, #0]
}
 80060be:	bf00      	nop
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	40010000 	.word	0x40010000
 80060d0:	40000400 	.word	0x40000400
 80060d4:	40000800 	.word	0x40000800
 80060d8:	40000c00 	.word	0x40000c00
 80060dc:	40010400 	.word	0x40010400
 80060e0:	40014000 	.word	0x40014000
 80060e4:	40014400 	.word	0x40014400
 80060e8:	40014800 	.word	0x40014800
 80060ec:	40001800 	.word	0x40001800
 80060f0:	40001c00 	.word	0x40001c00
 80060f4:	40002000 	.word	0x40002000

080060f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6a1b      	ldr	r3, [r3, #32]
 8006108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f023 0201 	bic.w	r2, r3, #1
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	011b      	lsls	r3, r3, #4
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4313      	orrs	r3, r2
 800612c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f023 030a 	bic.w	r3, r3, #10
 8006134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	4313      	orrs	r3, r2
 800613c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	697a      	ldr	r2, [r7, #20]
 8006148:	621a      	str	r2, [r3, #32]
}
 800614a:	bf00      	nop
 800614c:	371c      	adds	r7, #28
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr

08006156 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006156:	b480      	push	{r7}
 8006158:	b087      	sub	sp, #28
 800615a:	af00      	add	r7, sp, #0
 800615c:	60f8      	str	r0, [r7, #12]
 800615e:	60b9      	str	r1, [r7, #8]
 8006160:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6a1b      	ldr	r3, [r3, #32]
 800616c:	f023 0210 	bic.w	r2, r3, #16
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800617a:	693b      	ldr	r3, [r7, #16]
 800617c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006180:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	031b      	lsls	r3, r3, #12
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006192:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	011b      	lsls	r3, r3, #4
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	693a      	ldr	r2, [r7, #16]
 80061a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	621a      	str	r2, [r3, #32]
}
 80061aa:	bf00      	nop
 80061ac:	371c      	adds	r7, #28
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr

080061b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061b6:	b480      	push	{r7}
 80061b8:	b085      	sub	sp, #20
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
 80061be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f043 0307 	orr.w	r3, r3, #7
 80061d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	609a      	str	r2, [r3, #8]
}
 80061e0:	bf00      	nop
 80061e2:	3714      	adds	r7, #20
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	60b9      	str	r1, [r7, #8]
 80061f6:	607a      	str	r2, [r7, #4]
 80061f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	021a      	lsls	r2, r3, #8
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	431a      	orrs	r2, r3
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	4313      	orrs	r3, r2
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	697a      	ldr	r2, [r7, #20]
 800621e:	609a      	str	r2, [r3, #8]
}
 8006220:	bf00      	nop
 8006222:	371c      	adds	r7, #28
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006240:	2302      	movs	r3, #2
 8006242:	e05a      	b.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800626a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a21      	ldr	r2, [pc, #132]	@ (8006308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d022      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006290:	d01d      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a1d      	ldr	r2, [pc, #116]	@ (800630c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d018      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006310 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d013      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a1a      	ldr	r2, [pc, #104]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00e      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a18      	ldr	r2, [pc, #96]	@ (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d009      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a17      	ldr	r2, [pc, #92]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d004      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a15      	ldr	r2, [pc, #84]	@ (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d10c      	bne.n	80062e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	4313      	orrs	r3, r2
 80062de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3714      	adds	r7, #20
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40010000 	.word	0x40010000
 800630c:	40000400 	.word	0x40000400
 8006310:	40000800 	.word	0x40000800
 8006314:	40000c00 	.word	0x40000c00
 8006318:	40010400 	.word	0x40010400
 800631c:	40014000 	.word	0x40014000
 8006320:	40001800 	.word	0x40001800

08006324 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e042      	b.n	80063e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d106      	bne.n	8006378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7fa ff30 	bl	80011d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2224      	movs	r2, #36	@ 0x24
 800637c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68da      	ldr	r2, [r3, #12]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800638e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 fa09 	bl	80067a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	691a      	ldr	r2, [r3, #16]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695a      	ldr	r2, [r3, #20]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b08a      	sub	sp, #40	@ 0x28
 80063f0:	af02      	add	r7, sp, #8
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	4613      	mov	r3, r2
 80063fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b20      	cmp	r3, #32
 800640a:	d175      	bne.n	80064f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d002      	beq.n	8006418 <HAL_UART_Transmit+0x2c>
 8006412:	88fb      	ldrh	r3, [r7, #6]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e06e      	b.n	80064fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2200      	movs	r2, #0
 8006420:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2221      	movs	r2, #33	@ 0x21
 8006426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800642a:	f7fb f935 	bl	8001698 <HAL_GetTick>
 800642e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	88fa      	ldrh	r2, [r7, #6]
 8006434:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	88fa      	ldrh	r2, [r7, #6]
 800643a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006444:	d108      	bne.n	8006458 <HAL_UART_Transmit+0x6c>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d104      	bne.n	8006458 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800644e:	2300      	movs	r3, #0
 8006450:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	61bb      	str	r3, [r7, #24]
 8006456:	e003      	b.n	8006460 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800645c:	2300      	movs	r3, #0
 800645e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006460:	e02e      	b.n	80064c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	2200      	movs	r2, #0
 800646a:	2180      	movs	r1, #128	@ 0x80
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 f8df 	bl	8006630 <UART_WaitOnFlagUntilTimeout>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d005      	beq.n	8006484 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e03a      	b.n	80064fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10b      	bne.n	80064a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	881b      	ldrh	r3, [r3, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006498:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	3302      	adds	r3, #2
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	e007      	b.n	80064b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064a2:	69fb      	ldr	r3, [r7, #28]
 80064a4:	781a      	ldrb	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	3301      	adds	r3, #1
 80064b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1cb      	bne.n	8006462 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	2200      	movs	r2, #0
 80064d2:	2140      	movs	r1, #64	@ 0x40
 80064d4:	68f8      	ldr	r0, [r7, #12]
 80064d6:	f000 f8ab 	bl	8006630 <UART_WaitOnFlagUntilTimeout>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d005      	beq.n	80064ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2220      	movs	r2, #32
 80064e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e006      	b.n	80064fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	2220      	movs	r2, #32
 80064f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	e000      	b.n	80064fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80064f8:	2302      	movs	r3, #2
  }
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3720      	adds	r7, #32
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b08a      	sub	sp, #40	@ 0x28
 8006506:	af02      	add	r7, sp, #8
 8006508:	60f8      	str	r0, [r7, #12]
 800650a:	60b9      	str	r1, [r7, #8]
 800650c:	603b      	str	r3, [r7, #0]
 800650e:	4613      	mov	r3, r2
 8006510:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006512:	2300      	movs	r3, #0
 8006514:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b20      	cmp	r3, #32
 8006520:	f040 8081 	bne.w	8006626 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d002      	beq.n	8006530 <HAL_UART_Receive+0x2e>
 800652a:	88fb      	ldrh	r3, [r7, #6]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d101      	bne.n	8006534 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e079      	b.n	8006628 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2222      	movs	r2, #34	@ 0x22
 800653e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006548:	f7fb f8a6 	bl	8001698 <HAL_GetTick>
 800654c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	88fa      	ldrh	r2, [r7, #6]
 8006552:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	88fa      	ldrh	r2, [r7, #6]
 8006558:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006562:	d108      	bne.n	8006576 <HAL_UART_Receive+0x74>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d104      	bne.n	8006576 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800656c:	2300      	movs	r3, #0
 800656e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	61bb      	str	r3, [r7, #24]
 8006574:	e003      	b.n	800657e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800657a:	2300      	movs	r3, #0
 800657c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800657e:	e047      	b.n	8006610 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	2200      	movs	r2, #0
 8006588:	2120      	movs	r1, #32
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f850 	bl	8006630 <UART_WaitOnFlagUntilTimeout>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d005      	beq.n	80065a2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2220      	movs	r2, #32
 800659a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e042      	b.n	8006628 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10c      	bne.n	80065c2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	b29b      	uxth	r3, r3
 80065b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065b4:	b29a      	uxth	r2, r3
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	3302      	adds	r3, #2
 80065be:	61bb      	str	r3, [r7, #24]
 80065c0:	e01f      	b.n	8006602 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065ca:	d007      	beq.n	80065dc <HAL_UART_Receive+0xda>
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d10a      	bne.n	80065ea <HAL_UART_Receive+0xe8>
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	691b      	ldr	r3, [r3, #16]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d106      	bne.n	80065ea <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	b2da      	uxtb	r2, r3
 80065e4:	69fb      	ldr	r3, [r7, #28]
 80065e6:	701a      	strb	r2, [r3, #0]
 80065e8:	e008      	b.n	80065fc <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065f6:	b2da      	uxtb	r2, r3
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	3301      	adds	r3, #1
 8006600:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006606:	b29b      	uxth	r3, r3
 8006608:	3b01      	subs	r3, #1
 800660a:	b29a      	uxth	r2, r3
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006614:	b29b      	uxth	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1b2      	bne.n	8006580 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2220      	movs	r2, #32
 800661e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006622:	2300      	movs	r3, #0
 8006624:	e000      	b.n	8006628 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006626:	2302      	movs	r3, #2
  }
}
 8006628:	4618      	mov	r0, r3
 800662a:	3720      	adds	r7, #32
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b086      	sub	sp, #24
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	603b      	str	r3, [r7, #0]
 800663c:	4613      	mov	r3, r2
 800663e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006640:	e03b      	b.n	80066ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006642:	6a3b      	ldr	r3, [r7, #32]
 8006644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006648:	d037      	beq.n	80066ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800664a:	f7fb f825 	bl	8001698 <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	6a3a      	ldr	r2, [r7, #32]
 8006656:	429a      	cmp	r2, r3
 8006658:	d302      	bcc.n	8006660 <UART_WaitOnFlagUntilTimeout+0x30>
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d101      	bne.n	8006664 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e03a      	b.n	80066da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f003 0304 	and.w	r3, r3, #4
 800666e:	2b00      	cmp	r3, #0
 8006670:	d023      	beq.n	80066ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b80      	cmp	r3, #128	@ 0x80
 8006676:	d020      	beq.n	80066ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	2b40      	cmp	r3, #64	@ 0x40
 800667c:	d01d      	beq.n	80066ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b08      	cmp	r3, #8
 800668a:	d116      	bne.n	80066ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800668c:	2300      	movs	r3, #0
 800668e:	617b      	str	r3, [r7, #20]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f000 f81d 	bl	80066e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2208      	movs	r2, #8
 80066ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e00f      	b.n	80066da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	4013      	ands	r3, r2
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	bf0c      	ite	eq
 80066ca:	2301      	moveq	r3, #1
 80066cc:	2300      	movne	r3, #0
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	461a      	mov	r2, r3
 80066d2:	79fb      	ldrb	r3, [r7, #7]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d0b4      	beq.n	8006642 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3718      	adds	r7, #24
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b095      	sub	sp, #84	@ 0x54
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	330c      	adds	r3, #12
 80066f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066f4:	e853 3f00 	ldrex	r3, [r3]
 80066f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006700:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	330c      	adds	r3, #12
 8006708:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800670a:	643a      	str	r2, [r7, #64]	@ 0x40
 800670c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800670e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006710:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006712:	e841 2300 	strex	r3, r2, [r1]
 8006716:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671a:	2b00      	cmp	r3, #0
 800671c:	d1e5      	bne.n	80066ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	3314      	adds	r3, #20
 8006724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	e853 3f00 	ldrex	r3, [r3]
 800672c:	61fb      	str	r3, [r7, #28]
   return(result);
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	f023 0301 	bic.w	r3, r3, #1
 8006734:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3314      	adds	r3, #20
 800673c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800673e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006740:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006742:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006746:	e841 2300 	strex	r3, r2, [r1]
 800674a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1e5      	bne.n	800671e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006756:	2b01      	cmp	r3, #1
 8006758:	d119      	bne.n	800678e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	330c      	adds	r3, #12
 8006760:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	e853 3f00 	ldrex	r3, [r3]
 8006768:	60bb      	str	r3, [r7, #8]
   return(result);
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	f023 0310 	bic.w	r3, r3, #16
 8006770:	647b      	str	r3, [r7, #68]	@ 0x44
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	330c      	adds	r3, #12
 8006778:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800677a:	61ba      	str	r2, [r7, #24]
 800677c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677e:	6979      	ldr	r1, [r7, #20]
 8006780:	69ba      	ldr	r2, [r7, #24]
 8006782:	e841 2300 	strex	r3, r2, [r1]
 8006786:	613b      	str	r3, [r7, #16]
   return(result);
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d1e5      	bne.n	800675a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2220      	movs	r2, #32
 8006792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800679c:	bf00      	nop
 800679e:	3754      	adds	r7, #84	@ 0x54
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067ac:	b0c0      	sub	sp, #256	@ 0x100
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	691b      	ldr	r3, [r3, #16]
 80067bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80067c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c4:	68d9      	ldr	r1, [r3, #12]
 80067c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	ea40 0301 	orr.w	r3, r0, r1
 80067d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d6:	689a      	ldr	r2, [r3, #8]
 80067d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067dc:	691b      	ldr	r3, [r3, #16]
 80067de:	431a      	orrs	r2, r3
 80067e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e4:	695b      	ldr	r3, [r3, #20]
 80067e6:	431a      	orrs	r2, r3
 80067e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ec:	69db      	ldr	r3, [r3, #28]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006800:	f021 010c 	bic.w	r1, r1, #12
 8006804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800680e:	430b      	orrs	r3, r1
 8006810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800681e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006822:	6999      	ldr	r1, [r3, #24]
 8006824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	ea40 0301 	orr.w	r3, r0, r1
 800682e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	4b8f      	ldr	r3, [pc, #572]	@ (8006a74 <UART_SetConfig+0x2cc>)
 8006838:	429a      	cmp	r2, r3
 800683a:	d005      	beq.n	8006848 <UART_SetConfig+0xa0>
 800683c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	4b8d      	ldr	r3, [pc, #564]	@ (8006a78 <UART_SetConfig+0x2d0>)
 8006844:	429a      	cmp	r2, r3
 8006846:	d104      	bne.n	8006852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006848:	f7fe fe4e 	bl	80054e8 <HAL_RCC_GetPCLK2Freq>
 800684c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006850:	e003      	b.n	800685a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006852:	f7fe fe35 	bl	80054c0 <HAL_RCC_GetPCLK1Freq>
 8006856:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800685a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800685e:	69db      	ldr	r3, [r3, #28]
 8006860:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006864:	f040 810c 	bne.w	8006a80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800686c:	2200      	movs	r2, #0
 800686e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006872:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800687a:	4622      	mov	r2, r4
 800687c:	462b      	mov	r3, r5
 800687e:	1891      	adds	r1, r2, r2
 8006880:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006882:	415b      	adcs	r3, r3
 8006884:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800688a:	4621      	mov	r1, r4
 800688c:	eb12 0801 	adds.w	r8, r2, r1
 8006890:	4629      	mov	r1, r5
 8006892:	eb43 0901 	adc.w	r9, r3, r1
 8006896:	f04f 0200 	mov.w	r2, #0
 800689a:	f04f 0300 	mov.w	r3, #0
 800689e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068aa:	4690      	mov	r8, r2
 80068ac:	4699      	mov	r9, r3
 80068ae:	4623      	mov	r3, r4
 80068b0:	eb18 0303 	adds.w	r3, r8, r3
 80068b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80068b8:	462b      	mov	r3, r5
 80068ba:	eb49 0303 	adc.w	r3, r9, r3
 80068be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80068c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80068ce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80068d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80068d6:	460b      	mov	r3, r1
 80068d8:	18db      	adds	r3, r3, r3
 80068da:	653b      	str	r3, [r7, #80]	@ 0x50
 80068dc:	4613      	mov	r3, r2
 80068de:	eb42 0303 	adc.w	r3, r2, r3
 80068e2:	657b      	str	r3, [r7, #84]	@ 0x54
 80068e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80068e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80068ec:	f7f9 fc86 	bl	80001fc <__aeabi_uldivmod>
 80068f0:	4602      	mov	r2, r0
 80068f2:	460b      	mov	r3, r1
 80068f4:	4b61      	ldr	r3, [pc, #388]	@ (8006a7c <UART_SetConfig+0x2d4>)
 80068f6:	fba3 2302 	umull	r2, r3, r3, r2
 80068fa:	095b      	lsrs	r3, r3, #5
 80068fc:	011c      	lsls	r4, r3, #4
 80068fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006902:	2200      	movs	r2, #0
 8006904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006908:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800690c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006910:	4642      	mov	r2, r8
 8006912:	464b      	mov	r3, r9
 8006914:	1891      	adds	r1, r2, r2
 8006916:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006918:	415b      	adcs	r3, r3
 800691a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800691c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006920:	4641      	mov	r1, r8
 8006922:	eb12 0a01 	adds.w	sl, r2, r1
 8006926:	4649      	mov	r1, r9
 8006928:	eb43 0b01 	adc.w	fp, r3, r1
 800692c:	f04f 0200 	mov.w	r2, #0
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800693c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006940:	4692      	mov	sl, r2
 8006942:	469b      	mov	fp, r3
 8006944:	4643      	mov	r3, r8
 8006946:	eb1a 0303 	adds.w	r3, sl, r3
 800694a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800694e:	464b      	mov	r3, r9
 8006950:	eb4b 0303 	adc.w	r3, fp, r3
 8006954:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006964:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800696c:	460b      	mov	r3, r1
 800696e:	18db      	adds	r3, r3, r3
 8006970:	643b      	str	r3, [r7, #64]	@ 0x40
 8006972:	4613      	mov	r3, r2
 8006974:	eb42 0303 	adc.w	r3, r2, r3
 8006978:	647b      	str	r3, [r7, #68]	@ 0x44
 800697a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800697e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006982:	f7f9 fc3b 	bl	80001fc <__aeabi_uldivmod>
 8006986:	4602      	mov	r2, r0
 8006988:	460b      	mov	r3, r1
 800698a:	4611      	mov	r1, r2
 800698c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a7c <UART_SetConfig+0x2d4>)
 800698e:	fba3 2301 	umull	r2, r3, r3, r1
 8006992:	095b      	lsrs	r3, r3, #5
 8006994:	2264      	movs	r2, #100	@ 0x64
 8006996:	fb02 f303 	mul.w	r3, r2, r3
 800699a:	1acb      	subs	r3, r1, r3
 800699c:	00db      	lsls	r3, r3, #3
 800699e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80069a2:	4b36      	ldr	r3, [pc, #216]	@ (8006a7c <UART_SetConfig+0x2d4>)
 80069a4:	fba3 2302 	umull	r2, r3, r3, r2
 80069a8:	095b      	lsrs	r3, r3, #5
 80069aa:	005b      	lsls	r3, r3, #1
 80069ac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80069b0:	441c      	add	r4, r3
 80069b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069b6:	2200      	movs	r2, #0
 80069b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80069c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80069c4:	4642      	mov	r2, r8
 80069c6:	464b      	mov	r3, r9
 80069c8:	1891      	adds	r1, r2, r2
 80069ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80069cc:	415b      	adcs	r3, r3
 80069ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80069d4:	4641      	mov	r1, r8
 80069d6:	1851      	adds	r1, r2, r1
 80069d8:	6339      	str	r1, [r7, #48]	@ 0x30
 80069da:	4649      	mov	r1, r9
 80069dc:	414b      	adcs	r3, r1
 80069de:	637b      	str	r3, [r7, #52]	@ 0x34
 80069e0:	f04f 0200 	mov.w	r2, #0
 80069e4:	f04f 0300 	mov.w	r3, #0
 80069e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80069ec:	4659      	mov	r1, fp
 80069ee:	00cb      	lsls	r3, r1, #3
 80069f0:	4651      	mov	r1, sl
 80069f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069f6:	4651      	mov	r1, sl
 80069f8:	00ca      	lsls	r2, r1, #3
 80069fa:	4610      	mov	r0, r2
 80069fc:	4619      	mov	r1, r3
 80069fe:	4603      	mov	r3, r0
 8006a00:	4642      	mov	r2, r8
 8006a02:	189b      	adds	r3, r3, r2
 8006a04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a08:	464b      	mov	r3, r9
 8006a0a:	460a      	mov	r2, r1
 8006a0c:	eb42 0303 	adc.w	r3, r2, r3
 8006a10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006a20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006a24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006a28:	460b      	mov	r3, r1
 8006a2a:	18db      	adds	r3, r3, r3
 8006a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a2e:	4613      	mov	r3, r2
 8006a30:	eb42 0303 	adc.w	r3, r2, r3
 8006a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006a3e:	f7f9 fbdd 	bl	80001fc <__aeabi_uldivmod>
 8006a42:	4602      	mov	r2, r0
 8006a44:	460b      	mov	r3, r1
 8006a46:	4b0d      	ldr	r3, [pc, #52]	@ (8006a7c <UART_SetConfig+0x2d4>)
 8006a48:	fba3 1302 	umull	r1, r3, r3, r2
 8006a4c:	095b      	lsrs	r3, r3, #5
 8006a4e:	2164      	movs	r1, #100	@ 0x64
 8006a50:	fb01 f303 	mul.w	r3, r1, r3
 8006a54:	1ad3      	subs	r3, r2, r3
 8006a56:	00db      	lsls	r3, r3, #3
 8006a58:	3332      	adds	r3, #50	@ 0x32
 8006a5a:	4a08      	ldr	r2, [pc, #32]	@ (8006a7c <UART_SetConfig+0x2d4>)
 8006a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a60:	095b      	lsrs	r3, r3, #5
 8006a62:	f003 0207 	and.w	r2, r3, #7
 8006a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4422      	add	r2, r4
 8006a6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a70:	e106      	b.n	8006c80 <UART_SetConfig+0x4d8>
 8006a72:	bf00      	nop
 8006a74:	40011000 	.word	0x40011000
 8006a78:	40011400 	.word	0x40011400
 8006a7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a92:	4642      	mov	r2, r8
 8006a94:	464b      	mov	r3, r9
 8006a96:	1891      	adds	r1, r2, r2
 8006a98:	6239      	str	r1, [r7, #32]
 8006a9a:	415b      	adcs	r3, r3
 8006a9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006aa2:	4641      	mov	r1, r8
 8006aa4:	1854      	adds	r4, r2, r1
 8006aa6:	4649      	mov	r1, r9
 8006aa8:	eb43 0501 	adc.w	r5, r3, r1
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	f04f 0300 	mov.w	r3, #0
 8006ab4:	00eb      	lsls	r3, r5, #3
 8006ab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006aba:	00e2      	lsls	r2, r4, #3
 8006abc:	4614      	mov	r4, r2
 8006abe:	461d      	mov	r5, r3
 8006ac0:	4643      	mov	r3, r8
 8006ac2:	18e3      	adds	r3, r4, r3
 8006ac4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006ac8:	464b      	mov	r3, r9
 8006aca:	eb45 0303 	adc.w	r3, r5, r3
 8006ace:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ade:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ae2:	f04f 0200 	mov.w	r2, #0
 8006ae6:	f04f 0300 	mov.w	r3, #0
 8006aea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006aee:	4629      	mov	r1, r5
 8006af0:	008b      	lsls	r3, r1, #2
 8006af2:	4621      	mov	r1, r4
 8006af4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006af8:	4621      	mov	r1, r4
 8006afa:	008a      	lsls	r2, r1, #2
 8006afc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006b00:	f7f9 fb7c 	bl	80001fc <__aeabi_uldivmod>
 8006b04:	4602      	mov	r2, r0
 8006b06:	460b      	mov	r3, r1
 8006b08:	4b60      	ldr	r3, [pc, #384]	@ (8006c8c <UART_SetConfig+0x4e4>)
 8006b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8006b0e:	095b      	lsrs	r3, r3, #5
 8006b10:	011c      	lsls	r4, r3, #4
 8006b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b16:	2200      	movs	r2, #0
 8006b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006b1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006b20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006b24:	4642      	mov	r2, r8
 8006b26:	464b      	mov	r3, r9
 8006b28:	1891      	adds	r1, r2, r2
 8006b2a:	61b9      	str	r1, [r7, #24]
 8006b2c:	415b      	adcs	r3, r3
 8006b2e:	61fb      	str	r3, [r7, #28]
 8006b30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b34:	4641      	mov	r1, r8
 8006b36:	1851      	adds	r1, r2, r1
 8006b38:	6139      	str	r1, [r7, #16]
 8006b3a:	4649      	mov	r1, r9
 8006b3c:	414b      	adcs	r3, r1
 8006b3e:	617b      	str	r3, [r7, #20]
 8006b40:	f04f 0200 	mov.w	r2, #0
 8006b44:	f04f 0300 	mov.w	r3, #0
 8006b48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b4c:	4659      	mov	r1, fp
 8006b4e:	00cb      	lsls	r3, r1, #3
 8006b50:	4651      	mov	r1, sl
 8006b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b56:	4651      	mov	r1, sl
 8006b58:	00ca      	lsls	r2, r1, #3
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4603      	mov	r3, r0
 8006b60:	4642      	mov	r2, r8
 8006b62:	189b      	adds	r3, r3, r2
 8006b64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b68:	464b      	mov	r3, r9
 8006b6a:	460a      	mov	r2, r1
 8006b6c:	eb42 0303 	adc.w	r3, r2, r3
 8006b70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b80:	f04f 0200 	mov.w	r2, #0
 8006b84:	f04f 0300 	mov.w	r3, #0
 8006b88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b8c:	4649      	mov	r1, r9
 8006b8e:	008b      	lsls	r3, r1, #2
 8006b90:	4641      	mov	r1, r8
 8006b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b96:	4641      	mov	r1, r8
 8006b98:	008a      	lsls	r2, r1, #2
 8006b9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b9e:	f7f9 fb2d 	bl	80001fc <__aeabi_uldivmod>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	4611      	mov	r1, r2
 8006ba8:	4b38      	ldr	r3, [pc, #224]	@ (8006c8c <UART_SetConfig+0x4e4>)
 8006baa:	fba3 2301 	umull	r2, r3, r3, r1
 8006bae:	095b      	lsrs	r3, r3, #5
 8006bb0:	2264      	movs	r2, #100	@ 0x64
 8006bb2:	fb02 f303 	mul.w	r3, r2, r3
 8006bb6:	1acb      	subs	r3, r1, r3
 8006bb8:	011b      	lsls	r3, r3, #4
 8006bba:	3332      	adds	r3, #50	@ 0x32
 8006bbc:	4a33      	ldr	r2, [pc, #204]	@ (8006c8c <UART_SetConfig+0x4e4>)
 8006bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc2:	095b      	lsrs	r3, r3, #5
 8006bc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bc8:	441c      	add	r4, r3
 8006bca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bce:	2200      	movs	r2, #0
 8006bd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006bd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8006bd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006bd8:	4642      	mov	r2, r8
 8006bda:	464b      	mov	r3, r9
 8006bdc:	1891      	adds	r1, r2, r2
 8006bde:	60b9      	str	r1, [r7, #8]
 8006be0:	415b      	adcs	r3, r3
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006be8:	4641      	mov	r1, r8
 8006bea:	1851      	adds	r1, r2, r1
 8006bec:	6039      	str	r1, [r7, #0]
 8006bee:	4649      	mov	r1, r9
 8006bf0:	414b      	adcs	r3, r1
 8006bf2:	607b      	str	r3, [r7, #4]
 8006bf4:	f04f 0200 	mov.w	r2, #0
 8006bf8:	f04f 0300 	mov.w	r3, #0
 8006bfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c00:	4659      	mov	r1, fp
 8006c02:	00cb      	lsls	r3, r1, #3
 8006c04:	4651      	mov	r1, sl
 8006c06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c0a:	4651      	mov	r1, sl
 8006c0c:	00ca      	lsls	r2, r1, #3
 8006c0e:	4610      	mov	r0, r2
 8006c10:	4619      	mov	r1, r3
 8006c12:	4603      	mov	r3, r0
 8006c14:	4642      	mov	r2, r8
 8006c16:	189b      	adds	r3, r3, r2
 8006c18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	460a      	mov	r2, r1
 8006c1e:	eb42 0303 	adc.w	r3, r2, r3
 8006c22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006c30:	f04f 0200 	mov.w	r2, #0
 8006c34:	f04f 0300 	mov.w	r3, #0
 8006c38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006c3c:	4649      	mov	r1, r9
 8006c3e:	008b      	lsls	r3, r1, #2
 8006c40:	4641      	mov	r1, r8
 8006c42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c46:	4641      	mov	r1, r8
 8006c48:	008a      	lsls	r2, r1, #2
 8006c4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006c4e:	f7f9 fad5 	bl	80001fc <__aeabi_uldivmod>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	4b0d      	ldr	r3, [pc, #52]	@ (8006c8c <UART_SetConfig+0x4e4>)
 8006c58:	fba3 1302 	umull	r1, r3, r3, r2
 8006c5c:	095b      	lsrs	r3, r3, #5
 8006c5e:	2164      	movs	r1, #100	@ 0x64
 8006c60:	fb01 f303 	mul.w	r3, r1, r3
 8006c64:	1ad3      	subs	r3, r2, r3
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	3332      	adds	r3, #50	@ 0x32
 8006c6a:	4a08      	ldr	r2, [pc, #32]	@ (8006c8c <UART_SetConfig+0x4e4>)
 8006c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c70:	095b      	lsrs	r3, r3, #5
 8006c72:	f003 020f 	and.w	r2, r3, #15
 8006c76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4422      	add	r2, r4
 8006c7e:	609a      	str	r2, [r3, #8]
}
 8006c80:	bf00      	nop
 8006c82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c86:	46bd      	mov	sp, r7
 8006c88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c8c:	51eb851f 	.word	0x51eb851f

08006c90 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006c90:	b480      	push	{r7}
 8006c92:	b083      	sub	sp, #12
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	6078      	str	r0, [r7, #4]
 8006c98:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d123      	bne.n	8006cea <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006caa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006cae:	683a      	ldr	r2, [r7, #0]
 8006cb0:	6851      	ldr	r1, [r2, #4]
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	6892      	ldr	r2, [r2, #8]
 8006cb6:	4311      	orrs	r1, r2
 8006cb8:	683a      	ldr	r2, [r7, #0]
 8006cba:	68d2      	ldr	r2, [r2, #12]
 8006cbc:	4311      	orrs	r1, r2
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	6912      	ldr	r2, [r2, #16]
 8006cc2:	4311      	orrs	r1, r2
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	6952      	ldr	r2, [r2, #20]
 8006cc8:	4311      	orrs	r1, r2
 8006cca:	683a      	ldr	r2, [r7, #0]
 8006ccc:	6992      	ldr	r2, [r2, #24]
 8006cce:	4311      	orrs	r1, r2
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	69d2      	ldr	r2, [r2, #28]
 8006cd4:	4311      	orrs	r1, r2
 8006cd6:	683a      	ldr	r2, [r7, #0]
 8006cd8:	6a12      	ldr	r2, [r2, #32]
 8006cda:	4311      	orrs	r1, r2
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	431a      	orrs	r2, r3
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]
 8006ce8:	e028      	b.n	8006d3c <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	69d9      	ldr	r1, [r3, #28]
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	4319      	orrs	r1, r3
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d00:	430b      	orrs	r3, r1
 8006d02:	431a      	orrs	r2, r3
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006d10:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	6851      	ldr	r1, [r2, #4]
 8006d18:	683a      	ldr	r2, [r7, #0]
 8006d1a:	6892      	ldr	r2, [r2, #8]
 8006d1c:	4311      	orrs	r1, r2
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	68d2      	ldr	r2, [r2, #12]
 8006d22:	4311      	orrs	r1, r2
 8006d24:	683a      	ldr	r2, [r7, #0]
 8006d26:	6912      	ldr	r2, [r2, #16]
 8006d28:	4311      	orrs	r1, r2
 8006d2a:	683a      	ldr	r2, [r7, #0]
 8006d2c:	6952      	ldr	r2, [r2, #20]
 8006d2e:	4311      	orrs	r1, r2
 8006d30:	683a      	ldr	r2, [r7, #0]
 8006d32:	6992      	ldr	r2, [r2, #24]
 8006d34:	430a      	orrs	r2, r1
 8006d36:	431a      	orrs	r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	370c      	adds	r7, #12
 8006d42:	46bd      	mov	sp, r7
 8006d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d48:	4770      	bx	lr

08006d4a <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006d4a:	b480      	push	{r7}
 8006d4c:	b085      	sub	sp, #20
 8006d4e:	af00      	add	r7, sp, #0
 8006d50:	60f8      	str	r0, [r7, #12]
 8006d52:	60b9      	str	r1, [r7, #8]
 8006d54:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d128      	bne.n	8006dae <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	689b      	ldr	r3, [r3, #8]
 8006d60:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	1e59      	subs	r1, r3, #1
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	011b      	lsls	r3, r3, #4
 8006d72:	4319      	orrs	r1, r3
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	3b01      	subs	r3, #1
 8006d7a:	021b      	lsls	r3, r3, #8
 8006d7c:	4319      	orrs	r1, r3
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	031b      	lsls	r3, r3, #12
 8006d86:	4319      	orrs	r1, r3
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	691b      	ldr	r3, [r3, #16]
 8006d8c:	3b01      	subs	r3, #1
 8006d8e:	041b      	lsls	r3, r3, #16
 8006d90:	4319      	orrs	r1, r3
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	695b      	ldr	r3, [r3, #20]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	051b      	lsls	r3, r3, #20
 8006d9a:	4319      	orrs	r1, r3
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	699b      	ldr	r3, [r3, #24]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	061b      	lsls	r3, r3, #24
 8006da4:	430b      	orrs	r3, r1
 8006da6:	431a      	orrs	r2, r3
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	609a      	str	r2, [r3, #8]
 8006dac:	e02f      	b.n	8006e0e <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006db6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	68d2      	ldr	r2, [r2, #12]
 8006dbe:	3a01      	subs	r2, #1
 8006dc0:	0311      	lsls	r1, r2, #12
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	6952      	ldr	r2, [r2, #20]
 8006dc6:	3a01      	subs	r2, #1
 8006dc8:	0512      	lsls	r2, r2, #20
 8006dca:	430a      	orrs	r2, r1
 8006dcc:	431a      	orrs	r2, r3
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	1e59      	subs	r1, r3, #1
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	3b01      	subs	r3, #1
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	4319      	orrs	r1, r3
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	021b      	lsls	r3, r3, #8
 8006df2:	4319      	orrs	r1, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	041b      	lsls	r3, r3, #16
 8006dfc:	4319      	orrs	r1, r3
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	3b01      	subs	r3, #1
 8006e04:	061b      	lsls	r3, r3, #24
 8006e06:	430b      	orrs	r3, r1
 8006e08:	431a      	orrs	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e1c:	b084      	sub	sp, #16
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b084      	sub	sp, #16
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
 8006e26:	f107 001c 	add.w	r0, r7, #28
 8006e2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d123      	bne.n	8006e7e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	68db      	ldr	r3, [r3, #12]
 8006e46:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e4e:	687a      	ldr	r2, [r7, #4]
 8006e50:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	68db      	ldr	r3, [r3, #12]
 8006e56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d105      	bne.n	8006e72 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	68db      	ldr	r3, [r3, #12]
 8006e6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 f9dc 	bl	8007230 <USB_CoreReset>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	73fb      	strb	r3, [r7, #15]
 8006e7c:	e01b      	b.n	8006eb6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f9d0 	bl	8007230 <USB_CoreReset>
 8006e90:	4603      	mov	r3, r0
 8006e92:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006e94:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d106      	bne.n	8006eaa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	639a      	str	r2, [r3, #56]	@ 0x38
 8006ea8:	e005      	b.n	8006eb6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006eb6:	7fbb      	ldrb	r3, [r7, #30]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d10b      	bne.n	8006ed4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	f043 0206 	orr.w	r2, r3, #6
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f043 0220 	orr.w	r2, r3, #32
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ee0:	b004      	add	sp, #16
 8006ee2:	4770      	bx	lr

08006ee4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f043 0201 	orr.w	r2, r3, #1
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006ef8:	2300      	movs	r3, #0
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	370c      	adds	r7, #12
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr

08006f06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006f06:	b480      	push	{r7}
 8006f08:	b083      	sub	sp, #12
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f023 0201 	bic.w	r2, r3, #1
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006f1a:	2300      	movs	r3, #0
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	460b      	mov	r3, r1
 8006f32:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006f44:	78fb      	ldrb	r3, [r7, #3]
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d115      	bne.n	8006f76 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	68db      	ldr	r3, [r3, #12]
 8006f4e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f56:	200a      	movs	r0, #10
 8006f58:	f7fa fbaa 	bl	80016b0 <HAL_Delay>
      ms += 10U;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	330a      	adds	r3, #10
 8006f60:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 f956 	bl	8007214 <USB_GetMode>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	d01e      	beq.n	8006fac <USB_SetCurrentMode+0x84>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2bc7      	cmp	r3, #199	@ 0xc7
 8006f72:	d9f0      	bls.n	8006f56 <USB_SetCurrentMode+0x2e>
 8006f74:	e01a      	b.n	8006fac <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006f76:	78fb      	ldrb	r3, [r7, #3]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d115      	bne.n	8006fa8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006f88:	200a      	movs	r0, #10
 8006f8a:	f7fa fb91 	bl	80016b0 <HAL_Delay>
      ms += 10U;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	330a      	adds	r3, #10
 8006f92:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 f93d 	bl	8007214 <USB_GetMode>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d005      	beq.n	8006fac <USB_SetCurrentMode+0x84>
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2bc7      	cmp	r3, #199	@ 0xc7
 8006fa4:	d9f0      	bls.n	8006f88 <USB_SetCurrentMode+0x60>
 8006fa6:	e001      	b.n	8006fac <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e005      	b.n	8006fb8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fb0:	d101      	bne.n	8006fb6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3710      	adds	r7, #16
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	3301      	adds	r3, #1
 8006fd2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fda:	d901      	bls.n	8006fe0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e01b      	b.n	8007018 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	691b      	ldr	r3, [r3, #16]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	daf2      	bge.n	8006fce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	019b      	lsls	r3, r3, #6
 8006ff0:	f043 0220 	orr.w	r2, r3, #32
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007004:	d901      	bls.n	800700a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e006      	b.n	8007018 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	f003 0320 	and.w	r3, r3, #32
 8007012:	2b20      	cmp	r3, #32
 8007014:	d0f0      	beq.n	8006ff8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007016:	2300      	movs	r3, #0
}
 8007018:	4618      	mov	r0, r3
 800701a:	3714      	adds	r7, #20
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	3301      	adds	r3, #1
 8007034:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800703c:	d901      	bls.n	8007042 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e018      	b.n	8007074 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	2b00      	cmp	r3, #0
 8007048:	daf2      	bge.n	8007030 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2210      	movs	r2, #16
 8007052:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	3301      	adds	r3, #1
 8007058:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007060:	d901      	bls.n	8007066 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e006      	b.n	8007074 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	f003 0310 	and.w	r3, r3, #16
 800706e:	2b10      	cmp	r3, #16
 8007070:	d0f0      	beq.n	8007054 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	3714      	adds	r7, #20
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007080:	b480      	push	{r7}
 8007082:	b089      	sub	sp, #36	@ 0x24
 8007084:	af00      	add	r7, sp, #0
 8007086:	60f8      	str	r0, [r7, #12]
 8007088:	60b9      	str	r1, [r7, #8]
 800708a:	4611      	mov	r1, r2
 800708c:	461a      	mov	r2, r3
 800708e:	460b      	mov	r3, r1
 8007090:	71fb      	strb	r3, [r7, #7]
 8007092:	4613      	mov	r3, r2
 8007094:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800709e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d123      	bne.n	80070ee <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80070a6:	88bb      	ldrh	r3, [r7, #4]
 80070a8:	3303      	adds	r3, #3
 80070aa:	089b      	lsrs	r3, r3, #2
 80070ac:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80070ae:	2300      	movs	r3, #0
 80070b0:	61bb      	str	r3, [r7, #24]
 80070b2:	e018      	b.n	80070e6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80070b4:	79fb      	ldrb	r3, [r7, #7]
 80070b6:	031a      	lsls	r2, r3, #12
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	4413      	add	r3, r2
 80070bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070c0:	461a      	mov	r2, r3
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	3301      	adds	r3, #1
 80070cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	3301      	adds	r3, #1
 80070d2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070d4:	69fb      	ldr	r3, [r7, #28]
 80070d6:	3301      	adds	r3, #1
 80070d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	3301      	adds	r3, #1
 80070de:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	3301      	adds	r3, #1
 80070e4:	61bb      	str	r3, [r7, #24]
 80070e6:	69ba      	ldr	r2, [r7, #24]
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d3e2      	bcc.n	80070b4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3724      	adds	r7, #36	@ 0x24
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b08b      	sub	sp, #44	@ 0x2c
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	60b9      	str	r1, [r7, #8]
 8007106:	4613      	mov	r3, r2
 8007108:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007112:	88fb      	ldrh	r3, [r7, #6]
 8007114:	089b      	lsrs	r3, r3, #2
 8007116:	b29b      	uxth	r3, r3
 8007118:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800711a:	88fb      	ldrh	r3, [r7, #6]
 800711c:	f003 0303 	and.w	r3, r3, #3
 8007120:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007122:	2300      	movs	r3, #0
 8007124:	623b      	str	r3, [r7, #32]
 8007126:	e014      	b.n	8007152 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007132:	601a      	str	r2, [r3, #0]
    pDest++;
 8007134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007136:	3301      	adds	r3, #1
 8007138:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800713a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713c:	3301      	adds	r3, #1
 800713e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007142:	3301      	adds	r3, #1
 8007144:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007148:	3301      	adds	r3, #1
 800714a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800714c:	6a3b      	ldr	r3, [r7, #32]
 800714e:	3301      	adds	r3, #1
 8007150:	623b      	str	r3, [r7, #32]
 8007152:	6a3a      	ldr	r2, [r7, #32]
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	429a      	cmp	r2, r3
 8007158:	d3e6      	bcc.n	8007128 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800715a:	8bfb      	ldrh	r3, [r7, #30]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d01e      	beq.n	800719e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007160:	2300      	movs	r3, #0
 8007162:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800716a:	461a      	mov	r2, r3
 800716c:	f107 0310 	add.w	r3, r7, #16
 8007170:	6812      	ldr	r2, [r2, #0]
 8007172:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007174:	693a      	ldr	r2, [r7, #16]
 8007176:	6a3b      	ldr	r3, [r7, #32]
 8007178:	b2db      	uxtb	r3, r3
 800717a:	00db      	lsls	r3, r3, #3
 800717c:	fa22 f303 	lsr.w	r3, r2, r3
 8007180:	b2da      	uxtb	r2, r3
 8007182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007184:	701a      	strb	r2, [r3, #0]
      i++;
 8007186:	6a3b      	ldr	r3, [r7, #32]
 8007188:	3301      	adds	r3, #1
 800718a:	623b      	str	r3, [r7, #32]
      pDest++;
 800718c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718e:	3301      	adds	r3, #1
 8007190:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007192:	8bfb      	ldrh	r3, [r7, #30]
 8007194:	3b01      	subs	r3, #1
 8007196:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007198:	8bfb      	ldrh	r3, [r7, #30]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1ea      	bne.n	8007174 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	372c      	adds	r7, #44	@ 0x2c
 80071a4:	46bd      	mov	sp, r7
 80071a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071aa:	4770      	bx	lr

080071ac <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	695b      	ldr	r3, [r3, #20]
 80071b8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	68fa      	ldr	r2, [r7, #12]
 80071c0:	4013      	ands	r3, r2
 80071c2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80071c4:	68fb      	ldr	r3, [r7, #12]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3714      	adds	r7, #20
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr

080071d2 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80071d2:	b480      	push	{r7}
 80071d4:	b085      	sub	sp, #20
 80071d6:	af00      	add	r7, sp, #0
 80071d8:	6078      	str	r0, [r7, #4]
 80071da:	460b      	mov	r3, r1
 80071dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80071e2:	78fb      	ldrb	r3, [r7, #3]
 80071e4:	015a      	lsls	r2, r3, #5
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	4413      	add	r3, r2
 80071ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80071f2:	78fb      	ldrb	r3, [r7, #3]
 80071f4:	015a      	lsls	r2, r3, #5
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	4413      	add	r3, r2
 80071fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	4013      	ands	r3, r2
 8007204:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007206:	68bb      	ldr	r3, [r7, #8]
}
 8007208:	4618      	mov	r0, r3
 800720a:	3714      	adds	r7, #20
 800720c:	46bd      	mov	sp, r7
 800720e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007212:	4770      	bx	lr

08007214 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	695b      	ldr	r3, [r3, #20]
 8007220:	f003 0301 	and.w	r3, r3, #1
}
 8007224:	4618      	mov	r0, r3
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007238:	2300      	movs	r3, #0
 800723a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	3301      	adds	r3, #1
 8007240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007248:	d901      	bls.n	800724e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800724a:	2303      	movs	r3, #3
 800724c:	e022      	b.n	8007294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	2b00      	cmp	r3, #0
 8007254:	daf2      	bge.n	800723c <USB_CoreReset+0xc>

  count = 10U;
 8007256:	230a      	movs	r3, #10
 8007258:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800725a:	e002      	b.n	8007262 <USB_CoreReset+0x32>
  {
    count--;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	3b01      	subs	r3, #1
 8007260:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d1f9      	bne.n	800725c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	f043 0201 	orr.w	r2, r3, #1
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	3301      	adds	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007280:	d901      	bls.n	8007286 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007282:	2303      	movs	r3, #3
 8007284:	e006      	b.n	8007294 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	f003 0301 	and.w	r3, r3, #1
 800728e:	2b01      	cmp	r3, #1
 8007290:	d0f0      	beq.n	8007274 <USB_CoreReset+0x44>

  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3714      	adds	r7, #20
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072a0:	b084      	sub	sp, #16
 80072a2:	b580      	push	{r7, lr}
 80072a4:	b086      	sub	sp, #24
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	6078      	str	r0, [r7, #4]
 80072aa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80072ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80072b2:	2300      	movs	r3, #0
 80072b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80072c0:	461a      	mov	r2, r3
 80072c2:	2300      	movs	r3, #0
 80072c4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d119      	bne.n	800732a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80072f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	d10a      	bne.n	8007314 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800730c:	f043 0304 	orr.w	r3, r3, #4
 8007310:	6013      	str	r3, [r2, #0]
 8007312:	e014      	b.n	800733e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007322:	f023 0304 	bic.w	r3, r3, #4
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	e009      	b.n	800733e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007338:	f023 0304 	bic.w	r3, r3, #4
 800733c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800733e:	2110      	movs	r1, #16
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f7ff fe3d 	bl	8006fc0 <USB_FlushTxFifo>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d001      	beq.n	8007350 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800734c:	2301      	movs	r3, #1
 800734e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7ff fe67 	bl	8007024 <USB_FlushRxFifo>
 8007356:	4603      	mov	r3, r0
 8007358:	2b00      	cmp	r3, #0
 800735a:	d001      	beq.n	8007360 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800735c:	2301      	movs	r3, #1
 800735e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007360:	2300      	movs	r3, #0
 8007362:	613b      	str	r3, [r7, #16]
 8007364:	e015      	b.n	8007392 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	015a      	lsls	r2, r3, #5
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4413      	add	r3, r2
 800736e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007372:	461a      	mov	r2, r3
 8007374:	f04f 33ff 	mov.w	r3, #4294967295
 8007378:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	015a      	lsls	r2, r3, #5
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	4413      	add	r3, r2
 8007382:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007386:	461a      	mov	r2, r3
 8007388:	2300      	movs	r3, #0
 800738a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	3301      	adds	r3, #1
 8007390:	613b      	str	r3, [r7, #16]
 8007392:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007396:	461a      	mov	r2, r3
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	4293      	cmp	r3, r2
 800739c:	d3e3      	bcc.n	8007366 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f04f 32ff 	mov.w	r2, #4294967295
 80073aa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a18      	ldr	r2, [pc, #96]	@ (8007410 <USB_HostInit+0x170>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d10b      	bne.n	80073cc <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073ba:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a15      	ldr	r2, [pc, #84]	@ (8007414 <USB_HostInit+0x174>)
 80073c0:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4a14      	ldr	r2, [pc, #80]	@ (8007418 <USB_HostInit+0x178>)
 80073c6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80073ca:	e009      	b.n	80073e0 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2280      	movs	r2, #128	@ 0x80
 80073d0:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a11      	ldr	r2, [pc, #68]	@ (800741c <USB_HostInit+0x17c>)
 80073d6:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a11      	ldr	r2, [pc, #68]	@ (8007420 <USB_HostInit+0x180>)
 80073dc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80073e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d105      	bne.n	80073f4 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	f043 0210 	orr.w	r2, r3, #16
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	699a      	ldr	r2, [r3, #24]
 80073f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <USB_HostInit+0x184>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007400:	7dfb      	ldrb	r3, [r7, #23]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3718      	adds	r7, #24
 8007406:	46bd      	mov	sp, r7
 8007408:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800740c:	b004      	add	sp, #16
 800740e:	4770      	bx	lr
 8007410:	40040000 	.word	0x40040000
 8007414:	01000200 	.word	0x01000200
 8007418:	00e00300 	.word	0x00e00300
 800741c:	00600080 	.word	0x00600080
 8007420:	004000e0 	.word	0x004000e0
 8007424:	a3200008 	.word	0xa3200008

08007428 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007428:	b480      	push	{r7}
 800742a:	b085      	sub	sp, #20
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	460b      	mov	r3, r1
 8007432:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007446:	f023 0303 	bic.w	r3, r3, #3
 800744a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	78fb      	ldrb	r3, [r7, #3]
 8007456:	f003 0303 	and.w	r3, r3, #3
 800745a:	68f9      	ldr	r1, [r7, #12]
 800745c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007460:	4313      	orrs	r3, r2
 8007462:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007464:	78fb      	ldrb	r3, [r7, #3]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d107      	bne.n	800747a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007470:	461a      	mov	r2, r3
 8007472:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007476:	6053      	str	r3, [r2, #4]
 8007478:	e00c      	b.n	8007494 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800747a:	78fb      	ldrb	r3, [r7, #3]
 800747c:	2b02      	cmp	r3, #2
 800747e:	d107      	bne.n	8007490 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007486:	461a      	mov	r2, r3
 8007488:	f241 7370 	movw	r3, #6000	@ 0x1770
 800748c:	6053      	str	r3, [r2, #4]
 800748e:	e001      	b.n	8007494 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e000      	b.n	8007496 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3714      	adds	r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b085      	sub	sp, #20
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	460b      	mov	r3, r1
 80074ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80074b2:	2300      	movs	r3, #0
 80074b4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80074c6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d109      	bne.n	80074e6 <USB_DriveVbus+0x44>
 80074d2:	78fb      	ldrb	r3, [r7, #3]
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d106      	bne.n	80074e6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80074e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80074e4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074f0:	d109      	bne.n	8007506 <USB_DriveVbus+0x64>
 80074f2:	78fb      	ldrb	r3, [r7, #3]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d106      	bne.n	8007506 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007500:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007504:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3714      	adds	r7, #20
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007520:	2300      	movs	r3, #0
 8007522:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	0c5b      	lsrs	r3, r3, #17
 8007532:	f003 0303 	and.w	r3, r3, #3
}
 8007536:	4618      	mov	r0, r3
 8007538:	3714      	adds	r7, #20
 800753a:	46bd      	mov	sp, r7
 800753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007540:	4770      	bx	lr

08007542 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007542:	b480      	push	{r7}
 8007544:	b085      	sub	sp, #20
 8007546:	af00      	add	r7, sp, #0
 8007548:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	b29b      	uxth	r3, r3
}
 8007558:	4618      	mov	r0, r3
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b088      	sub	sp, #32
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	4608      	mov	r0, r1
 800756e:	4611      	mov	r1, r2
 8007570:	461a      	mov	r2, r3
 8007572:	4603      	mov	r3, r0
 8007574:	70fb      	strb	r3, [r7, #3]
 8007576:	460b      	mov	r3, r1
 8007578:	70bb      	strb	r3, [r7, #2]
 800757a:	4613      	mov	r3, r2
 800757c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800757e:	2300      	movs	r3, #0
 8007580:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007586:	78fb      	ldrb	r3, [r7, #3]
 8007588:	015a      	lsls	r2, r3, #5
 800758a:	693b      	ldr	r3, [r7, #16]
 800758c:	4413      	add	r3, r2
 800758e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007592:	461a      	mov	r2, r3
 8007594:	f04f 33ff 	mov.w	r3, #4294967295
 8007598:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800759a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800759e:	2b03      	cmp	r3, #3
 80075a0:	d87c      	bhi.n	800769c <USB_HC_Init+0x138>
 80075a2:	a201      	add	r2, pc, #4	@ (adr r2, 80075a8 <USB_HC_Init+0x44>)
 80075a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a8:	080075b9 	.word	0x080075b9
 80075ac:	0800765f 	.word	0x0800765f
 80075b0:	080075b9 	.word	0x080075b9
 80075b4:	08007621 	.word	0x08007621
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80075b8:	78fb      	ldrb	r3, [r7, #3]
 80075ba:	015a      	lsls	r2, r3, #5
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	4413      	add	r3, r2
 80075c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075c4:	461a      	mov	r2, r3
 80075c6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80075ca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80075cc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	da10      	bge.n	80075f6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80075d4:	78fb      	ldrb	r3, [r7, #3]
 80075d6:	015a      	lsls	r2, r3, #5
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	4413      	add	r3, r2
 80075dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	78fa      	ldrb	r2, [r7, #3]
 80075e4:	0151      	lsls	r1, r2, #5
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	440a      	add	r2, r1
 80075ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075f2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80075f4:	e055      	b.n	80076a2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a6f      	ldr	r2, [pc, #444]	@ (80077b8 <USB_HC_Init+0x254>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d151      	bne.n	80076a2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80075fe:	78fb      	ldrb	r3, [r7, #3]
 8007600:	015a      	lsls	r2, r3, #5
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	4413      	add	r3, r2
 8007606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	78fa      	ldrb	r2, [r7, #3]
 800760e:	0151      	lsls	r1, r2, #5
 8007610:	693a      	ldr	r2, [r7, #16]
 8007612:	440a      	add	r2, r1
 8007614:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007618:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800761c:	60d3      	str	r3, [r2, #12]
      break;
 800761e:	e040      	b.n	80076a2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007620:	78fb      	ldrb	r3, [r7, #3]
 8007622:	015a      	lsls	r2, r3, #5
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	4413      	add	r3, r2
 8007628:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800762c:	461a      	mov	r2, r3
 800762e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007632:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007634:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007638:	2b00      	cmp	r3, #0
 800763a:	da34      	bge.n	80076a6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800763c:	78fb      	ldrb	r3, [r7, #3]
 800763e:	015a      	lsls	r2, r3, #5
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	4413      	add	r3, r2
 8007644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007648:	68db      	ldr	r3, [r3, #12]
 800764a:	78fa      	ldrb	r2, [r7, #3]
 800764c:	0151      	lsls	r1, r2, #5
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	440a      	add	r2, r1
 8007652:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007656:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800765a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800765c:	e023      	b.n	80076a6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800765e:	78fb      	ldrb	r3, [r7, #3]
 8007660:	015a      	lsls	r2, r3, #5
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	4413      	add	r3, r2
 8007666:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800766a:	461a      	mov	r2, r3
 800766c:	f240 2325 	movw	r3, #549	@ 0x225
 8007670:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007672:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007676:	2b00      	cmp	r3, #0
 8007678:	da17      	bge.n	80076aa <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800767a:	78fb      	ldrb	r3, [r7, #3]
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	4413      	add	r3, r2
 8007682:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	78fa      	ldrb	r2, [r7, #3]
 800768a:	0151      	lsls	r1, r2, #5
 800768c:	693a      	ldr	r2, [r7, #16]
 800768e:	440a      	add	r2, r1
 8007690:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007694:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007698:	60d3      	str	r3, [r2, #12]
      }
      break;
 800769a:	e006      	b.n	80076aa <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	77fb      	strb	r3, [r7, #31]
      break;
 80076a0:	e004      	b.n	80076ac <USB_HC_Init+0x148>
      break;
 80076a2:	bf00      	nop
 80076a4:	e002      	b.n	80076ac <USB_HC_Init+0x148>
      break;
 80076a6:	bf00      	nop
 80076a8:	e000      	b.n	80076ac <USB_HC_Init+0x148>
      break;
 80076aa:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80076ac:	78fb      	ldrb	r3, [r7, #3]
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076b8:	461a      	mov	r2, r3
 80076ba:	2300      	movs	r3, #0
 80076bc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80076be:	78fb      	ldrb	r3, [r7, #3]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	78fa      	ldrb	r2, [r7, #3]
 80076ce:	0151      	lsls	r1, r2, #5
 80076d0:	693a      	ldr	r2, [r7, #16]
 80076d2:	440a      	add	r2, r1
 80076d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80076d8:	f043 0302 	orr.w	r3, r3, #2
 80076dc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80076e4:	699a      	ldr	r2, [r3, #24]
 80076e6:	78fb      	ldrb	r3, [r7, #3]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	2101      	movs	r1, #1
 80076ee:	fa01 f303 	lsl.w	r3, r1, r3
 80076f2:	6939      	ldr	r1, [r7, #16]
 80076f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80076f8:	4313      	orrs	r3, r2
 80076fa:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007708:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800770c:	2b00      	cmp	r3, #0
 800770e:	da03      	bge.n	8007718 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007710:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007714:	61bb      	str	r3, [r7, #24]
 8007716:	e001      	b.n	800771c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007718:	2300      	movs	r3, #0
 800771a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800771c:	6878      	ldr	r0, [r7, #4]
 800771e:	f7ff fef9 	bl	8007514 <USB_GetHostSpeed>
 8007722:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007724:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007728:	2b02      	cmp	r3, #2
 800772a:	d106      	bne.n	800773a <USB_HC_Init+0x1d6>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2b02      	cmp	r3, #2
 8007730:	d003      	beq.n	800773a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007732:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007736:	617b      	str	r3, [r7, #20]
 8007738:	e001      	b.n	800773e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800773a:	2300      	movs	r3, #0
 800773c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800773e:	787b      	ldrb	r3, [r7, #1]
 8007740:	059b      	lsls	r3, r3, #22
 8007742:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007746:	78bb      	ldrb	r3, [r7, #2]
 8007748:	02db      	lsls	r3, r3, #11
 800774a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800774e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007750:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007754:	049b      	lsls	r3, r3, #18
 8007756:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800775a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800775c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800775e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007762:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	431a      	orrs	r2, r3
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800776c:	78fa      	ldrb	r2, [r7, #3]
 800776e:	0151      	lsls	r1, r2, #5
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	440a      	add	r2, r1
 8007774:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007778:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800777c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800777e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007782:	2b03      	cmp	r3, #3
 8007784:	d003      	beq.n	800778e <USB_HC_Init+0x22a>
 8007786:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800778a:	2b01      	cmp	r3, #1
 800778c:	d10f      	bne.n	80077ae <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800778e:	78fb      	ldrb	r3, [r7, #3]
 8007790:	015a      	lsls	r2, r3, #5
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	4413      	add	r3, r2
 8007796:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	78fa      	ldrb	r2, [r7, #3]
 800779e:	0151      	lsls	r1, r2, #5
 80077a0:	693a      	ldr	r2, [r7, #16]
 80077a2:	440a      	add	r2, r1
 80077a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80077ac:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80077ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3720      	adds	r7, #32
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	40040000 	.word	0x40040000

080077bc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b08c      	sub	sp, #48	@ 0x30
 80077c0:	af02      	add	r7, sp, #8
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	4613      	mov	r3, r2
 80077c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	785b      	ldrb	r3, [r3, #1]
 80077d2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80077d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80077d8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	4a5d      	ldr	r2, [pc, #372]	@ (8007954 <USB_HC_StartXfer+0x198>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d12f      	bne.n	8007842 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80077e2:	79fb      	ldrb	r3, [r7, #7]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d11c      	bne.n	8007822 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	7c9b      	ldrb	r3, [r3, #18]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d003      	beq.n	80077f8 <USB_HC_StartXfer+0x3c>
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	7c9b      	ldrb	r3, [r3, #18]
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d124      	bne.n	8007842 <USB_HC_StartXfer+0x86>
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	799b      	ldrb	r3, [r3, #6]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d120      	bne.n	8007842 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	4413      	add	r3, r2
 8007808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	69fa      	ldr	r2, [r7, #28]
 8007810:	0151      	lsls	r1, r2, #5
 8007812:	6a3a      	ldr	r2, [r7, #32]
 8007814:	440a      	add	r2, r1
 8007816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800781a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800781e:	60d3      	str	r3, [r2, #12]
 8007820:	e00f      	b.n	8007842 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	791b      	ldrb	r3, [r3, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10b      	bne.n	8007842 <USB_HC_StartXfer+0x86>
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	795b      	ldrb	r3, [r3, #5]
 800782e:	2b01      	cmp	r3, #1
 8007830:	d107      	bne.n	8007842 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	785b      	ldrb	r3, [r3, #1]
 8007836:	4619      	mov	r1, r3
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 fb6b 	bl	8007f14 <USB_DoPing>
        return HAL_OK;
 800783e:	2300      	movs	r3, #0
 8007840:	e232      	b.n	8007ca8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	799b      	ldrb	r3, [r3, #6]
 8007846:	2b01      	cmp	r3, #1
 8007848:	d158      	bne.n	80078fc <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800784a:	2301      	movs	r3, #1
 800784c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	78db      	ldrb	r3, [r3, #3]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d007      	beq.n	8007866 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007856:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007858:	68ba      	ldr	r2, [r7, #8]
 800785a:	8a92      	ldrh	r2, [r2, #20]
 800785c:	fb03 f202 	mul.w	r2, r3, r2
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	61da      	str	r2, [r3, #28]
 8007864:	e07c      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	7c9b      	ldrb	r3, [r3, #18]
 800786a:	2b01      	cmp	r3, #1
 800786c:	d130      	bne.n	80078d0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800786e:	68bb      	ldr	r3, [r7, #8]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	2bbc      	cmp	r3, #188	@ 0xbc
 8007874:	d918      	bls.n	80078a8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	8a9b      	ldrh	r3, [r3, #20]
 800787a:	461a      	mov	r2, r3
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	69da      	ldr	r2, [r3, #28]
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d003      	beq.n	8007898 <USB_HC_StartXfer+0xdc>
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	2b02      	cmp	r3, #2
 8007896:	d103      	bne.n	80078a0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	2202      	movs	r2, #2
 800789c:	60da      	str	r2, [r3, #12]
 800789e:	e05f      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	2201      	movs	r2, #1
 80078a4:	60da      	str	r2, [r3, #12]
 80078a6:	e05b      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	6a1a      	ldr	r2, [r3, #32]
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	68db      	ldr	r3, [r3, #12]
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d007      	beq.n	80078c8 <USB_HC_StartXfer+0x10c>
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d003      	beq.n	80078c8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	2204      	movs	r2, #4
 80078c4:	60da      	str	r2, [r3, #12]
 80078c6:	e04b      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2203      	movs	r2, #3
 80078cc:	60da      	str	r2, [r3, #12]
 80078ce:	e047      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80078d0:	79fb      	ldrb	r3, [r7, #7]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d10d      	bne.n	80078f2 <USB_HC_StartXfer+0x136>
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	6a1b      	ldr	r3, [r3, #32]
 80078da:	68ba      	ldr	r2, [r7, #8]
 80078dc:	8a92      	ldrh	r2, [r2, #20]
 80078de:	4293      	cmp	r3, r2
 80078e0:	d907      	bls.n	80078f2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80078e2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	8a92      	ldrh	r2, [r2, #20]
 80078e8:	fb03 f202 	mul.w	r2, r3, r2
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	61da      	str	r2, [r3, #28]
 80078f0:	e036      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	6a1a      	ldr	r2, [r3, #32]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	61da      	str	r2, [r3, #28]
 80078fa:	e031      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d018      	beq.n	8007936 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	6a1b      	ldr	r3, [r3, #32]
 8007908:	68ba      	ldr	r2, [r7, #8]
 800790a:	8a92      	ldrh	r2, [r2, #20]
 800790c:	4413      	add	r3, r2
 800790e:	3b01      	subs	r3, #1
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	8a92      	ldrh	r2, [r2, #20]
 8007914:	fbb3 f3f2 	udiv	r3, r3, r2
 8007918:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800791a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800791c:	8b7b      	ldrh	r3, [r7, #26]
 800791e:	429a      	cmp	r2, r3
 8007920:	d90b      	bls.n	800793a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007922:	8b7b      	ldrh	r3, [r7, #26]
 8007924:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007926:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	8a92      	ldrh	r2, [r2, #20]
 800792c:	fb03 f202 	mul.w	r2, r3, r2
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	61da      	str	r2, [r3, #28]
 8007934:	e001      	b.n	800793a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007936:	2301      	movs	r3, #1
 8007938:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	78db      	ldrb	r3, [r3, #3]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00a      	beq.n	8007958 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007942:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	8a92      	ldrh	r2, [r2, #20]
 8007948:	fb03 f202 	mul.w	r2, r3, r2
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	61da      	str	r2, [r3, #28]
 8007950:	e006      	b.n	8007960 <USB_HC_StartXfer+0x1a4>
 8007952:	bf00      	nop
 8007954:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	6a1a      	ldr	r2, [r3, #32]
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	69db      	ldr	r3, [r3, #28]
 8007964:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007968:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800796a:	04d9      	lsls	r1, r3, #19
 800796c:	4ba3      	ldr	r3, [pc, #652]	@ (8007bfc <USB_HC_StartXfer+0x440>)
 800796e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007970:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	7d9b      	ldrb	r3, [r3, #22]
 8007976:	075b      	lsls	r3, r3, #29
 8007978:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800797c:	69f9      	ldr	r1, [r7, #28]
 800797e:	0148      	lsls	r0, r1, #5
 8007980:	6a39      	ldr	r1, [r7, #32]
 8007982:	4401      	add	r1, r0
 8007984:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007988:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800798a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800798c:	79fb      	ldrb	r3, [r7, #7]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d009      	beq.n	80079a6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	6999      	ldr	r1, [r3, #24]
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	4413      	add	r3, r2
 800799e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079a2:	460a      	mov	r2, r1
 80079a4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80079a6:	6a3b      	ldr	r3, [r7, #32]
 80079a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f003 0301 	and.w	r3, r3, #1
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	bf0c      	ite	eq
 80079b6:	2301      	moveq	r3, #1
 80079b8:	2300      	movne	r3, #0
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	015a      	lsls	r2, r3, #5
 80079c2:	6a3b      	ldr	r3, [r7, #32]
 80079c4:	4413      	add	r3, r2
 80079c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	0151      	lsls	r1, r2, #5
 80079d0:	6a3a      	ldr	r2, [r7, #32]
 80079d2:	440a      	add	r2, r1
 80079d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80079d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80079dc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	6a3b      	ldr	r3, [r7, #32]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	7e7b      	ldrb	r3, [r7, #25]
 80079ee:	075b      	lsls	r3, r3, #29
 80079f0:	69f9      	ldr	r1, [r7, #28]
 80079f2:	0148      	lsls	r0, r1, #5
 80079f4:	6a39      	ldr	r1, [r7, #32]
 80079f6:	4401      	add	r1, r0
 80079f8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80079fc:	4313      	orrs	r3, r2
 80079fe:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	799b      	ldrb	r3, [r3, #6]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	f040 80c3 	bne.w	8007b90 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	7c5b      	ldrb	r3, [r3, #17]
 8007a0e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007a14:	4313      	orrs	r3, r2
 8007a16:	69fa      	ldr	r2, [r7, #28]
 8007a18:	0151      	lsls	r1, r2, #5
 8007a1a:	6a3a      	ldr	r2, [r7, #32]
 8007a1c:	440a      	add	r2, r1
 8007a1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007a22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007a26:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	015a      	lsls	r2, r3, #5
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	4413      	add	r3, r2
 8007a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	69fa      	ldr	r2, [r7, #28]
 8007a38:	0151      	lsls	r1, r2, #5
 8007a3a:	6a3a      	ldr	r2, [r7, #32]
 8007a3c:	440a      	add	r2, r1
 8007a3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a42:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007a46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	79db      	ldrb	r3, [r3, #7]
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d123      	bne.n	8007a98 <USB_HC_StartXfer+0x2dc>
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	78db      	ldrb	r3, [r3, #3]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d11f      	bne.n	8007a98 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	69fa      	ldr	r2, [r7, #28]
 8007a68:	0151      	lsls	r1, r2, #5
 8007a6a:	6a3a      	ldr	r2, [r7, #32]
 8007a6c:	440a      	add	r2, r1
 8007a6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a76:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	015a      	lsls	r2, r3, #5
 8007a7c:	6a3b      	ldr	r3, [r7, #32]
 8007a7e:	4413      	add	r3, r2
 8007a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	69fa      	ldr	r2, [r7, #28]
 8007a88:	0151      	lsls	r1, r2, #5
 8007a8a:	6a3a      	ldr	r2, [r7, #32]
 8007a8c:	440a      	add	r2, r1
 8007a8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a96:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	7c9b      	ldrb	r3, [r3, #18]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d003      	beq.n	8007aa8 <USB_HC_StartXfer+0x2ec>
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	7c9b      	ldrb	r3, [r3, #18]
 8007aa4:	2b03      	cmp	r3, #3
 8007aa6:	d117      	bne.n	8007ad8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d113      	bne.n	8007ad8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	78db      	ldrb	r3, [r3, #3]
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d10f      	bne.n	8007ad8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	015a      	lsls	r2, r3, #5
 8007abc:	6a3b      	ldr	r3, [r7, #32]
 8007abe:	4413      	add	r3, r2
 8007ac0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	69fa      	ldr	r2, [r7, #28]
 8007ac8:	0151      	lsls	r1, r2, #5
 8007aca:	6a3a      	ldr	r2, [r7, #32]
 8007acc:	440a      	add	r2, r1
 8007ace:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ad2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ad6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	7c9b      	ldrb	r3, [r3, #18]
 8007adc:	2b01      	cmp	r3, #1
 8007ade:	d162      	bne.n	8007ba6 <USB_HC_StartXfer+0x3ea>
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	78db      	ldrb	r3, [r3, #3]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d15e      	bne.n	8007ba6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	68db      	ldr	r3, [r3, #12]
 8007aec:	3b01      	subs	r3, #1
 8007aee:	2b03      	cmp	r3, #3
 8007af0:	d858      	bhi.n	8007ba4 <USB_HC_StartXfer+0x3e8>
 8007af2:	a201      	add	r2, pc, #4	@ (adr r2, 8007af8 <USB_HC_StartXfer+0x33c>)
 8007af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af8:	08007b09 	.word	0x08007b09
 8007afc:	08007b2b 	.word	0x08007b2b
 8007b00:	08007b4d 	.word	0x08007b4d
 8007b04:	08007b6f 	.word	0x08007b6f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	015a      	lsls	r2, r3, #5
 8007b0c:	6a3b      	ldr	r3, [r7, #32]
 8007b0e:	4413      	add	r3, r2
 8007b10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	69fa      	ldr	r2, [r7, #28]
 8007b18:	0151      	lsls	r1, r2, #5
 8007b1a:	6a3a      	ldr	r2, [r7, #32]
 8007b1c:	440a      	add	r2, r1
 8007b1e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b26:	6053      	str	r3, [r2, #4]
          break;
 8007b28:	e03d      	b.n	8007ba6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	6a3b      	ldr	r3, [r7, #32]
 8007b30:	4413      	add	r3, r2
 8007b32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	69fa      	ldr	r2, [r7, #28]
 8007b3a:	0151      	lsls	r1, r2, #5
 8007b3c:	6a3a      	ldr	r2, [r7, #32]
 8007b3e:	440a      	add	r2, r1
 8007b40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b44:	f043 030e 	orr.w	r3, r3, #14
 8007b48:	6053      	str	r3, [r2, #4]
          break;
 8007b4a:	e02c      	b.n	8007ba6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007b4c:	69fb      	ldr	r3, [r7, #28]
 8007b4e:	015a      	lsls	r2, r3, #5
 8007b50:	6a3b      	ldr	r3, [r7, #32]
 8007b52:	4413      	add	r3, r2
 8007b54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	69fa      	ldr	r2, [r7, #28]
 8007b5c:	0151      	lsls	r1, r2, #5
 8007b5e:	6a3a      	ldr	r2, [r7, #32]
 8007b60:	440a      	add	r2, r1
 8007b62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007b6a:	6053      	str	r3, [r2, #4]
          break;
 8007b6c:	e01b      	b.n	8007ba6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	6a3b      	ldr	r3, [r7, #32]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	69fa      	ldr	r2, [r7, #28]
 8007b7e:	0151      	lsls	r1, r2, #5
 8007b80:	6a3a      	ldr	r2, [r7, #32]
 8007b82:	440a      	add	r2, r1
 8007b84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b88:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b8c:	6053      	str	r3, [r2, #4]
          break;
 8007b8e:	e00a      	b.n	8007ba6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	015a      	lsls	r2, r3, #5
 8007b94:	6a3b      	ldr	r3, [r7, #32]
 8007b96:	4413      	add	r3, r2
 8007b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	6053      	str	r3, [r2, #4]
 8007ba2:	e000      	b.n	8007ba6 <USB_HC_StartXfer+0x3ea>
          break;
 8007ba4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	015a      	lsls	r2, r3, #5
 8007baa:	6a3b      	ldr	r3, [r7, #32]
 8007bac:	4413      	add	r3, r2
 8007bae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007bbc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	78db      	ldrb	r3, [r3, #3]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d004      	beq.n	8007bd0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007bc6:	693b      	ldr	r3, [r7, #16]
 8007bc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bcc:	613b      	str	r3, [r7, #16]
 8007bce:	e003      	b.n	8007bd8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007bd6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007bde:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	015a      	lsls	r2, r3, #5
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	4413      	add	r3, r2
 8007be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bec:	461a      	mov	r2, r3
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007bf2:	79fb      	ldrb	r3, [r7, #7]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d003      	beq.n	8007c00 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e055      	b.n	8007ca8 <USB_HC_StartXfer+0x4ec>
 8007bfc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	78db      	ldrb	r3, [r3, #3]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d14e      	bne.n	8007ca6 <USB_HC_StartXfer+0x4ea>
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	6a1b      	ldr	r3, [r3, #32]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d04a      	beq.n	8007ca6 <USB_HC_StartXfer+0x4ea>
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	79db      	ldrb	r3, [r3, #7]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d146      	bne.n	8007ca6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	7c9b      	ldrb	r3, [r3, #18]
 8007c1c:	2b03      	cmp	r3, #3
 8007c1e:	d831      	bhi.n	8007c84 <USB_HC_StartXfer+0x4c8>
 8007c20:	a201      	add	r2, pc, #4	@ (adr r2, 8007c28 <USB_HC_StartXfer+0x46c>)
 8007c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c26:	bf00      	nop
 8007c28:	08007c39 	.word	0x08007c39
 8007c2c:	08007c5d 	.word	0x08007c5d
 8007c30:	08007c39 	.word	0x08007c39
 8007c34:	08007c5d 	.word	0x08007c5d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	3303      	adds	r3, #3
 8007c3e:	089b      	lsrs	r3, r3, #2
 8007c40:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007c42:	8afa      	ldrh	r2, [r7, #22]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d91c      	bls.n	8007c88 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	f043 0220 	orr.w	r2, r3, #32
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	619a      	str	r2, [r3, #24]
        }
        break;
 8007c5a:	e015      	b.n	8007c88 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	6a1b      	ldr	r3, [r3, #32]
 8007c60:	3303      	adds	r3, #3
 8007c62:	089b      	lsrs	r3, r3, #2
 8007c64:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007c66:	8afa      	ldrh	r2, [r7, #22]
 8007c68:	6a3b      	ldr	r3, [r7, #32]
 8007c6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d90a      	bls.n	8007c8c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	619a      	str	r2, [r3, #24]
        }
        break;
 8007c82:	e003      	b.n	8007c8c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007c84:	bf00      	nop
 8007c86:	e002      	b.n	8007c8e <USB_HC_StartXfer+0x4d2>
        break;
 8007c88:	bf00      	nop
 8007c8a:	e000      	b.n	8007c8e <USB_HC_StartXfer+0x4d2>
        break;
 8007c8c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	6999      	ldr	r1, [r3, #24]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	785a      	ldrb	r2, [r3, #1]
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	6a1b      	ldr	r3, [r3, #32]
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	2000      	movs	r0, #0
 8007c9e:	9000      	str	r0, [sp, #0]
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f7ff f9ed 	bl	8007080 <USB_WritePacket>
  }

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3728      	adds	r7, #40	@ 0x28
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}

08007cb0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cc2:	695b      	ldr	r3, [r3, #20]
 8007cc4:	b29b      	uxth	r3, r3
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b089      	sub	sp, #36	@ 0x24
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
 8007cda:	460b      	mov	r3, r1
 8007cdc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007ce2:	78fb      	ldrb	r3, [r7, #3]
 8007ce4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007cea:	69bb      	ldr	r3, [r7, #24]
 8007cec:	015a      	lsls	r2, r3, #5
 8007cee:	69fb      	ldr	r3, [r7, #28]
 8007cf0:	4413      	add	r3, r2
 8007cf2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	0c9b      	lsrs	r3, r3, #18
 8007cfa:	f003 0303 	and.w	r3, r3, #3
 8007cfe:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	015a      	lsls	r2, r3, #5
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	4413      	add	r3, r2
 8007d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	0fdb      	lsrs	r3, r3, #31
 8007d10:	f003 0301 	and.w	r3, r3, #1
 8007d14:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	015a      	lsls	r2, r3, #5
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	0fdb      	lsrs	r3, r3, #31
 8007d26:	f003 0301 	and.w	r3, r3, #1
 8007d2a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	f003 0320 	and.w	r3, r3, #32
 8007d34:	2b20      	cmp	r3, #32
 8007d36:	d10d      	bne.n	8007d54 <USB_HC_Halt+0x82>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10a      	bne.n	8007d54 <USB_HC_Halt+0x82>
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d005      	beq.n	8007d50 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d002      	beq.n	8007d50 <USB_HC_Halt+0x7e>
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	2b03      	cmp	r3, #3
 8007d4e:	d101      	bne.n	8007d54 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007d50:	2300      	movs	r3, #0
 8007d52:	e0d8      	b.n	8007f06 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d002      	beq.n	8007d60 <USB_HC_Halt+0x8e>
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	2b02      	cmp	r3, #2
 8007d5e:	d173      	bne.n	8007e48 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007d60:	69bb      	ldr	r3, [r7, #24]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	69fa      	ldr	r2, [r7, #28]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d7a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d7e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f003 0320 	and.w	r3, r3, #32
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d14a      	bne.n	8007e22 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d133      	bne.n	8007e00 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007d98:	69bb      	ldr	r3, [r7, #24]
 8007d9a:	015a      	lsls	r2, r3, #5
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	4413      	add	r3, r2
 8007da0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	69ba      	ldr	r2, [r7, #24]
 8007da8:	0151      	lsls	r1, r2, #5
 8007daa:	69fa      	ldr	r2, [r7, #28]
 8007dac:	440a      	add	r2, r1
 8007dae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007db2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007db6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	015a      	lsls	r2, r3, #5
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	69ba      	ldr	r2, [r7, #24]
 8007dc8:	0151      	lsls	r1, r2, #5
 8007dca:	69fa      	ldr	r2, [r7, #28]
 8007dcc:	440a      	add	r2, r1
 8007dce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007dd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007dd6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	3301      	adds	r3, #1
 8007ddc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007de4:	d82e      	bhi.n	8007e44 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007df8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007dfc:	d0ec      	beq.n	8007dd8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007dfe:	e081      	b.n	8007f04 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e00:	69bb      	ldr	r3, [r7, #24]
 8007e02:	015a      	lsls	r2, r3, #5
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	4413      	add	r3, r2
 8007e08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	0151      	lsls	r1, r2, #5
 8007e12:	69fa      	ldr	r2, [r7, #28]
 8007e14:	440a      	add	r2, r1
 8007e16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e1e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e20:	e070      	b.n	8007f04 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	69ba      	ldr	r2, [r7, #24]
 8007e32:	0151      	lsls	r1, r2, #5
 8007e34:	69fa      	ldr	r2, [r7, #28]
 8007e36:	440a      	add	r2, r1
 8007e38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e3c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e40:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e42:	e05f      	b.n	8007f04 <USB_HC_Halt+0x232>
            break;
 8007e44:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007e46:	e05d      	b.n	8007f04 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	015a      	lsls	r2, r3, #5
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	4413      	add	r3, r2
 8007e50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	69ba      	ldr	r2, [r7, #24]
 8007e58:	0151      	lsls	r1, r2, #5
 8007e5a:	69fa      	ldr	r2, [r7, #28]
 8007e5c:	440a      	add	r2, r1
 8007e5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e66:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e6e:	691b      	ldr	r3, [r3, #16]
 8007e70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d133      	bne.n	8007ee0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	015a      	lsls	r2, r3, #5
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	4413      	add	r3, r2
 8007e80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	69ba      	ldr	r2, [r7, #24]
 8007e88:	0151      	lsls	r1, r2, #5
 8007e8a:	69fa      	ldr	r2, [r7, #28]
 8007e8c:	440a      	add	r2, r1
 8007e8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007e92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e96:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	015a      	lsls	r2, r3, #5
 8007e9c:	69fb      	ldr	r3, [r7, #28]
 8007e9e:	4413      	add	r3, r2
 8007ea0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	69ba      	ldr	r2, [r7, #24]
 8007ea8:	0151      	lsls	r1, r2, #5
 8007eaa:	69fa      	ldr	r2, [r7, #28]
 8007eac:	440a      	add	r2, r1
 8007eae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007eb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007eb6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ec4:	d81d      	bhi.n	8007f02 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	015a      	lsls	r2, r3, #5
 8007eca:	69fb      	ldr	r3, [r7, #28]
 8007ecc:	4413      	add	r3, r2
 8007ece:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ed8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007edc:	d0ec      	beq.n	8007eb8 <USB_HC_Halt+0x1e6>
 8007ede:	e011      	b.n	8007f04 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	69ba      	ldr	r2, [r7, #24]
 8007ef0:	0151      	lsls	r1, r2, #5
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	440a      	add	r2, r1
 8007ef6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007efa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007efe:	6013      	str	r3, [r2, #0]
 8007f00:	e000      	b.n	8007f04 <USB_HC_Halt+0x232>
          break;
 8007f02:	bf00      	nop
    }
  }

  return HAL_OK;
 8007f04:	2300      	movs	r3, #0
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3724      	adds	r7, #36	@ 0x24
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr
	...

08007f14 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b087      	sub	sp, #28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007f24:	78fb      	ldrb	r3, [r7, #3]
 8007f26:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	04da      	lsls	r2, r3, #19
 8007f30:	4b15      	ldr	r3, [pc, #84]	@ (8007f88 <USB_DoPing+0x74>)
 8007f32:	4013      	ands	r3, r2
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	0151      	lsls	r1, r2, #5
 8007f38:	697a      	ldr	r2, [r7, #20]
 8007f3a:	440a      	add	r2, r1
 8007f3c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007f40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f44:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	015a      	lsls	r2, r3, #5
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007f5c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007f64:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	015a      	lsls	r2, r3, #5
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f72:	461a      	mov	r2, r3
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007f78:	2300      	movs	r3, #0
}
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	371c      	adds	r7, #28
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	1ff80000 	.word	0x1ff80000

08007f8c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b088      	sub	sp, #32
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f94:	2300      	movs	r3, #0
 8007f96:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7fe ffb0 	bl	8006f06 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007fa6:	2110      	movs	r1, #16
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f7ff f809 	bl	8006fc0 <USB_FlushTxFifo>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff f833 	bl	8007024 <USB_FlushRxFifo>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d001      	beq.n	8007fc8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007fc8:	2300      	movs	r3, #0
 8007fca:	61bb      	str	r3, [r7, #24]
 8007fcc:	e01f      	b.n	800800e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	015a      	lsls	r2, r3, #5
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	4413      	add	r3, r2
 8007fd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fe4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ff4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007ff6:	69bb      	ldr	r3, [r7, #24]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008002:	461a      	mov	r2, r3
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	3301      	adds	r3, #1
 800800c:	61bb      	str	r3, [r7, #24]
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	2b0f      	cmp	r3, #15
 8008012:	d9dc      	bls.n	8007fce <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008014:	2300      	movs	r3, #0
 8008016:	61bb      	str	r3, [r7, #24]
 8008018:	e034      	b.n	8008084 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800801a:	69bb      	ldr	r3, [r7, #24]
 800801c:	015a      	lsls	r2, r3, #5
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	4413      	add	r3, r2
 8008022:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008030:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008032:	693b      	ldr	r3, [r7, #16]
 8008034:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008038:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008040:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	015a      	lsls	r2, r3, #5
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	4413      	add	r3, r2
 800804a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800804e:	461a      	mov	r2, r3
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3301      	adds	r3, #1
 8008058:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008060:	d80c      	bhi.n	800807c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	015a      	lsls	r2, r3, #5
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	4413      	add	r3, r2
 800806a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008074:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008078:	d0ec      	beq.n	8008054 <USB_StopHost+0xc8>
 800807a:	e000      	b.n	800807e <USB_StopHost+0xf2>
        break;
 800807c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800807e:	69bb      	ldr	r3, [r7, #24]
 8008080:	3301      	adds	r3, #1
 8008082:	61bb      	str	r3, [r7, #24]
 8008084:	69bb      	ldr	r3, [r7, #24]
 8008086:	2b0f      	cmp	r3, #15
 8008088:	d9c7      	bls.n	800801a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008090:	461a      	mov	r2, r3
 8008092:	f04f 33ff 	mov.w	r3, #4294967295
 8008096:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f04f 32ff 	mov.w	r2, #4294967295
 800809e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f7fe ff1f 	bl	8006ee4 <USB_EnableGlobalInt>

  return ret;
 80080a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3720      	adds	r7, #32
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80080b0:	b590      	push	{r4, r7, lr}
 80080b2:	b089      	sub	sp, #36	@ 0x24
 80080b4:	af04      	add	r7, sp, #16
 80080b6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80080b8:	2301      	movs	r3, #1
 80080ba:	2202      	movs	r2, #2
 80080bc:	2102      	movs	r1, #2
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 fc83 	bl	80089ca <USBH_FindInterface>
 80080c4:	4603      	mov	r3, r0
 80080c6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80080c8:	7bfb      	ldrb	r3, [r7, #15]
 80080ca:	2bff      	cmp	r3, #255	@ 0xff
 80080cc:	d002      	beq.n	80080d4 <USBH_CDC_InterfaceInit+0x24>
 80080ce:	7bfb      	ldrb	r3, [r7, #15]
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	d901      	bls.n	80080d8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80080d4:	2302      	movs	r3, #2
 80080d6:	e13d      	b.n	8008354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80080d8:	7bfb      	ldrb	r3, [r7, #15]
 80080da:	4619      	mov	r1, r3
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 fc58 	bl	8008992 <USBH_SelectInterface>
 80080e2:	4603      	mov	r3, r0
 80080e4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80080e6:	7bbb      	ldrb	r3, [r7, #14]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d001      	beq.n	80080f0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80080ec:	2302      	movs	r3, #2
 80080ee:	e131      	b.n	8008354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80080f6:	2050      	movs	r0, #80	@ 0x50
 80080f8:	f001 fb02 	bl	8009700 <malloc>
 80080fc:	4603      	mov	r3, r0
 80080fe:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008106:	69db      	ldr	r3, [r3, #28]
 8008108:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d101      	bne.n	8008114 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008110:	2302      	movs	r3, #2
 8008112:	e11f      	b.n	8008354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008114:	2250      	movs	r2, #80	@ 0x50
 8008116:	2100      	movs	r1, #0
 8008118:	68b8      	ldr	r0, [r7, #8]
 800811a:	f001 fbaf 	bl	800987c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800811e:	7bfb      	ldrb	r3, [r7, #15]
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	211a      	movs	r1, #26
 8008124:	fb01 f303 	mul.w	r3, r1, r3
 8008128:	4413      	add	r3, r2
 800812a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800812e:	781b      	ldrb	r3, [r3, #0]
 8008130:	b25b      	sxtb	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	da15      	bge.n	8008162 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008136:	7bfb      	ldrb	r3, [r7, #15]
 8008138:	687a      	ldr	r2, [r7, #4]
 800813a:	211a      	movs	r1, #26
 800813c:	fb01 f303 	mul.w	r3, r1, r3
 8008140:	4413      	add	r3, r2
 8008142:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008146:	781a      	ldrb	r2, [r3, #0]
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800814c:	7bfb      	ldrb	r3, [r7, #15]
 800814e:	687a      	ldr	r2, [r7, #4]
 8008150:	211a      	movs	r1, #26
 8008152:	fb01 f303 	mul.w	r3, r1, r3
 8008156:	4413      	add	r3, r2
 8008158:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800815c:	881a      	ldrh	r2, [r3, #0]
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	785b      	ldrb	r3, [r3, #1]
 8008166:	4619      	mov	r1, r3
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 ffbe 	bl	80090ea <USBH_AllocPipe>
 800816e:	4603      	mov	r3, r0
 8008170:	461a      	mov	r2, r3
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	7819      	ldrb	r1, [r3, #0]
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	7858      	ldrb	r0, [r3, #1]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800818a:	68ba      	ldr	r2, [r7, #8]
 800818c:	8952      	ldrh	r2, [r2, #10]
 800818e:	9202      	str	r2, [sp, #8]
 8008190:	2203      	movs	r2, #3
 8008192:	9201      	str	r2, [sp, #4]
 8008194:	9300      	str	r3, [sp, #0]
 8008196:	4623      	mov	r3, r4
 8008198:	4602      	mov	r2, r0
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 ff76 	bl	800908c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	2200      	movs	r2, #0
 80081a6:	4619      	mov	r1, r3
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f001 fa2d 	bl	8009608 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80081ae:	2300      	movs	r3, #0
 80081b0:	2200      	movs	r2, #0
 80081b2:	210a      	movs	r1, #10
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 fc08 	bl	80089ca <USBH_FindInterface>
 80081ba:	4603      	mov	r3, r0
 80081bc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80081be:	7bfb      	ldrb	r3, [r7, #15]
 80081c0:	2bff      	cmp	r3, #255	@ 0xff
 80081c2:	d002      	beq.n	80081ca <USBH_CDC_InterfaceInit+0x11a>
 80081c4:	7bfb      	ldrb	r3, [r7, #15]
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d901      	bls.n	80081ce <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80081ca:	2302      	movs	r3, #2
 80081cc:	e0c2      	b.n	8008354 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	211a      	movs	r1, #26
 80081d4:	fb01 f303 	mul.w	r3, r1, r3
 80081d8:	4413      	add	r3, r2
 80081da:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	b25b      	sxtb	r3, r3
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	da16      	bge.n	8008214 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	211a      	movs	r1, #26
 80081ec:	fb01 f303 	mul.w	r3, r1, r3
 80081f0:	4413      	add	r3, r2
 80081f2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80081f6:	781a      	ldrb	r2, [r3, #0]
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80081fc:	7bfb      	ldrb	r3, [r7, #15]
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	211a      	movs	r1, #26
 8008202:	fb01 f303 	mul.w	r3, r1, r3
 8008206:	4413      	add	r3, r2
 8008208:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800820c:	881a      	ldrh	r2, [r3, #0]
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	835a      	strh	r2, [r3, #26]
 8008212:	e015      	b.n	8008240 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008214:	7bfb      	ldrb	r3, [r7, #15]
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	211a      	movs	r1, #26
 800821a:	fb01 f303 	mul.w	r3, r1, r3
 800821e:	4413      	add	r3, r2
 8008220:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008224:	781a      	ldrb	r2, [r3, #0]
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800822a:	7bfb      	ldrb	r3, [r7, #15]
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	211a      	movs	r1, #26
 8008230:	fb01 f303 	mul.w	r3, r1, r3
 8008234:	4413      	add	r3, r2
 8008236:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800823a:	881a      	ldrh	r2, [r3, #0]
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008240:	7bfb      	ldrb	r3, [r7, #15]
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	211a      	movs	r1, #26
 8008246:	fb01 f303 	mul.w	r3, r1, r3
 800824a:	4413      	add	r3, r2
 800824c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	b25b      	sxtb	r3, r3
 8008254:	2b00      	cmp	r3, #0
 8008256:	da16      	bge.n	8008286 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008258:	7bfb      	ldrb	r3, [r7, #15]
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	211a      	movs	r1, #26
 800825e:	fb01 f303 	mul.w	r3, r1, r3
 8008262:	4413      	add	r3, r2
 8008264:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008268:	781a      	ldrb	r2, [r3, #0]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	211a      	movs	r1, #26
 8008274:	fb01 f303 	mul.w	r3, r1, r3
 8008278:	4413      	add	r3, r2
 800827a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800827e:	881a      	ldrh	r2, [r3, #0]
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	835a      	strh	r2, [r3, #26]
 8008284:	e015      	b.n	80082b2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008286:	7bfb      	ldrb	r3, [r7, #15]
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	211a      	movs	r1, #26
 800828c:	fb01 f303 	mul.w	r3, r1, r3
 8008290:	4413      	add	r3, r2
 8008292:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008296:	781a      	ldrb	r2, [r3, #0]
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800829c:	7bfb      	ldrb	r3, [r7, #15]
 800829e:	687a      	ldr	r2, [r7, #4]
 80082a0:	211a      	movs	r1, #26
 80082a2:	fb01 f303 	mul.w	r3, r1, r3
 80082a6:	4413      	add	r3, r2
 80082a8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80082ac:	881a      	ldrh	r2, [r3, #0]
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	7b9b      	ldrb	r3, [r3, #14]
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 ff16 	bl	80090ea <USBH_AllocPipe>
 80082be:	4603      	mov	r3, r0
 80082c0:	461a      	mov	r2, r3
 80082c2:	68bb      	ldr	r3, [r7, #8]
 80082c4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	7bdb      	ldrb	r3, [r3, #15]
 80082ca:	4619      	mov	r1, r3
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 ff0c 	bl	80090ea <USBH_AllocPipe>
 80082d2:	4603      	mov	r3, r0
 80082d4:	461a      	mov	r2, r3
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80082da:	68bb      	ldr	r3, [r7, #8]
 80082dc:	7b59      	ldrb	r1, [r3, #13]
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	7b98      	ldrb	r0, [r3, #14]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	8b12      	ldrh	r2, [r2, #24]
 80082f2:	9202      	str	r2, [sp, #8]
 80082f4:	2202      	movs	r2, #2
 80082f6:	9201      	str	r2, [sp, #4]
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	4623      	mov	r3, r4
 80082fc:	4602      	mov	r2, r0
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fec4 	bl	800908c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	7b19      	ldrb	r1, [r3, #12]
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	7bd8      	ldrb	r0, [r3, #15]
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008318:	68ba      	ldr	r2, [r7, #8]
 800831a:	8b52      	ldrh	r2, [r2, #26]
 800831c:	9202      	str	r2, [sp, #8]
 800831e:	2202      	movs	r2, #2
 8008320:	9201      	str	r2, [sp, #4]
 8008322:	9300      	str	r3, [sp, #0]
 8008324:	4623      	mov	r3, r4
 8008326:	4602      	mov	r2, r0
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 feaf 	bl	800908c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	7b5b      	ldrb	r3, [r3, #13]
 800833a:	2200      	movs	r2, #0
 800833c:	4619      	mov	r1, r3
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f001 f962 	bl	8009608 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	7b1b      	ldrb	r3, [r3, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	4619      	mov	r1, r3
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	f001 f95b 	bl	8009608 <USBH_LL_SetToggle>

  return USBH_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	3714      	adds	r7, #20
 8008358:	46bd      	mov	sp, r7
 800835a:	bd90      	pop	{r4, r7, pc}

0800835c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800836a:	69db      	ldr	r3, [r3, #28]
 800836c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00e      	beq.n	8008394 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	4619      	mov	r1, r3
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 fea4 	bl	80090ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	4619      	mov	r1, r3
 8008388:	6878      	ldr	r0, [r7, #4]
 800838a:	f000 fecf 	bl	800912c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	7b1b      	ldrb	r3, [r3, #12]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00e      	beq.n	80083ba <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	7b1b      	ldrb	r3, [r3, #12]
 80083a0:	4619      	mov	r1, r3
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 fe91 	bl	80090ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	7b1b      	ldrb	r3, [r3, #12]
 80083ac:	4619      	mov	r1, r3
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 febc 	bl	800912c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2200      	movs	r2, #0
 80083b8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	7b5b      	ldrb	r3, [r3, #13]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00e      	beq.n	80083e0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	7b5b      	ldrb	r3, [r3, #13]
 80083c6:	4619      	mov	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fe7e 	bl	80090ca <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	7b5b      	ldrb	r3, [r3, #13]
 80083d2:	4619      	mov	r1, r3
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f000 fea9 	bl	800912c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80083e6:	69db      	ldr	r3, [r3, #28]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d00b      	beq.n	8008404 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80083f2:	69db      	ldr	r3, [r3, #28]
 80083f4:	4618      	mov	r0, r3
 80083f6:	f001 f98b 	bl	8009710 <free>
    phost->pActiveClass->pData = 0U;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008400:	2200      	movs	r2, #0
 8008402:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}

0800840e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800840e:	b580      	push	{r7, lr}
 8008410:	b084      	sub	sp, #16
 8008412:	af00      	add	r7, sp, #0
 8008414:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800841c:	69db      	ldr	r3, [r3, #28]
 800841e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	3340      	adds	r3, #64	@ 0x40
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f8b1 	bl	800858e <GetLineCoding>
 800842c:	4603      	mov	r3, r0
 800842e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008430:	7afb      	ldrb	r3, [r7, #11]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d105      	bne.n	8008442 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800843c:	2102      	movs	r1, #2
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008442:	7afb      	ldrb	r3, [r7, #11]
}
 8008444:	4618      	mov	r0, r3
 8008446:	3710      	adds	r7, #16
 8008448:	46bd      	mov	sp, r7
 800844a:	bd80      	pop	{r7, pc}

0800844c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b084      	sub	sp, #16
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008454:	2301      	movs	r3, #1
 8008456:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008458:	2300      	movs	r3, #0
 800845a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008462:	69db      	ldr	r3, [r3, #28]
 8008464:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800846c:	2b04      	cmp	r3, #4
 800846e:	d877      	bhi.n	8008560 <USBH_CDC_Process+0x114>
 8008470:	a201      	add	r2, pc, #4	@ (adr r2, 8008478 <USBH_CDC_Process+0x2c>)
 8008472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008476:	bf00      	nop
 8008478:	0800848d 	.word	0x0800848d
 800847c:	08008493 	.word	0x08008493
 8008480:	080084c3 	.word	0x080084c3
 8008484:	08008537 	.word	0x08008537
 8008488:	08008545 	.word	0x08008545
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800848c:	2300      	movs	r3, #0
 800848e:	73fb      	strb	r3, [r7, #15]
      break;
 8008490:	e06d      	b.n	800856e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008496:	4619      	mov	r1, r3
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 f897 	bl	80085cc <SetLineCoding>
 800849e:	4603      	mov	r3, r0
 80084a0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80084a2:	7bbb      	ldrb	r3, [r7, #14]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d104      	bne.n	80084b2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	2202      	movs	r2, #2
 80084ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80084b0:	e058      	b.n	8008564 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80084b2:	7bbb      	ldrb	r3, [r7, #14]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d055      	beq.n	8008564 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	2204      	movs	r2, #4
 80084bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80084c0:	e050      	b.n	8008564 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	3340      	adds	r3, #64	@ 0x40
 80084c6:	4619      	mov	r1, r3
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 f860 	bl	800858e <GetLineCoding>
 80084ce:	4603      	mov	r3, r0
 80084d0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80084d2:	7bbb      	ldrb	r3, [r7, #14]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d126      	bne.n	8008526 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084ea:	791b      	ldrb	r3, [r3, #4]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d13b      	bne.n	8008568 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084fa:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d133      	bne.n	8008568 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800850a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800850c:	429a      	cmp	r2, r3
 800850e:	d12b      	bne.n	8008568 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008518:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800851a:	429a      	cmp	r2, r3
 800851c:	d124      	bne.n	8008568 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 f958 	bl	80087d4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008524:	e020      	b.n	8008568 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008526:	7bbb      	ldrb	r3, [r7, #14]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d01d      	beq.n	8008568 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	2204      	movs	r2, #4
 8008530:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008534:	e018      	b.n	8008568 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f867 	bl	800860a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 f8da 	bl	80086f6 <CDC_ProcessReception>
      break;
 8008542:	e014      	b.n	800856e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008544:	2100      	movs	r1, #0
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 fb29 	bl	8008b9e <USBH_ClrFeature>
 800854c:	4603      	mov	r3, r0
 800854e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008550:	7bbb      	ldrb	r3, [r7, #14]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10a      	bne.n	800856c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	2200      	movs	r2, #0
 800855a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800855e:	e005      	b.n	800856c <USBH_CDC_Process+0x120>

    default:
      break;
 8008560:	bf00      	nop
 8008562:	e004      	b.n	800856e <USBH_CDC_Process+0x122>
      break;
 8008564:	bf00      	nop
 8008566:	e002      	b.n	800856e <USBH_CDC_Process+0x122>
      break;
 8008568:	bf00      	nop
 800856a:	e000      	b.n	800856e <USBH_CDC_Process+0x122>
      break;
 800856c:	bf00      	nop

  }

  return status;
 800856e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	370c      	adds	r7, #12
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b082      	sub	sp, #8
 8008592:	af00      	add	r7, sp, #0
 8008594:	6078      	str	r0, [r7, #4]
 8008596:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	22a1      	movs	r2, #161	@ 0xa1
 800859c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2221      	movs	r2, #33	@ 0x21
 80085a2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2207      	movs	r2, #7
 80085b4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2207      	movs	r2, #7
 80085ba:	4619      	mov	r1, r3
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f000 fb12 	bl	8008be6 <USBH_CtlReq>
 80085c2:	4603      	mov	r3, r0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3708      	adds	r7, #8
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2221      	movs	r2, #33	@ 0x21
 80085da:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2220      	movs	r2, #32
 80085e0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2207      	movs	r2, #7
 80085f2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	2207      	movs	r2, #7
 80085f8:	4619      	mov	r1, r3
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f000 faf3 	bl	8008be6 <USBH_CtlReq>
 8008600:	4603      	mov	r3, r0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3708      	adds	r7, #8
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}

0800860a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800860a:	b580      	push	{r7, lr}
 800860c:	b086      	sub	sp, #24
 800860e:	af02      	add	r7, sp, #8
 8008610:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800861c:	2300      	movs	r3, #0
 800861e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008626:	2b01      	cmp	r3, #1
 8008628:	d002      	beq.n	8008630 <CDC_ProcessTransmission+0x26>
 800862a:	2b02      	cmp	r3, #2
 800862c:	d023      	beq.n	8008676 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800862e:	e05e      	b.n	80086ee <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	8b12      	ldrh	r2, [r2, #24]
 8008638:	4293      	cmp	r3, r2
 800863a:	d90b      	bls.n	8008654 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	69d9      	ldr	r1, [r3, #28]
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	8b1a      	ldrh	r2, [r3, #24]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	7b5b      	ldrb	r3, [r3, #13]
 8008648:	2001      	movs	r0, #1
 800864a:	9000      	str	r0, [sp, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fcda 	bl	8009006 <USBH_BulkSendData>
 8008652:	e00b      	b.n	800866c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800865c:	b29a      	uxth	r2, r3
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	7b5b      	ldrb	r3, [r3, #13]
 8008662:	2001      	movs	r0, #1
 8008664:	9000      	str	r0, [sp, #0]
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fccd 	bl	8009006 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2202      	movs	r2, #2
 8008670:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008674:	e03b      	b.n	80086ee <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	7b5b      	ldrb	r3, [r3, #13]
 800867a:	4619      	mov	r1, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f000 ff99 	bl	80095b4 <USBH_LL_GetURBState>
 8008682:	4603      	mov	r3, r0
 8008684:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008686:	7afb      	ldrb	r3, [r7, #11]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d128      	bne.n	80086de <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008690:	68fa      	ldr	r2, [r7, #12]
 8008692:	8b12      	ldrh	r2, [r2, #24]
 8008694:	4293      	cmp	r3, r2
 8008696:	d90e      	bls.n	80086b6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800869c:	68fa      	ldr	r2, [r7, #12]
 800869e:	8b12      	ldrh	r2, [r2, #24]
 80086a0:	1a9a      	subs	r2, r3, r2
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	69db      	ldr	r3, [r3, #28]
 80086aa:	68fa      	ldr	r2, [r7, #12]
 80086ac:	8b12      	ldrh	r2, [r2, #24]
 80086ae:	441a      	add	r2, r3
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	61da      	str	r2, [r3, #28]
 80086b4:	e002      	b.n	80086bc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2200      	movs	r2, #0
 80086ba:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d004      	beq.n	80086ce <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80086cc:	e00e      	b.n	80086ec <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 f868 	bl	80087ac <USBH_CDC_TransmitCallback>
      break;
 80086dc:	e006      	b.n	80086ec <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80086de:	7afb      	ldrb	r3, [r7, #11]
 80086e0:	2b02      	cmp	r3, #2
 80086e2:	d103      	bne.n	80086ec <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80086ec:	bf00      	nop
  }
}
 80086ee:	bf00      	nop
 80086f0:	3710      	adds	r7, #16
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}

080086f6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80086f6:	b580      	push	{r7, lr}
 80086f8:	b086      	sub	sp, #24
 80086fa:	af00      	add	r7, sp, #0
 80086fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008704:	69db      	ldr	r3, [r3, #28]
 8008706:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008708:	2300      	movs	r3, #0
 800870a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008712:	2b03      	cmp	r3, #3
 8008714:	d002      	beq.n	800871c <CDC_ProcessReception+0x26>
 8008716:	2b04      	cmp	r3, #4
 8008718:	d00e      	beq.n	8008738 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800871a:	e043      	b.n	80087a4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	6a19      	ldr	r1, [r3, #32]
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	8b5a      	ldrh	r2, [r3, #26]
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	7b1b      	ldrb	r3, [r3, #12]
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 fc91 	bl	8009050 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	2204      	movs	r2, #4
 8008732:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008736:	e035      	b.n	80087a4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	7b1b      	ldrb	r3, [r3, #12]
 800873c:	4619      	mov	r1, r3
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	f000 ff38 	bl	80095b4 <USBH_LL_GetURBState>
 8008744:	4603      	mov	r3, r0
 8008746:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008748:	7cfb      	ldrb	r3, [r7, #19]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d129      	bne.n	80087a2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	7b1b      	ldrb	r3, [r3, #12]
 8008752:	4619      	mov	r1, r3
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 fead 	bl	80094b4 <USBH_LL_GetLastXferSize>
 800875a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	429a      	cmp	r2, r3
 8008764:	d016      	beq.n	8008794 <CDC_ProcessReception+0x9e>
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	8b5b      	ldrh	r3, [r3, #26]
 800876a:	461a      	mov	r2, r3
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	4293      	cmp	r3, r2
 8008770:	d110      	bne.n	8008794 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	1ad2      	subs	r2, r2, r3
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	6a1a      	ldr	r2, [r3, #32]
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	441a      	add	r2, r3
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2203      	movs	r2, #3
 800878e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008792:	e006      	b.n	80087a2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	2200      	movs	r2, #0
 8008798:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f000 f80f 	bl	80087c0 <USBH_CDC_ReceiveCallback>
      break;
 80087a2:	bf00      	nop
  }
}
 80087a4:	bf00      	nop
 80087a6:	3718      	adds	r7, #24
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80087b4:	bf00      	nop
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80087c8:	bf00      	nop
 80087ca:	370c      	adds	r7, #12
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr

080087d4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80087dc:	bf00      	nop
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	4613      	mov	r3, r2
 80087f4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d101      	bne.n	8008800 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80087fc:	2302      	movs	r3, #2
 80087fe:	e029      	b.n	8008854 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	79fa      	ldrb	r2, [r7, #7]
 8008804:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008818:	68f8      	ldr	r0, [r7, #12]
 800881a:	f000 f81f 	bl	800885c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2200      	movs	r2, #0
 8008822:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d003      	beq.n	800884c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	68ba      	ldr	r2, [r7, #8]
 8008848:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800884c:	68f8      	ldr	r0, [r7, #12]
 800884e:	f000 fdb5 	bl	80093bc <USBH_LL_Init>

  return USBH_OK;
 8008852:	2300      	movs	r3, #0
}
 8008854:	4618      	mov	r0, r3
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008864:	2300      	movs	r3, #0
 8008866:	60fb      	str	r3, [r7, #12]
 8008868:	e009      	b.n	800887e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	33e0      	adds	r3, #224	@ 0xe0
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4413      	add	r3, r2
 8008874:	2200      	movs	r2, #0
 8008876:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	3301      	adds	r3, #1
 800887c:	60fb      	str	r3, [r7, #12]
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2b0f      	cmp	r3, #15
 8008882:	d9f2      	bls.n	800886a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008884:	2300      	movs	r3, #0
 8008886:	60fb      	str	r3, [r7, #12]
 8008888:	e009      	b.n	800889e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	4413      	add	r3, r2
 8008890:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008894:	2200      	movs	r2, #0
 8008896:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	3301      	adds	r3, #1
 800889c:	60fb      	str	r3, [r7, #12]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088a4:	d3f1      	bcc.n	800888a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2201      	movs	r2, #1
 80088c4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2240      	movs	r2, #64	@ 0x40
 80088ca:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	331c      	adds	r3, #28
 80088f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80088fa:	2100      	movs	r1, #0
 80088fc:	4618      	mov	r0, r3
 80088fe:	f000 ffbd 	bl	800987c <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008908:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800890c:	2100      	movs	r1, #0
 800890e:	4618      	mov	r0, r3
 8008910:	f000 ffb4 	bl	800987c <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800891a:	2212      	movs	r2, #18
 800891c:	2100      	movs	r1, #0
 800891e:	4618      	mov	r0, r3
 8008920:	f000 ffac 	bl	800987c <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800892a:	223e      	movs	r2, #62	@ 0x3e
 800892c:	2100      	movs	r1, #0
 800892e:	4618      	mov	r0, r3
 8008930:	f000 ffa4 	bl	800987c <memset>

  return USBH_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3710      	adds	r7, #16
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}

0800893e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800893e:	b480      	push	{r7}
 8008940:	b085      	sub	sp, #20
 8008942:	af00      	add	r7, sp, #0
 8008944:	6078      	str	r0, [r7, #4]
 8008946:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008948:	2300      	movs	r3, #0
 800894a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d016      	beq.n	8008980 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008958:	2b00      	cmp	r3, #0
 800895a:	d10e      	bne.n	800897a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008962:	1c59      	adds	r1, r3, #1
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	33de      	adds	r3, #222	@ 0xde
 800896e:	6839      	ldr	r1, [r7, #0]
 8008970:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008974:	2300      	movs	r3, #0
 8008976:	73fb      	strb	r3, [r7, #15]
 8008978:	e004      	b.n	8008984 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800897a:	2302      	movs	r3, #2
 800897c:	73fb      	strb	r3, [r7, #15]
 800897e:	e001      	b.n	8008984 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008980:	2302      	movs	r3, #2
 8008982:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008984:	7bfb      	ldrb	r3, [r7, #15]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3714      	adds	r7, #20
 800898a:	46bd      	mov	sp, r7
 800898c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008990:	4770      	bx	lr

08008992 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008992:	b480      	push	{r7}
 8008994:	b085      	sub	sp, #20
 8008996:	af00      	add	r7, sp, #0
 8008998:	6078      	str	r0, [r7, #4]
 800899a:	460b      	mov	r3, r1
 800899c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800899e:	2300      	movs	r3, #0
 80089a0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80089a8:	78fa      	ldrb	r2, [r7, #3]
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d204      	bcs.n	80089b8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	78fa      	ldrb	r2, [r7, #3]
 80089b2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80089b6:	e001      	b.n	80089bc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80089b8:	2302      	movs	r3, #2
 80089ba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80089bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80089be:	4618      	mov	r0, r3
 80089c0:	3714      	adds	r7, #20
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr

080089ca <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80089ca:	b480      	push	{r7}
 80089cc:	b087      	sub	sp, #28
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
 80089d2:	4608      	mov	r0, r1
 80089d4:	4611      	mov	r1, r2
 80089d6:	461a      	mov	r2, r3
 80089d8:	4603      	mov	r3, r0
 80089da:	70fb      	strb	r3, [r7, #3]
 80089dc:	460b      	mov	r3, r1
 80089de:	70bb      	strb	r3, [r7, #2]
 80089e0:	4613      	mov	r3, r2
 80089e2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80089e4:	2300      	movs	r3, #0
 80089e6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80089e8:	2300      	movs	r3, #0
 80089ea:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80089f2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80089f4:	e025      	b.n	8008a42 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80089f6:	7dfb      	ldrb	r3, [r7, #23]
 80089f8:	221a      	movs	r2, #26
 80089fa:	fb02 f303 	mul.w	r3, r2, r3
 80089fe:	3308      	adds	r3, #8
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	4413      	add	r3, r2
 8008a04:	3302      	adds	r3, #2
 8008a06:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	795b      	ldrb	r3, [r3, #5]
 8008a0c:	78fa      	ldrb	r2, [r7, #3]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d002      	beq.n	8008a18 <USBH_FindInterface+0x4e>
 8008a12:	78fb      	ldrb	r3, [r7, #3]
 8008a14:	2bff      	cmp	r3, #255	@ 0xff
 8008a16:	d111      	bne.n	8008a3c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008a1c:	78ba      	ldrb	r2, [r7, #2]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d002      	beq.n	8008a28 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008a22:	78bb      	ldrb	r3, [r7, #2]
 8008a24:	2bff      	cmp	r3, #255	@ 0xff
 8008a26:	d109      	bne.n	8008a3c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008a2c:	787a      	ldrb	r2, [r7, #1]
 8008a2e:	429a      	cmp	r2, r3
 8008a30:	d002      	beq.n	8008a38 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008a32:	787b      	ldrb	r3, [r7, #1]
 8008a34:	2bff      	cmp	r3, #255	@ 0xff
 8008a36:	d101      	bne.n	8008a3c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008a38:	7dfb      	ldrb	r3, [r7, #23]
 8008a3a:	e006      	b.n	8008a4a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008a3c:	7dfb      	ldrb	r3, [r7, #23]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008a42:	7dfb      	ldrb	r3, [r7, #23]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d9d6      	bls.n	80089f6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008a48:	23ff      	movs	r3, #255	@ 0xff
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	371c      	adds	r7, #28
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr

08008a56 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b082      	sub	sp, #8
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f000 fcf2 	bl	8009448 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008a64:	2101      	movs	r1, #1
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fdb7 	bl	80095da <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008a6c:	2300      	movs	r3, #0
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3708      	adds	r7, #8
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}

08008a76 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008a76:	b480      	push	{r7}
 8008a78:	b083      	sub	sp, #12
 8008a7a:	af00      	add	r7, sp, #0
 8008a7c:	6078      	str	r0, [r7, #4]
 8008a7e:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008aa2:	1c5a      	adds	r2, r3, #1
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f000 f804 	bl	8008ab8 <USBH_HandleSof>
}
 8008ab0:	bf00      	nop
 8008ab2:	3708      	adds	r7, #8
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	b2db      	uxtb	r3, r3
 8008ac6:	2b0b      	cmp	r3, #11
 8008ac8:	d10a      	bne.n	8008ae0 <USBH_HandleSof+0x28>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d005      	beq.n	8008ae0 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ada:	699b      	ldr	r3, [r3, #24]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	4798      	blx	r3
  }
}
 8008ae0:	bf00      	nop
 8008ae2:	3708      	adds	r7, #8
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b083      	sub	sp, #12
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8008af8:	bf00      	nop
}
 8008afa:	370c      	adds	r7, #12
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8008b1c:	bf00      	nop
}
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008b56:	b580      	push	{r7, lr}
 8008b58:	b082      	sub	sp, #8
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2201      	movs	r2, #1
 8008b62:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 fc81 	bl	800947e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	791b      	ldrb	r3, [r3, #4]
 8008b80:	4619      	mov	r1, r3
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f000 fad2 	bl	800912c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	795b      	ldrb	r3, [r3, #5]
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 facc 	bl	800912c <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008b94:	2300      	movs	r3, #0
}
 8008b96:	4618      	mov	r0, r3
 8008b98:	3708      	adds	r7, #8
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}

08008b9e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b082      	sub	sp, #8
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
 8008ba6:	460b      	mov	r3, r1
 8008ba8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	789b      	ldrb	r3, [r3, #2]
 8008bae:	2b01      	cmp	r3, #1
 8008bb0:	d10f      	bne.n	8008bd2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2202      	movs	r2, #2
 8008bb6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008bc4:	78fb      	ldrb	r3, [r7, #3]
 8008bc6:	b29a      	uxth	r2, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	2100      	movs	r1, #0
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 f805 	bl	8008be6 <USBH_CtlReq>
 8008bdc:	4603      	mov	r3, r0
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	3708      	adds	r7, #8
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b086      	sub	sp, #24
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	4613      	mov	r3, r2
 8008bf2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	789b      	ldrb	r3, [r3, #2]
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d002      	beq.n	8008c06 <USBH_CtlReq+0x20>
 8008c00:	2b02      	cmp	r3, #2
 8008c02:	d00f      	beq.n	8008c24 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8008c04:	e027      	b.n	8008c56 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	68ba      	ldr	r2, [r7, #8]
 8008c0a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	88fa      	ldrh	r2, [r7, #6]
 8008c10:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2201      	movs	r2, #1
 8008c16:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2202      	movs	r2, #2
 8008c1c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	75fb      	strb	r3, [r7, #23]
      break;
 8008c22:	e018      	b.n	8008c56 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8008c24:	68f8      	ldr	r0, [r7, #12]
 8008c26:	f000 f81b 	bl	8008c60 <USBH_HandleControl>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008c2e:	7dfb      	ldrb	r3, [r7, #23]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d002      	beq.n	8008c3a <USBH_CtlReq+0x54>
 8008c34:	7dfb      	ldrb	r3, [r7, #23]
 8008c36:	2b03      	cmp	r3, #3
 8008c38:	d106      	bne.n	8008c48 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2200      	movs	r2, #0
 8008c44:	761a      	strb	r2, [r3, #24]
      break;
 8008c46:	e005      	b.n	8008c54 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008c48:	7dfb      	ldrb	r3, [r7, #23]
 8008c4a:	2b02      	cmp	r3, #2
 8008c4c:	d102      	bne.n	8008c54 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	2201      	movs	r2, #1
 8008c52:	709a      	strb	r2, [r3, #2]
      break;
 8008c54:	bf00      	nop
  }
  return status;
 8008c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3718      	adds	r7, #24
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af02      	add	r7, sp, #8
 8008c66:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008c68:	2301      	movs	r3, #1
 8008c6a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	7e1b      	ldrb	r3, [r3, #24]
 8008c74:	3b01      	subs	r3, #1
 8008c76:	2b0a      	cmp	r3, #10
 8008c78:	f200 8157 	bhi.w	8008f2a <USBH_HandleControl+0x2ca>
 8008c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8008c84 <USBH_HandleControl+0x24>)
 8008c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c82:	bf00      	nop
 8008c84:	08008cb1 	.word	0x08008cb1
 8008c88:	08008ccb 	.word	0x08008ccb
 8008c8c:	08008d35 	.word	0x08008d35
 8008c90:	08008d5b 	.word	0x08008d5b
 8008c94:	08008d95 	.word	0x08008d95
 8008c98:	08008dbf 	.word	0x08008dbf
 8008c9c:	08008e11 	.word	0x08008e11
 8008ca0:	08008e33 	.word	0x08008e33
 8008ca4:	08008e6f 	.word	0x08008e6f
 8008ca8:	08008e95 	.word	0x08008e95
 8008cac:	08008ed3 	.word	0x08008ed3
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f103 0110 	add.w	r1, r3, #16
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	795b      	ldrb	r3, [r3, #5]
 8008cba:	461a      	mov	r2, r3
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f945 	bl	8008f4c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	761a      	strb	r2, [r3, #24]
      break;
 8008cc8:	e13a      	b.n	8008f40 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	795b      	ldrb	r3, [r3, #5]
 8008cce:	4619      	mov	r1, r3
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 fc6f 	bl	80095b4 <USBH_LL_GetURBState>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008cda:	7bbb      	ldrb	r3, [r7, #14]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d11e      	bne.n	8008d1e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	7c1b      	ldrb	r3, [r3, #16]
 8008ce4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008ce8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	8adb      	ldrh	r3, [r3, #22]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d00a      	beq.n	8008d08 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8008cf2:	7b7b      	ldrb	r3, [r7, #13]
 8008cf4:	2b80      	cmp	r3, #128	@ 0x80
 8008cf6:	d103      	bne.n	8008d00 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2203      	movs	r2, #3
 8008cfc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008cfe:	e116      	b.n	8008f2e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2205      	movs	r2, #5
 8008d04:	761a      	strb	r2, [r3, #24]
      break;
 8008d06:	e112      	b.n	8008f2e <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8008d08:	7b7b      	ldrb	r3, [r7, #13]
 8008d0a:	2b80      	cmp	r3, #128	@ 0x80
 8008d0c:	d103      	bne.n	8008d16 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2209      	movs	r2, #9
 8008d12:	761a      	strb	r2, [r3, #24]
      break;
 8008d14:	e10b      	b.n	8008f2e <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2207      	movs	r2, #7
 8008d1a:	761a      	strb	r2, [r3, #24]
      break;
 8008d1c:	e107      	b.n	8008f2e <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8008d1e:	7bbb      	ldrb	r3, [r7, #14]
 8008d20:	2b04      	cmp	r3, #4
 8008d22:	d003      	beq.n	8008d2c <USBH_HandleControl+0xcc>
 8008d24:	7bbb      	ldrb	r3, [r7, #14]
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	f040 8101 	bne.w	8008f2e <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	220b      	movs	r2, #11
 8008d30:	761a      	strb	r2, [r3, #24]
      break;
 8008d32:	e0fc      	b.n	8008f2e <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008d3a:	b29a      	uxth	r2, r3
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6899      	ldr	r1, [r3, #8]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	899a      	ldrh	r2, [r3, #12]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	791b      	ldrb	r3, [r3, #4]
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 f93c 	bl	8008fca <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2204      	movs	r2, #4
 8008d56:	761a      	strb	r2, [r3, #24]
      break;
 8008d58:	e0f2      	b.n	8008f40 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	791b      	ldrb	r3, [r3, #4]
 8008d5e:	4619      	mov	r1, r3
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 fc27 	bl	80095b4 <USBH_LL_GetURBState>
 8008d66:	4603      	mov	r3, r0
 8008d68:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008d6a:	7bbb      	ldrb	r3, [r7, #14]
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d103      	bne.n	8008d78 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2209      	movs	r2, #9
 8008d74:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008d76:	e0dc      	b.n	8008f32 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8008d78:	7bbb      	ldrb	r3, [r7, #14]
 8008d7a:	2b05      	cmp	r3, #5
 8008d7c:	d102      	bne.n	8008d84 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8008d7e:	2303      	movs	r3, #3
 8008d80:	73fb      	strb	r3, [r7, #15]
      break;
 8008d82:	e0d6      	b.n	8008f32 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8008d84:	7bbb      	ldrb	r3, [r7, #14]
 8008d86:	2b04      	cmp	r3, #4
 8008d88:	f040 80d3 	bne.w	8008f32 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	220b      	movs	r2, #11
 8008d90:	761a      	strb	r2, [r3, #24]
      break;
 8008d92:	e0ce      	b.n	8008f32 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6899      	ldr	r1, [r3, #8]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	899a      	ldrh	r2, [r3, #12]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	795b      	ldrb	r3, [r3, #5]
 8008da0:	2001      	movs	r0, #1
 8008da2:	9000      	str	r0, [sp, #0]
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f8eb 	bl	8008f80 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008db0:	b29a      	uxth	r2, r3
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2206      	movs	r2, #6
 8008dba:	761a      	strb	r2, [r3, #24]
      break;
 8008dbc:	e0c0      	b.n	8008f40 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	795b      	ldrb	r3, [r3, #5]
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 fbf5 	bl	80095b4 <USBH_LL_GetURBState>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008dce:	7bbb      	ldrb	r3, [r7, #14]
 8008dd0:	2b01      	cmp	r3, #1
 8008dd2:	d103      	bne.n	8008ddc <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2207      	movs	r2, #7
 8008dd8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008dda:	e0ac      	b.n	8008f36 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	2b05      	cmp	r3, #5
 8008de0:	d105      	bne.n	8008dee <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	220c      	movs	r2, #12
 8008de6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008de8:	2303      	movs	r3, #3
 8008dea:	73fb      	strb	r3, [r7, #15]
      break;
 8008dec:	e0a3      	b.n	8008f36 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008dee:	7bbb      	ldrb	r3, [r7, #14]
 8008df0:	2b02      	cmp	r3, #2
 8008df2:	d103      	bne.n	8008dfc <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2205      	movs	r2, #5
 8008df8:	761a      	strb	r2, [r3, #24]
      break;
 8008dfa:	e09c      	b.n	8008f36 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8008dfc:	7bbb      	ldrb	r3, [r7, #14]
 8008dfe:	2b04      	cmp	r3, #4
 8008e00:	f040 8099 	bne.w	8008f36 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	220b      	movs	r2, #11
 8008e08:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008e0a:	2302      	movs	r3, #2
 8008e0c:	73fb      	strb	r3, [r7, #15]
      break;
 8008e0e:	e092      	b.n	8008f36 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	791b      	ldrb	r3, [r3, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	2100      	movs	r1, #0
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f8d6 	bl	8008fca <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2208      	movs	r2, #8
 8008e2e:	761a      	strb	r2, [r3, #24]

      break;
 8008e30:	e086      	b.n	8008f40 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	791b      	ldrb	r3, [r3, #4]
 8008e36:	4619      	mov	r1, r3
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fbbb 	bl	80095b4 <USBH_LL_GetURBState>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8008e42:	7bbb      	ldrb	r3, [r7, #14]
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d105      	bne.n	8008e54 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	220d      	movs	r2, #13
 8008e4c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008e52:	e072      	b.n	8008f3a <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8008e54:	7bbb      	ldrb	r3, [r7, #14]
 8008e56:	2b04      	cmp	r3, #4
 8008e58:	d103      	bne.n	8008e62 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	220b      	movs	r2, #11
 8008e5e:	761a      	strb	r2, [r3, #24]
      break;
 8008e60:	e06b      	b.n	8008f3a <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8008e62:	7bbb      	ldrb	r3, [r7, #14]
 8008e64:	2b05      	cmp	r3, #5
 8008e66:	d168      	bne.n	8008f3a <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8008e68:	2303      	movs	r3, #3
 8008e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e6c:	e065      	b.n	8008f3a <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	795b      	ldrb	r3, [r3, #5]
 8008e72:	2201      	movs	r2, #1
 8008e74:	9200      	str	r2, [sp, #0]
 8008e76:	2200      	movs	r2, #0
 8008e78:	2100      	movs	r1, #0
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 f880 	bl	8008f80 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008e86:	b29a      	uxth	r2, r3
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	220a      	movs	r2, #10
 8008e90:	761a      	strb	r2, [r3, #24]
      break;
 8008e92:	e055      	b.n	8008f40 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	795b      	ldrb	r3, [r3, #5]
 8008e98:	4619      	mov	r1, r3
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 fb8a 	bl	80095b4 <USBH_LL_GetURBState>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8008ea4:	7bbb      	ldrb	r3, [r7, #14]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d105      	bne.n	8008eb6 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	220d      	movs	r2, #13
 8008eb2:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008eb4:	e043      	b.n	8008f3e <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008eb6:	7bbb      	ldrb	r3, [r7, #14]
 8008eb8:	2b02      	cmp	r3, #2
 8008eba:	d103      	bne.n	8008ec4 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2209      	movs	r2, #9
 8008ec0:	761a      	strb	r2, [r3, #24]
      break;
 8008ec2:	e03c      	b.n	8008f3e <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8008ec4:	7bbb      	ldrb	r3, [r7, #14]
 8008ec6:	2b04      	cmp	r3, #4
 8008ec8:	d139      	bne.n	8008f3e <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	220b      	movs	r2, #11
 8008ece:	761a      	strb	r2, [r3, #24]
      break;
 8008ed0:	e035      	b.n	8008f3e <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	7e5b      	ldrb	r3, [r3, #25]
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	b2da      	uxtb	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	765a      	strb	r2, [r3, #25]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	7e5b      	ldrb	r3, [r3, #25]
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d806      	bhi.n	8008ef4 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8008ef2:	e025      	b.n	8008f40 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008efa:	2106      	movs	r1, #6
 8008efc:	6878      	ldr	r0, [r7, #4]
 8008efe:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2200      	movs	r2, #0
 8008f04:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	795b      	ldrb	r3, [r3, #5]
 8008f0a:	4619      	mov	r1, r3
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 f90d 	bl	800912c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	791b      	ldrb	r3, [r3, #4]
 8008f16:	4619      	mov	r1, r3
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 f907 	bl	800912c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008f24:	2302      	movs	r3, #2
 8008f26:	73fb      	strb	r3, [r7, #15]
      break;
 8008f28:	e00a      	b.n	8008f40 <USBH_HandleControl+0x2e0>

    default:
      break;
 8008f2a:	bf00      	nop
 8008f2c:	e008      	b.n	8008f40 <USBH_HandleControl+0x2e0>
      break;
 8008f2e:	bf00      	nop
 8008f30:	e006      	b.n	8008f40 <USBH_HandleControl+0x2e0>
      break;
 8008f32:	bf00      	nop
 8008f34:	e004      	b.n	8008f40 <USBH_HandleControl+0x2e0>
      break;
 8008f36:	bf00      	nop
 8008f38:	e002      	b.n	8008f40 <USBH_HandleControl+0x2e0>
      break;
 8008f3a:	bf00      	nop
 8008f3c:	e000      	b.n	8008f40 <USBH_HandleControl+0x2e0>
      break;
 8008f3e:	bf00      	nop
  }

  return status;
 8008f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3710      	adds	r7, #16
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
 8008f4a:	bf00      	nop

08008f4c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b088      	sub	sp, #32
 8008f50:	af04      	add	r7, sp, #16
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	4613      	mov	r3, r2
 8008f58:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008f5a:	79f9      	ldrb	r1, [r7, #7]
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	9303      	str	r3, [sp, #12]
 8008f60:	2308      	movs	r3, #8
 8008f62:	9302      	str	r3, [sp, #8]
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	9301      	str	r3, [sp, #4]
 8008f68:	2300      	movs	r3, #0
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	2200      	movs	r2, #0
 8008f70:	68f8      	ldr	r0, [r7, #12]
 8008f72:	f000 faee 	bl	8009552 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3710      	adds	r7, #16
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b088      	sub	sp, #32
 8008f84:	af04      	add	r7, sp, #16
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	4611      	mov	r1, r2
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	460b      	mov	r3, r1
 8008f90:	80fb      	strh	r3, [r7, #6]
 8008f92:	4613      	mov	r3, r2
 8008f94:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d001      	beq.n	8008fa4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008fa4:	7979      	ldrb	r1, [r7, #5]
 8008fa6:	7e3b      	ldrb	r3, [r7, #24]
 8008fa8:	9303      	str	r3, [sp, #12]
 8008faa:	88fb      	ldrh	r3, [r7, #6]
 8008fac:	9302      	str	r3, [sp, #8]
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	9301      	str	r3, [sp, #4]
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	9300      	str	r3, [sp, #0]
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	2200      	movs	r2, #0
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	f000 fac9 	bl	8009552 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8008fc0:	2300      	movs	r3, #0
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b088      	sub	sp, #32
 8008fce:	af04      	add	r7, sp, #16
 8008fd0:	60f8      	str	r0, [r7, #12]
 8008fd2:	60b9      	str	r1, [r7, #8]
 8008fd4:	4611      	mov	r1, r2
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	460b      	mov	r3, r1
 8008fda:	80fb      	strh	r3, [r7, #6]
 8008fdc:	4613      	mov	r3, r2
 8008fde:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008fe0:	7979      	ldrb	r1, [r7, #5]
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	9303      	str	r3, [sp, #12]
 8008fe6:	88fb      	ldrh	r3, [r7, #6]
 8008fe8:	9302      	str	r3, [sp, #8]
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	9301      	str	r3, [sp, #4]
 8008fee:	2301      	movs	r3, #1
 8008ff0:	9300      	str	r3, [sp, #0]
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f000 faab 	bl	8009552 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008ffc:	2300      	movs	r3, #0

}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b088      	sub	sp, #32
 800900a:	af04      	add	r7, sp, #16
 800900c:	60f8      	str	r0, [r7, #12]
 800900e:	60b9      	str	r1, [r7, #8]
 8009010:	4611      	mov	r1, r2
 8009012:	461a      	mov	r2, r3
 8009014:	460b      	mov	r3, r1
 8009016:	80fb      	strh	r3, [r7, #6]
 8009018:	4613      	mov	r3, r2
 800901a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009022:	2b00      	cmp	r3, #0
 8009024:	d001      	beq.n	800902a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009026:	2300      	movs	r3, #0
 8009028:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800902a:	7979      	ldrb	r1, [r7, #5]
 800902c:	7e3b      	ldrb	r3, [r7, #24]
 800902e:	9303      	str	r3, [sp, #12]
 8009030:	88fb      	ldrh	r3, [r7, #6]
 8009032:	9302      	str	r3, [sp, #8]
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	9301      	str	r3, [sp, #4]
 8009038:	2301      	movs	r3, #1
 800903a:	9300      	str	r3, [sp, #0]
 800903c:	2302      	movs	r3, #2
 800903e:	2200      	movs	r2, #0
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 fa86 	bl	8009552 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b088      	sub	sp, #32
 8009054:	af04      	add	r7, sp, #16
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	4611      	mov	r1, r2
 800905c:	461a      	mov	r2, r3
 800905e:	460b      	mov	r3, r1
 8009060:	80fb      	strh	r3, [r7, #6]
 8009062:	4613      	mov	r3, r2
 8009064:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009066:	7979      	ldrb	r1, [r7, #5]
 8009068:	2300      	movs	r3, #0
 800906a:	9303      	str	r3, [sp, #12]
 800906c:	88fb      	ldrh	r3, [r7, #6]
 800906e:	9302      	str	r3, [sp, #8]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	9301      	str	r3, [sp, #4]
 8009074:	2301      	movs	r3, #1
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	2302      	movs	r3, #2
 800907a:	2201      	movs	r2, #1
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f000 fa68 	bl	8009552 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b086      	sub	sp, #24
 8009090:	af04      	add	r7, sp, #16
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	4608      	mov	r0, r1
 8009096:	4611      	mov	r1, r2
 8009098:	461a      	mov	r2, r3
 800909a:	4603      	mov	r3, r0
 800909c:	70fb      	strb	r3, [r7, #3]
 800909e:	460b      	mov	r3, r1
 80090a0:	70bb      	strb	r3, [r7, #2]
 80090a2:	4613      	mov	r3, r2
 80090a4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80090a6:	7878      	ldrb	r0, [r7, #1]
 80090a8:	78ba      	ldrb	r2, [r7, #2]
 80090aa:	78f9      	ldrb	r1, [r7, #3]
 80090ac:	8b3b      	ldrh	r3, [r7, #24]
 80090ae:	9302      	str	r3, [sp, #8]
 80090b0:	7d3b      	ldrb	r3, [r7, #20]
 80090b2:	9301      	str	r3, [sp, #4]
 80090b4:	7c3b      	ldrb	r3, [r7, #16]
 80090b6:	9300      	str	r3, [sp, #0]
 80090b8:	4603      	mov	r3, r0
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f000 fa0d 	bl	80094da <USBH_LL_OpenPipe>

  return USBH_OK;
 80090c0:	2300      	movs	r3, #0
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3708      	adds	r7, #8
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80090ca:	b580      	push	{r7, lr}
 80090cc:	b082      	sub	sp, #8
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
 80090d2:	460b      	mov	r3, r1
 80090d4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80090d6:	78fb      	ldrb	r3, [r7, #3]
 80090d8:	4619      	mov	r1, r3
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 fa2c 	bl	8009538 <USBH_LL_ClosePipe>

  return USBH_OK;
 80090e0:	2300      	movs	r3, #0
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3708      	adds	r7, #8
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}

080090ea <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80090ea:	b580      	push	{r7, lr}
 80090ec:	b084      	sub	sp, #16
 80090ee:	af00      	add	r7, sp, #0
 80090f0:	6078      	str	r0, [r7, #4]
 80090f2:	460b      	mov	r3, r1
 80090f4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f836 	bl	8009168 <USBH_GetFreePipe>
 80090fc:	4603      	mov	r3, r0
 80090fe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009100:	89fb      	ldrh	r3, [r7, #14]
 8009102:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009106:	4293      	cmp	r3, r2
 8009108:	d00a      	beq.n	8009120 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800910a:	78fa      	ldrb	r2, [r7, #3]
 800910c:	89fb      	ldrh	r3, [r7, #14]
 800910e:	f003 030f 	and.w	r3, r3, #15
 8009112:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009116:	6879      	ldr	r1, [r7, #4]
 8009118:	33e0      	adds	r3, #224	@ 0xe0
 800911a:	009b      	lsls	r3, r3, #2
 800911c:	440b      	add	r3, r1
 800911e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009120:	89fb      	ldrh	r3, [r7, #14]
 8009122:	b2db      	uxtb	r3, r3
}
 8009124:	4618      	mov	r0, r3
 8009126:	3710      	adds	r7, #16
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}

0800912c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800912c:	b480      	push	{r7}
 800912e:	b083      	sub	sp, #12
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	460b      	mov	r3, r1
 8009136:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009138:	78fb      	ldrb	r3, [r7, #3]
 800913a:	2b0f      	cmp	r3, #15
 800913c:	d80d      	bhi.n	800915a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800913e:	78fb      	ldrb	r3, [r7, #3]
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	33e0      	adds	r3, #224	@ 0xe0
 8009144:	009b      	lsls	r3, r3, #2
 8009146:	4413      	add	r3, r2
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	78fb      	ldrb	r3, [r7, #3]
 800914c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009150:	6879      	ldr	r1, [r7, #4]
 8009152:	33e0      	adds	r3, #224	@ 0xe0
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	440b      	add	r3, r1
 8009158:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	370c      	adds	r7, #12
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009168:	b480      	push	{r7}
 800916a:	b085      	sub	sp, #20
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009170:	2300      	movs	r3, #0
 8009172:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009174:	2300      	movs	r3, #0
 8009176:	73fb      	strb	r3, [r7, #15]
 8009178:	e00f      	b.n	800919a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800917a:	7bfb      	ldrb	r3, [r7, #15]
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	33e0      	adds	r3, #224	@ 0xe0
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	4413      	add	r3, r2
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d102      	bne.n	8009194 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800918e:	7bfb      	ldrb	r3, [r7, #15]
 8009190:	b29b      	uxth	r3, r3
 8009192:	e007      	b.n	80091a4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009194:	7bfb      	ldrb	r3, [r7, #15]
 8009196:	3301      	adds	r3, #1
 8009198:	73fb      	strb	r3, [r7, #15]
 800919a:	7bfb      	ldrb	r3, [r7, #15]
 800919c:	2b0f      	cmp	r3, #15
 800919e:	d9ec      	bls.n	800917a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80091a0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3714      	adds	r7, #20
 80091a8:	46bd      	mov	sp, r7
 80091aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ae:	4770      	bx	lr

080091b0 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 80091b4:	2200      	movs	r2, #0
 80091b6:	490e      	ldr	r1, [pc, #56]	@ (80091f0 <MX_USB_HOST_Init+0x40>)
 80091b8:	480e      	ldr	r0, [pc, #56]	@ (80091f4 <MX_USB_HOST_Init+0x44>)
 80091ba:	f7ff fb15 	bl	80087e8 <USBH_Init>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d001      	beq.n	80091c8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80091c4:	f7f7 fd8c 	bl	8000ce0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 80091c8:	490b      	ldr	r1, [pc, #44]	@ (80091f8 <MX_USB_HOST_Init+0x48>)
 80091ca:	480a      	ldr	r0, [pc, #40]	@ (80091f4 <MX_USB_HOST_Init+0x44>)
 80091cc:	f7ff fbb7 	bl	800893e <USBH_RegisterClass>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80091d6:	f7f7 fd83 	bl	8000ce0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 80091da:	4806      	ldr	r0, [pc, #24]	@ (80091f4 <MX_USB_HOST_Init+0x44>)
 80091dc:	f7ff fc3b 	bl	8008a56 <USBH_Start>
 80091e0:	4603      	mov	r3, r0
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d001      	beq.n	80091ea <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80091e6:	f7f7 fd7b 	bl	8000ce0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80091ea:	bf00      	nop
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	080091fd 	.word	0x080091fd
 80091f4:	20000358 	.word	0x20000358
 80091f8:	2000000c 	.word	0x2000000c

080091fc <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b083      	sub	sp, #12
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	460b      	mov	r3, r1
 8009206:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009208:	78fb      	ldrb	r3, [r7, #3]
 800920a:	3b01      	subs	r3, #1
 800920c:	2b04      	cmp	r3, #4
 800920e:	d819      	bhi.n	8009244 <USBH_UserProcess+0x48>
 8009210:	a201      	add	r2, pc, #4	@ (adr r2, 8009218 <USBH_UserProcess+0x1c>)
 8009212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009216:	bf00      	nop
 8009218:	08009245 	.word	0x08009245
 800921c:	08009235 	.word	0x08009235
 8009220:	08009245 	.word	0x08009245
 8009224:	0800923d 	.word	0x0800923d
 8009228:	0800922d 	.word	0x0800922d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800922c:	4b09      	ldr	r3, [pc, #36]	@ (8009254 <USBH_UserProcess+0x58>)
 800922e:	2203      	movs	r2, #3
 8009230:	701a      	strb	r2, [r3, #0]
  break;
 8009232:	e008      	b.n	8009246 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009234:	4b07      	ldr	r3, [pc, #28]	@ (8009254 <USBH_UserProcess+0x58>)
 8009236:	2202      	movs	r2, #2
 8009238:	701a      	strb	r2, [r3, #0]
  break;
 800923a:	e004      	b.n	8009246 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800923c:	4b05      	ldr	r3, [pc, #20]	@ (8009254 <USBH_UserProcess+0x58>)
 800923e:	2201      	movs	r2, #1
 8009240:	701a      	strb	r2, [r3, #0]
  break;
 8009242:	e000      	b.n	8009246 <USBH_UserProcess+0x4a>

  default:
  break;
 8009244:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009246:	bf00      	nop
 8009248:	370c      	adds	r7, #12
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr
 8009252:	bf00      	nop
 8009254:	20000730 	.word	0x20000730

08009258 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b08a      	sub	sp, #40	@ 0x28
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009260:	f107 0314 	add.w	r3, r7, #20
 8009264:	2200      	movs	r2, #0
 8009266:	601a      	str	r2, [r3, #0]
 8009268:	605a      	str	r2, [r3, #4]
 800926a:	609a      	str	r2, [r3, #8]
 800926c:	60da      	str	r2, [r3, #12]
 800926e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a24      	ldr	r2, [pc, #144]	@ (8009308 <HAL_HCD_MspInit+0xb0>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d141      	bne.n	80092fe <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800927a:	2300      	movs	r3, #0
 800927c:	613b      	str	r3, [r7, #16]
 800927e:	4b23      	ldr	r3, [pc, #140]	@ (800930c <HAL_HCD_MspInit+0xb4>)
 8009280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009282:	4a22      	ldr	r2, [pc, #136]	@ (800930c <HAL_HCD_MspInit+0xb4>)
 8009284:	f043 0302 	orr.w	r3, r3, #2
 8009288:	6313      	str	r3, [r2, #48]	@ 0x30
 800928a:	4b20      	ldr	r3, [pc, #128]	@ (800930c <HAL_HCD_MspInit+0xb4>)
 800928c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800928e:	f003 0302 	and.w	r3, r3, #2
 8009292:	613b      	str	r3, [r7, #16]
 8009294:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8009296:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800929a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800929c:	2302      	movs	r3, #2
 800929e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80092a4:	2300      	movs	r3, #0
 80092a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80092a8:	230c      	movs	r3, #12
 80092aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80092ac:	f107 0314 	add.w	r3, r7, #20
 80092b0:	4619      	mov	r1, r3
 80092b2:	4817      	ldr	r0, [pc, #92]	@ (8009310 <HAL_HCD_MspInit+0xb8>)
 80092b4:	f7f8 fd0a 	bl	8001ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80092b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80092bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80092be:	2300      	movs	r3, #0
 80092c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80092c6:	f107 0314 	add.w	r3, r7, #20
 80092ca:	4619      	mov	r1, r3
 80092cc:	4810      	ldr	r0, [pc, #64]	@ (8009310 <HAL_HCD_MspInit+0xb8>)
 80092ce:	f7f8 fcfd 	bl	8001ccc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80092d2:	2300      	movs	r3, #0
 80092d4:	60fb      	str	r3, [r7, #12]
 80092d6:	4b0d      	ldr	r3, [pc, #52]	@ (800930c <HAL_HCD_MspInit+0xb4>)
 80092d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092da:	4a0c      	ldr	r2, [pc, #48]	@ (800930c <HAL_HCD_MspInit+0xb4>)
 80092dc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80092e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80092e2:	4b0a      	ldr	r3, [pc, #40]	@ (800930c <HAL_HCD_MspInit+0xb4>)
 80092e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092ea:	60fb      	str	r3, [r7, #12]
 80092ec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80092ee:	2200      	movs	r2, #0
 80092f0:	2100      	movs	r1, #0
 80092f2:	204d      	movs	r0, #77	@ 0x4d
 80092f4:	f7f8 fab8 	bl	8001868 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80092f8:	204d      	movs	r0, #77	@ 0x4d
 80092fa:	f7f8 fad1 	bl	80018a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80092fe:	bf00      	nop
 8009300:	3728      	adds	r7, #40	@ 0x28
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	40040000 	.word	0x40040000
 800930c:	40023800 	.word	0x40023800
 8009310:	40020400 	.word	0x40020400

08009314 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009322:	4618      	mov	r0, r3
 8009324:	f7ff fbb6 	bl	8008a94 <USBH_LL_IncTimer>
}
 8009328:	bf00      	nop
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800933e:	4618      	mov	r0, r3
 8009340:	f7ff fbf2 	bl	8008b28 <USBH_LL_Connect>
}
 8009344:	bf00      	nop
 8009346:	3708      	adds	r7, #8
 8009348:	46bd      	mov	sp, r7
 800934a:	bd80      	pop	{r7, pc}

0800934c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b082      	sub	sp, #8
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800935a:	4618      	mov	r0, r3
 800935c:	f7ff fbfb 	bl	8008b56 <USBH_LL_Disconnect>
}
 8009360:	bf00      	nop
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	460b      	mov	r3, r1
 8009372:	70fb      	strb	r3, [r7, #3]
 8009374:	4613      	mov	r3, r2
 8009376:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009378:	bf00      	nop
 800937a:	370c      	adds	r7, #12
 800937c:	46bd      	mov	sp, r7
 800937e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009382:	4770      	bx	lr

08009384 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009392:	4618      	mov	r0, r3
 8009394:	f7ff fba8 	bl	8008ae8 <USBH_LL_PortEnabled>
}
 8009398:	bf00      	nop
 800939a:	3708      	adds	r7, #8
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7ff fba8 	bl	8008b04 <USBH_LL_PortDisabled>
}
 80093b4:	bf00      	nop
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d132      	bne.n	8009434 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 80093ce:	4a1c      	ldr	r2, [pc, #112]	@ (8009440 <USBH_LL_Init+0x84>)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a19      	ldr	r2, [pc, #100]	@ (8009440 <USBH_LL_Init+0x84>)
 80093da:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80093de:	4b18      	ldr	r3, [pc, #96]	@ (8009440 <USBH_LL_Init+0x84>)
 80093e0:	4a18      	ldr	r2, [pc, #96]	@ (8009444 <USBH_LL_Init+0x88>)
 80093e2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 80093e4:	4b16      	ldr	r3, [pc, #88]	@ (8009440 <USBH_LL_Init+0x84>)
 80093e6:	220c      	movs	r2, #12
 80093e8:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 80093ea:	4b15      	ldr	r3, [pc, #84]	@ (8009440 <USBH_LL_Init+0x84>)
 80093ec:	2201      	movs	r2, #1
 80093ee:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80093f0:	4b13      	ldr	r3, [pc, #76]	@ (8009440 <USBH_LL_Init+0x84>)
 80093f2:	2200      	movs	r2, #0
 80093f4:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80093f6:	4b12      	ldr	r3, [pc, #72]	@ (8009440 <USBH_LL_Init+0x84>)
 80093f8:	2202      	movs	r2, #2
 80093fa:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80093fc:	4b10      	ldr	r3, [pc, #64]	@ (8009440 <USBH_LL_Init+0x84>)
 80093fe:	2200      	movs	r2, #0
 8009400:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8009402:	4b0f      	ldr	r3, [pc, #60]	@ (8009440 <USBH_LL_Init+0x84>)
 8009404:	2200      	movs	r2, #0
 8009406:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8009408:	4b0d      	ldr	r3, [pc, #52]	@ (8009440 <USBH_LL_Init+0x84>)
 800940a:	2200      	movs	r2, #0
 800940c:	739a      	strb	r2, [r3, #14]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800940e:	4b0c      	ldr	r3, [pc, #48]	@ (8009440 <USBH_LL_Init+0x84>)
 8009410:	2200      	movs	r2, #0
 8009412:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8009414:	480a      	ldr	r0, [pc, #40]	@ (8009440 <USBH_LL_Init+0x84>)
 8009416:	f7f8 fe1e 	bl	8002056 <HAL_HCD_Init>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d001      	beq.n	8009424 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 8009420:	f7f7 fc5e 	bl	8000ce0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 8009424:	4806      	ldr	r0, [pc, #24]	@ (8009440 <USBH_LL_Init+0x84>)
 8009426:	f7f9 fa4d 	bl	80028c4 <HAL_HCD_GetCurrentFrame>
 800942a:	4603      	mov	r3, r0
 800942c:	4619      	mov	r1, r3
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f7ff fb21 	bl	8008a76 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	3708      	adds	r7, #8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20000734 	.word	0x20000734
 8009444:	40040000 	.word	0x40040000

08009448 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009450:	2300      	movs	r3, #0
 8009452:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009454:	2300      	movs	r3, #0
 8009456:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800945e:	4618      	mov	r0, r3
 8009460:	f7f9 f9c6 	bl	80027f0 <HAL_HCD_Start>
 8009464:	4603      	mov	r3, r0
 8009466:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009468:	7bfb      	ldrb	r3, [r7, #15]
 800946a:	4618      	mov	r0, r3
 800946c:	f000 f900 	bl	8009670 <USBH_Get_USB_Status>
 8009470:	4603      	mov	r3, r0
 8009472:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009474:	7bbb      	ldrb	r3, [r7, #14]
}
 8009476:	4618      	mov	r0, r3
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}

0800947e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800947e:	b580      	push	{r7, lr}
 8009480:	b084      	sub	sp, #16
 8009482:	af00      	add	r7, sp, #0
 8009484:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009486:	2300      	movs	r3, #0
 8009488:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800948a:	2300      	movs	r3, #0
 800948c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009494:	4618      	mov	r0, r3
 8009496:	f7f9 f9ce 	bl	8002836 <HAL_HCD_Stop>
 800949a:	4603      	mov	r3, r0
 800949c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800949e:	7bfb      	ldrb	r3, [r7, #15]
 80094a0:	4618      	mov	r0, r3
 80094a2:	f000 f8e5 	bl	8009670 <USBH_Get_USB_Status>
 80094a6:	4603      	mov	r3, r0
 80094a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3710      	adds	r7, #16
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}

080094b4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b082      	sub	sp, #8
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	460b      	mov	r3, r1
 80094be:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80094c6:	78fa      	ldrb	r2, [r7, #3]
 80094c8:	4611      	mov	r1, r2
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7f9 f9e5 	bl	800289a <HAL_HCD_HC_GetXferCount>
 80094d0:	4603      	mov	r3, r0
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3708      	adds	r7, #8
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}

080094da <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 80094da:	b590      	push	{r4, r7, lr}
 80094dc:	b089      	sub	sp, #36	@ 0x24
 80094de:	af04      	add	r7, sp, #16
 80094e0:	6078      	str	r0, [r7, #4]
 80094e2:	4608      	mov	r0, r1
 80094e4:	4611      	mov	r1, r2
 80094e6:	461a      	mov	r2, r3
 80094e8:	4603      	mov	r3, r0
 80094ea:	70fb      	strb	r3, [r7, #3]
 80094ec:	460b      	mov	r3, r1
 80094ee:	70bb      	strb	r3, [r7, #2]
 80094f0:	4613      	mov	r3, r2
 80094f2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094f4:	2300      	movs	r3, #0
 80094f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80094f8:	2300      	movs	r3, #0
 80094fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009502:	787c      	ldrb	r4, [r7, #1]
 8009504:	78ba      	ldrb	r2, [r7, #2]
 8009506:	78f9      	ldrb	r1, [r7, #3]
 8009508:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800950a:	9302      	str	r3, [sp, #8]
 800950c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009510:	9301      	str	r3, [sp, #4]
 8009512:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009516:	9300      	str	r3, [sp, #0]
 8009518:	4623      	mov	r3, r4
 800951a:	f7f8 fe03 	bl	8002124 <HAL_HCD_HC_Init>
 800951e:	4603      	mov	r3, r0
 8009520:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	4618      	mov	r0, r3
 8009526:	f000 f8a3 	bl	8009670 <USBH_Get_USB_Status>
 800952a:	4603      	mov	r3, r0
 800952c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800952e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	bd90      	pop	{r4, r7, pc}

08009538 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	460b      	mov	r3, r1
 8009542:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8009544:	2300      	movs	r3, #0
}
 8009546:	4618      	mov	r0, r3
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009550:	4770      	bx	lr

08009552 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009552:	b590      	push	{r4, r7, lr}
 8009554:	b089      	sub	sp, #36	@ 0x24
 8009556:	af04      	add	r7, sp, #16
 8009558:	6078      	str	r0, [r7, #4]
 800955a:	4608      	mov	r0, r1
 800955c:	4611      	mov	r1, r2
 800955e:	461a      	mov	r2, r3
 8009560:	4603      	mov	r3, r0
 8009562:	70fb      	strb	r3, [r7, #3]
 8009564:	460b      	mov	r3, r1
 8009566:	70bb      	strb	r3, [r7, #2]
 8009568:	4613      	mov	r3, r2
 800956a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800956c:	2300      	movs	r3, #0
 800956e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009570:	2300      	movs	r3, #0
 8009572:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800957a:	787c      	ldrb	r4, [r7, #1]
 800957c:	78ba      	ldrb	r2, [r7, #2]
 800957e:	78f9      	ldrb	r1, [r7, #3]
 8009580:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009584:	9303      	str	r3, [sp, #12]
 8009586:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009588:	9302      	str	r3, [sp, #8]
 800958a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958c:	9301      	str	r3, [sp, #4]
 800958e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	4623      	mov	r3, r4
 8009596:	f7f8 fe7d 	bl	8002294 <HAL_HCD_HC_SubmitRequest>
 800959a:	4603      	mov	r3, r0
 800959c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800959e:	7bfb      	ldrb	r3, [r7, #15]
 80095a0:	4618      	mov	r0, r3
 80095a2:	f000 f865 	bl	8009670 <USBH_Get_USB_Status>
 80095a6:	4603      	mov	r3, r0
 80095a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3714      	adds	r7, #20
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd90      	pop	{r4, r7, pc}

080095b4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	460b      	mov	r3, r1
 80095be:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80095c6:	78fa      	ldrb	r2, [r7, #3]
 80095c8:	4611      	mov	r1, r2
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7f9 f950 	bl	8002870 <HAL_HCD_HC_GetURBState>
 80095d0:	4603      	mov	r3, r0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3708      	adds	r7, #8
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b082      	sub	sp, #8
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
 80095e2:	460b      	mov	r3, r1
 80095e4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d103      	bne.n	80095f8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 80095f0:	78fb      	ldrb	r3, [r7, #3]
 80095f2:	4618      	mov	r0, r3
 80095f4:	f000 f868 	bl	80096c8 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80095f8:	20c8      	movs	r0, #200	@ 0xc8
 80095fa:	f7f8 f859 	bl	80016b0 <HAL_Delay>
  return USBH_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3708      	adds	r7, #8
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009608:	b480      	push	{r7}
 800960a:	b085      	sub	sp, #20
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	460b      	mov	r3, r1
 8009612:	70fb      	strb	r3, [r7, #3]
 8009614:	4613      	mov	r3, r2
 8009616:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800961e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009620:	78fa      	ldrb	r2, [r7, #3]
 8009622:	68f9      	ldr	r1, [r7, #12]
 8009624:	4613      	mov	r3, r2
 8009626:	011b      	lsls	r3, r3, #4
 8009628:	1a9b      	subs	r3, r3, r2
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	440b      	add	r3, r1
 800962e:	3317      	adds	r3, #23
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d00a      	beq.n	800964c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009636:	78fa      	ldrb	r2, [r7, #3]
 8009638:	68f9      	ldr	r1, [r7, #12]
 800963a:	4613      	mov	r3, r2
 800963c:	011b      	lsls	r3, r3, #4
 800963e:	1a9b      	subs	r3, r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	440b      	add	r3, r1
 8009644:	333c      	adds	r3, #60	@ 0x3c
 8009646:	78ba      	ldrb	r2, [r7, #2]
 8009648:	701a      	strb	r2, [r3, #0]
 800964a:	e009      	b.n	8009660 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800964c:	78fa      	ldrb	r2, [r7, #3]
 800964e:	68f9      	ldr	r1, [r7, #12]
 8009650:	4613      	mov	r3, r2
 8009652:	011b      	lsls	r3, r3, #4
 8009654:	1a9b      	subs	r3, r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	440b      	add	r3, r1
 800965a:	333d      	adds	r3, #61	@ 0x3d
 800965c:	78ba      	ldrb	r2, [r7, #2]
 800965e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009660:	2300      	movs	r3, #0
}
 8009662:	4618      	mov	r0, r3
 8009664:	3714      	adds	r7, #20
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr
	...

08009670 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009670:	b480      	push	{r7}
 8009672:	b085      	sub	sp, #20
 8009674:	af00      	add	r7, sp, #0
 8009676:	4603      	mov	r3, r0
 8009678:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800967a:	2300      	movs	r3, #0
 800967c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800967e:	79fb      	ldrb	r3, [r7, #7]
 8009680:	2b03      	cmp	r3, #3
 8009682:	d817      	bhi.n	80096b4 <USBH_Get_USB_Status+0x44>
 8009684:	a201      	add	r2, pc, #4	@ (adr r2, 800968c <USBH_Get_USB_Status+0x1c>)
 8009686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800968a:	bf00      	nop
 800968c:	0800969d 	.word	0x0800969d
 8009690:	080096a3 	.word	0x080096a3
 8009694:	080096a9 	.word	0x080096a9
 8009698:	080096af 	.word	0x080096af
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800969c:	2300      	movs	r3, #0
 800969e:	73fb      	strb	r3, [r7, #15]
    break;
 80096a0:	e00b      	b.n	80096ba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80096a2:	2302      	movs	r3, #2
 80096a4:	73fb      	strb	r3, [r7, #15]
    break;
 80096a6:	e008      	b.n	80096ba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80096a8:	2301      	movs	r3, #1
 80096aa:	73fb      	strb	r3, [r7, #15]
    break;
 80096ac:	e005      	b.n	80096ba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80096ae:	2302      	movs	r3, #2
 80096b0:	73fb      	strb	r3, [r7, #15]
    break;
 80096b2:	e002      	b.n	80096ba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80096b4:	2302      	movs	r3, #2
 80096b6:	73fb      	strb	r3, [r7, #15]
    break;
 80096b8:	bf00      	nop
  }
  return usb_status;
 80096ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80096bc:	4618      	mov	r0, r3
 80096be:	3714      	adds	r7, #20
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	4603      	mov	r3, r0
 80096d0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80096d2:	79fb      	ldrb	r3, [r7, #7]
 80096d4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 80096d6:	79fb      	ldrb	r3, [r7, #7]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d102      	bne.n	80096e2 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80096dc:	2301      	movs	r3, #1
 80096de:	73fb      	strb	r3, [r7, #15]
 80096e0:	e001      	b.n	80096e6 <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80096e2:	2300      	movs	r3, #0
 80096e4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 80096e6:	7bfb      	ldrb	r3, [r7, #15]
 80096e8:	461a      	mov	r2, r3
 80096ea:	2110      	movs	r1, #16
 80096ec:	4803      	ldr	r0, [pc, #12]	@ (80096fc <MX_DriverVbusHS+0x34>)
 80096ee:	f7f8 fc99 	bl	8002024 <HAL_GPIO_WritePin>
}
 80096f2:	bf00      	nop
 80096f4:	3710      	adds	r7, #16
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	40020800 	.word	0x40020800

08009700 <malloc>:
 8009700:	4b02      	ldr	r3, [pc, #8]	@ (800970c <malloc+0xc>)
 8009702:	4601      	mov	r1, r0
 8009704:	6818      	ldr	r0, [r3, #0]
 8009706:	f000 b82d 	b.w	8009764 <_malloc_r>
 800970a:	bf00      	nop
 800970c:	2000002c 	.word	0x2000002c

08009710 <free>:
 8009710:	4b02      	ldr	r3, [pc, #8]	@ (800971c <free+0xc>)
 8009712:	4601      	mov	r1, r0
 8009714:	6818      	ldr	r0, [r3, #0]
 8009716:	f000 b8f5 	b.w	8009904 <_free_r>
 800971a:	bf00      	nop
 800971c:	2000002c 	.word	0x2000002c

08009720 <sbrk_aligned>:
 8009720:	b570      	push	{r4, r5, r6, lr}
 8009722:	4e0f      	ldr	r6, [pc, #60]	@ (8009760 <sbrk_aligned+0x40>)
 8009724:	460c      	mov	r4, r1
 8009726:	6831      	ldr	r1, [r6, #0]
 8009728:	4605      	mov	r5, r0
 800972a:	b911      	cbnz	r1, 8009732 <sbrk_aligned+0x12>
 800972c:	f000 f8ae 	bl	800988c <_sbrk_r>
 8009730:	6030      	str	r0, [r6, #0]
 8009732:	4621      	mov	r1, r4
 8009734:	4628      	mov	r0, r5
 8009736:	f000 f8a9 	bl	800988c <_sbrk_r>
 800973a:	1c43      	adds	r3, r0, #1
 800973c:	d103      	bne.n	8009746 <sbrk_aligned+0x26>
 800973e:	f04f 34ff 	mov.w	r4, #4294967295
 8009742:	4620      	mov	r0, r4
 8009744:	bd70      	pop	{r4, r5, r6, pc}
 8009746:	1cc4      	adds	r4, r0, #3
 8009748:	f024 0403 	bic.w	r4, r4, #3
 800974c:	42a0      	cmp	r0, r4
 800974e:	d0f8      	beq.n	8009742 <sbrk_aligned+0x22>
 8009750:	1a21      	subs	r1, r4, r0
 8009752:	4628      	mov	r0, r5
 8009754:	f000 f89a 	bl	800988c <_sbrk_r>
 8009758:	3001      	adds	r0, #1
 800975a:	d1f2      	bne.n	8009742 <sbrk_aligned+0x22>
 800975c:	e7ef      	b.n	800973e <sbrk_aligned+0x1e>
 800975e:	bf00      	nop
 8009760:	20000b14 	.word	0x20000b14

08009764 <_malloc_r>:
 8009764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009768:	1ccd      	adds	r5, r1, #3
 800976a:	f025 0503 	bic.w	r5, r5, #3
 800976e:	3508      	adds	r5, #8
 8009770:	2d0c      	cmp	r5, #12
 8009772:	bf38      	it	cc
 8009774:	250c      	movcc	r5, #12
 8009776:	2d00      	cmp	r5, #0
 8009778:	4606      	mov	r6, r0
 800977a:	db01      	blt.n	8009780 <_malloc_r+0x1c>
 800977c:	42a9      	cmp	r1, r5
 800977e:	d904      	bls.n	800978a <_malloc_r+0x26>
 8009780:	230c      	movs	r3, #12
 8009782:	6033      	str	r3, [r6, #0]
 8009784:	2000      	movs	r0, #0
 8009786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800978a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009860 <_malloc_r+0xfc>
 800978e:	f000 f869 	bl	8009864 <__malloc_lock>
 8009792:	f8d8 3000 	ldr.w	r3, [r8]
 8009796:	461c      	mov	r4, r3
 8009798:	bb44      	cbnz	r4, 80097ec <_malloc_r+0x88>
 800979a:	4629      	mov	r1, r5
 800979c:	4630      	mov	r0, r6
 800979e:	f7ff ffbf 	bl	8009720 <sbrk_aligned>
 80097a2:	1c43      	adds	r3, r0, #1
 80097a4:	4604      	mov	r4, r0
 80097a6:	d158      	bne.n	800985a <_malloc_r+0xf6>
 80097a8:	f8d8 4000 	ldr.w	r4, [r8]
 80097ac:	4627      	mov	r7, r4
 80097ae:	2f00      	cmp	r7, #0
 80097b0:	d143      	bne.n	800983a <_malloc_r+0xd6>
 80097b2:	2c00      	cmp	r4, #0
 80097b4:	d04b      	beq.n	800984e <_malloc_r+0xea>
 80097b6:	6823      	ldr	r3, [r4, #0]
 80097b8:	4639      	mov	r1, r7
 80097ba:	4630      	mov	r0, r6
 80097bc:	eb04 0903 	add.w	r9, r4, r3
 80097c0:	f000 f864 	bl	800988c <_sbrk_r>
 80097c4:	4581      	cmp	r9, r0
 80097c6:	d142      	bne.n	800984e <_malloc_r+0xea>
 80097c8:	6821      	ldr	r1, [r4, #0]
 80097ca:	1a6d      	subs	r5, r5, r1
 80097cc:	4629      	mov	r1, r5
 80097ce:	4630      	mov	r0, r6
 80097d0:	f7ff ffa6 	bl	8009720 <sbrk_aligned>
 80097d4:	3001      	adds	r0, #1
 80097d6:	d03a      	beq.n	800984e <_malloc_r+0xea>
 80097d8:	6823      	ldr	r3, [r4, #0]
 80097da:	442b      	add	r3, r5
 80097dc:	6023      	str	r3, [r4, #0]
 80097de:	f8d8 3000 	ldr.w	r3, [r8]
 80097e2:	685a      	ldr	r2, [r3, #4]
 80097e4:	bb62      	cbnz	r2, 8009840 <_malloc_r+0xdc>
 80097e6:	f8c8 7000 	str.w	r7, [r8]
 80097ea:	e00f      	b.n	800980c <_malloc_r+0xa8>
 80097ec:	6822      	ldr	r2, [r4, #0]
 80097ee:	1b52      	subs	r2, r2, r5
 80097f0:	d420      	bmi.n	8009834 <_malloc_r+0xd0>
 80097f2:	2a0b      	cmp	r2, #11
 80097f4:	d917      	bls.n	8009826 <_malloc_r+0xc2>
 80097f6:	1961      	adds	r1, r4, r5
 80097f8:	42a3      	cmp	r3, r4
 80097fa:	6025      	str	r5, [r4, #0]
 80097fc:	bf18      	it	ne
 80097fe:	6059      	strne	r1, [r3, #4]
 8009800:	6863      	ldr	r3, [r4, #4]
 8009802:	bf08      	it	eq
 8009804:	f8c8 1000 	streq.w	r1, [r8]
 8009808:	5162      	str	r2, [r4, r5]
 800980a:	604b      	str	r3, [r1, #4]
 800980c:	4630      	mov	r0, r6
 800980e:	f000 f82f 	bl	8009870 <__malloc_unlock>
 8009812:	f104 000b 	add.w	r0, r4, #11
 8009816:	1d23      	adds	r3, r4, #4
 8009818:	f020 0007 	bic.w	r0, r0, #7
 800981c:	1ac2      	subs	r2, r0, r3
 800981e:	bf1c      	itt	ne
 8009820:	1a1b      	subne	r3, r3, r0
 8009822:	50a3      	strne	r3, [r4, r2]
 8009824:	e7af      	b.n	8009786 <_malloc_r+0x22>
 8009826:	6862      	ldr	r2, [r4, #4]
 8009828:	42a3      	cmp	r3, r4
 800982a:	bf0c      	ite	eq
 800982c:	f8c8 2000 	streq.w	r2, [r8]
 8009830:	605a      	strne	r2, [r3, #4]
 8009832:	e7eb      	b.n	800980c <_malloc_r+0xa8>
 8009834:	4623      	mov	r3, r4
 8009836:	6864      	ldr	r4, [r4, #4]
 8009838:	e7ae      	b.n	8009798 <_malloc_r+0x34>
 800983a:	463c      	mov	r4, r7
 800983c:	687f      	ldr	r7, [r7, #4]
 800983e:	e7b6      	b.n	80097ae <_malloc_r+0x4a>
 8009840:	461a      	mov	r2, r3
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	42a3      	cmp	r3, r4
 8009846:	d1fb      	bne.n	8009840 <_malloc_r+0xdc>
 8009848:	2300      	movs	r3, #0
 800984a:	6053      	str	r3, [r2, #4]
 800984c:	e7de      	b.n	800980c <_malloc_r+0xa8>
 800984e:	230c      	movs	r3, #12
 8009850:	6033      	str	r3, [r6, #0]
 8009852:	4630      	mov	r0, r6
 8009854:	f000 f80c 	bl	8009870 <__malloc_unlock>
 8009858:	e794      	b.n	8009784 <_malloc_r+0x20>
 800985a:	6005      	str	r5, [r0, #0]
 800985c:	e7d6      	b.n	800980c <_malloc_r+0xa8>
 800985e:	bf00      	nop
 8009860:	20000b18 	.word	0x20000b18

08009864 <__malloc_lock>:
 8009864:	4801      	ldr	r0, [pc, #4]	@ (800986c <__malloc_lock+0x8>)
 8009866:	f000 b84b 	b.w	8009900 <__retarget_lock_acquire_recursive>
 800986a:	bf00      	nop
 800986c:	20000c58 	.word	0x20000c58

08009870 <__malloc_unlock>:
 8009870:	4801      	ldr	r0, [pc, #4]	@ (8009878 <__malloc_unlock+0x8>)
 8009872:	f000 b846 	b.w	8009902 <__retarget_lock_release_recursive>
 8009876:	bf00      	nop
 8009878:	20000c58 	.word	0x20000c58

0800987c <memset>:
 800987c:	4402      	add	r2, r0
 800987e:	4603      	mov	r3, r0
 8009880:	4293      	cmp	r3, r2
 8009882:	d100      	bne.n	8009886 <memset+0xa>
 8009884:	4770      	bx	lr
 8009886:	f803 1b01 	strb.w	r1, [r3], #1
 800988a:	e7f9      	b.n	8009880 <memset+0x4>

0800988c <_sbrk_r>:
 800988c:	b538      	push	{r3, r4, r5, lr}
 800988e:	4d06      	ldr	r5, [pc, #24]	@ (80098a8 <_sbrk_r+0x1c>)
 8009890:	2300      	movs	r3, #0
 8009892:	4604      	mov	r4, r0
 8009894:	4608      	mov	r0, r1
 8009896:	602b      	str	r3, [r5, #0]
 8009898:	f7f7 fe56 	bl	8001548 <_sbrk>
 800989c:	1c43      	adds	r3, r0, #1
 800989e:	d102      	bne.n	80098a6 <_sbrk_r+0x1a>
 80098a0:	682b      	ldr	r3, [r5, #0]
 80098a2:	b103      	cbz	r3, 80098a6 <_sbrk_r+0x1a>
 80098a4:	6023      	str	r3, [r4, #0]
 80098a6:	bd38      	pop	{r3, r4, r5, pc}
 80098a8:	20000c54 	.word	0x20000c54

080098ac <__errno>:
 80098ac:	4b01      	ldr	r3, [pc, #4]	@ (80098b4 <__errno+0x8>)
 80098ae:	6818      	ldr	r0, [r3, #0]
 80098b0:	4770      	bx	lr
 80098b2:	bf00      	nop
 80098b4:	2000002c 	.word	0x2000002c

080098b8 <__libc_init_array>:
 80098b8:	b570      	push	{r4, r5, r6, lr}
 80098ba:	4d0d      	ldr	r5, [pc, #52]	@ (80098f0 <__libc_init_array+0x38>)
 80098bc:	4c0d      	ldr	r4, [pc, #52]	@ (80098f4 <__libc_init_array+0x3c>)
 80098be:	1b64      	subs	r4, r4, r5
 80098c0:	10a4      	asrs	r4, r4, #2
 80098c2:	2600      	movs	r6, #0
 80098c4:	42a6      	cmp	r6, r4
 80098c6:	d109      	bne.n	80098dc <__libc_init_array+0x24>
 80098c8:	4d0b      	ldr	r5, [pc, #44]	@ (80098f8 <__libc_init_array+0x40>)
 80098ca:	4c0c      	ldr	r4, [pc, #48]	@ (80098fc <__libc_init_array+0x44>)
 80098cc:	f000 f864 	bl	8009998 <_init>
 80098d0:	1b64      	subs	r4, r4, r5
 80098d2:	10a4      	asrs	r4, r4, #2
 80098d4:	2600      	movs	r6, #0
 80098d6:	42a6      	cmp	r6, r4
 80098d8:	d105      	bne.n	80098e6 <__libc_init_array+0x2e>
 80098da:	bd70      	pop	{r4, r5, r6, pc}
 80098dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80098e0:	4798      	blx	r3
 80098e2:	3601      	adds	r6, #1
 80098e4:	e7ee      	b.n	80098c4 <__libc_init_array+0xc>
 80098e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ea:	4798      	blx	r3
 80098ec:	3601      	adds	r6, #1
 80098ee:	e7f2      	b.n	80098d6 <__libc_init_array+0x1e>
 80098f0:	080099e0 	.word	0x080099e0
 80098f4:	080099e0 	.word	0x080099e0
 80098f8:	080099e0 	.word	0x080099e0
 80098fc:	080099e4 	.word	0x080099e4

08009900 <__retarget_lock_acquire_recursive>:
 8009900:	4770      	bx	lr

08009902 <__retarget_lock_release_recursive>:
 8009902:	4770      	bx	lr

08009904 <_free_r>:
 8009904:	b538      	push	{r3, r4, r5, lr}
 8009906:	4605      	mov	r5, r0
 8009908:	2900      	cmp	r1, #0
 800990a:	d041      	beq.n	8009990 <_free_r+0x8c>
 800990c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009910:	1f0c      	subs	r4, r1, #4
 8009912:	2b00      	cmp	r3, #0
 8009914:	bfb8      	it	lt
 8009916:	18e4      	addlt	r4, r4, r3
 8009918:	f7ff ffa4 	bl	8009864 <__malloc_lock>
 800991c:	4a1d      	ldr	r2, [pc, #116]	@ (8009994 <_free_r+0x90>)
 800991e:	6813      	ldr	r3, [r2, #0]
 8009920:	b933      	cbnz	r3, 8009930 <_free_r+0x2c>
 8009922:	6063      	str	r3, [r4, #4]
 8009924:	6014      	str	r4, [r2, #0]
 8009926:	4628      	mov	r0, r5
 8009928:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800992c:	f7ff bfa0 	b.w	8009870 <__malloc_unlock>
 8009930:	42a3      	cmp	r3, r4
 8009932:	d908      	bls.n	8009946 <_free_r+0x42>
 8009934:	6820      	ldr	r0, [r4, #0]
 8009936:	1821      	adds	r1, r4, r0
 8009938:	428b      	cmp	r3, r1
 800993a:	bf01      	itttt	eq
 800993c:	6819      	ldreq	r1, [r3, #0]
 800993e:	685b      	ldreq	r3, [r3, #4]
 8009940:	1809      	addeq	r1, r1, r0
 8009942:	6021      	streq	r1, [r4, #0]
 8009944:	e7ed      	b.n	8009922 <_free_r+0x1e>
 8009946:	461a      	mov	r2, r3
 8009948:	685b      	ldr	r3, [r3, #4]
 800994a:	b10b      	cbz	r3, 8009950 <_free_r+0x4c>
 800994c:	42a3      	cmp	r3, r4
 800994e:	d9fa      	bls.n	8009946 <_free_r+0x42>
 8009950:	6811      	ldr	r1, [r2, #0]
 8009952:	1850      	adds	r0, r2, r1
 8009954:	42a0      	cmp	r0, r4
 8009956:	d10b      	bne.n	8009970 <_free_r+0x6c>
 8009958:	6820      	ldr	r0, [r4, #0]
 800995a:	4401      	add	r1, r0
 800995c:	1850      	adds	r0, r2, r1
 800995e:	4283      	cmp	r3, r0
 8009960:	6011      	str	r1, [r2, #0]
 8009962:	d1e0      	bne.n	8009926 <_free_r+0x22>
 8009964:	6818      	ldr	r0, [r3, #0]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	6053      	str	r3, [r2, #4]
 800996a:	4408      	add	r0, r1
 800996c:	6010      	str	r0, [r2, #0]
 800996e:	e7da      	b.n	8009926 <_free_r+0x22>
 8009970:	d902      	bls.n	8009978 <_free_r+0x74>
 8009972:	230c      	movs	r3, #12
 8009974:	602b      	str	r3, [r5, #0]
 8009976:	e7d6      	b.n	8009926 <_free_r+0x22>
 8009978:	6820      	ldr	r0, [r4, #0]
 800997a:	1821      	adds	r1, r4, r0
 800997c:	428b      	cmp	r3, r1
 800997e:	bf04      	itt	eq
 8009980:	6819      	ldreq	r1, [r3, #0]
 8009982:	685b      	ldreq	r3, [r3, #4]
 8009984:	6063      	str	r3, [r4, #4]
 8009986:	bf04      	itt	eq
 8009988:	1809      	addeq	r1, r1, r0
 800998a:	6021      	streq	r1, [r4, #0]
 800998c:	6054      	str	r4, [r2, #4]
 800998e:	e7ca      	b.n	8009926 <_free_r+0x22>
 8009990:	bd38      	pop	{r3, r4, r5, pc}
 8009992:	bf00      	nop
 8009994:	20000b18 	.word	0x20000b18

08009998 <_init>:
 8009998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800999a:	bf00      	nop
 800999c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800999e:	bc08      	pop	{r3}
 80099a0:	469e      	mov	lr, r3
 80099a2:	4770      	bx	lr

080099a4 <_fini>:
 80099a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a6:	bf00      	nop
 80099a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099aa:	bc08      	pop	{r3}
 80099ac:	469e      	mov	lr, r3
 80099ae:	4770      	bx	lr
