Timing Analyzer report for pbl2
Wed Jul 17 16:56:25 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'
 12. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'
 13. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'
 14. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'
 15. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'
 16. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'
 17. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'
 18. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'
 19. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'
 20. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'
 21. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'
 22. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'
 23. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'
 24. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'
 25. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'
 26. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'
 27. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'
 28. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'
 29. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'
 30. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'
 31. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'
 32. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'
 33. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'
 34. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'
 35. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'
 36. Setup: 'clock'
 37. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'
 38. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'
 39. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'
 40. Hold: 'clock'
 41. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'
 42. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'
 43. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'
 44. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'
 45. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'
 46. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'
 47. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'
 48. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'
 49. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'
 50. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'
 51. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'
 52. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'
 53. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'
 54. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'
 55. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'
 56. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'
 57. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'
 58. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'
 59. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'
 60. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'
 61. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'
 62. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'
 63. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'
 64. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pbl2                                                ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; clock                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                               ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                       ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 250.0 MHz  ; 250.0 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ;                                                               ;
; 419.46 MHz ; 419.46 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ;                                                               ;
; 450.65 MHz ; 450.65 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ;                                                               ;
; 450.65 MHz ; 450.65 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ;                                                               ;
; 450.65 MHz ; 450.65 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ;                                                               ;
; 450.86 MHz ; 450.86 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ;                                                               ;
; 450.86 MHz ; 450.86 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ;                                                               ;
; 450.86 MHz ; 450.86 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ;                                                               ;
; 451.06 MHz ; 451.06 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ;                                                               ;
; 451.06 MHz ; 451.06 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ;                                                               ;
; 451.67 MHz ; 451.67 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ;                                                               ;
; 451.67 MHz ; 451.67 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ;                                                               ;
; 451.88 MHz ; 451.88 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ;                                                               ;
; 451.88 MHz ; 451.88 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ;                                                               ;
; 452.9 MHz  ; 452.9 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ;                                                               ;
; 452.9 MHz  ; 452.9 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ;                                                               ;
; 452.9 MHz  ; 452.9 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ;                                                               ;
; 453.1 MHz  ; 453.1 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ;                                                               ;
; 453.31 MHz ; 453.31 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ;                                                               ;
; 453.31 MHz ; 453.31 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ;                                                               ;
; 453.51 MHz ; 453.51 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ;                                                               ;
; 454.75 MHz ; 304.04 MHz      ; clock                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 454.96 MHz ; 454.96 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ;                                                               ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Setup Summary                                                                ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; -3.000 ; -10.060       ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; -1.384 ; -9.382        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; -1.219 ; -1.219        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; -1.219 ; -1.219        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; -1.219 ; -1.219        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; -1.218 ; -1.218        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; -1.218 ; -1.218        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; -1.218 ; -1.218        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; -1.217 ; -1.217        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; -1.217 ; -1.217        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; -1.214 ; -1.214        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; -1.214 ; -1.214        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; -1.213 ; -1.213        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; -1.213 ; -1.213        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; -1.208 ; -1.208        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; -1.208 ; -1.208        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; -1.208 ; -1.208        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; -1.207 ; -1.207        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; -1.206 ; -1.206        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; -1.206 ; -1.206        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; -1.205 ; -1.205        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; -1.204 ; -1.204        ;
; clock                                               ; -1.199 ; -1.199        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; -1.198 ; -1.198        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Hold Summary                                                                 ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; -2.832 ; -2.832        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; -2.102 ; -2.102        ;
; clock                                               ; -1.820 ; -1.820        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; -1.439 ; -1.439        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; -1.329 ; -1.329        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; -1.308 ; -1.308        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; -1.222 ; -1.222        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; -0.868 ; -0.868        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; -0.867 ; -0.867        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; -0.867 ; -0.867        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; -0.865 ; -0.865        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; -0.864 ; -0.864        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; -0.862 ; -0.862        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; -0.593 ; -0.593        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; -0.518 ; -0.518        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; -0.515 ; -0.515        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; -0.511 ; -0.511        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; -0.509 ; -0.509        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; -0.509 ; -0.509        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; -0.505 ; -0.505        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; -0.504 ; -0.504        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; -0.504 ; -0.504        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; -0.499 ; -0.499        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; -0.499 ; -0.499        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; -0.498 ; -0.498        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; -0.498 ; -0.498        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 2.149  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clock                                               ; -2.289 ; -2.289        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 0.234  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'                                                                                                                                                                                          ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -3.000 ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.667      ;
; -2.932 ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.599      ;
; -2.839 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.506      ;
; -2.834 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.501      ;
; -2.573 ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.240      ;
; -2.482 ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.149      ;
; -2.301 ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.968      ;
; -2.189 ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.856      ;
; -2.133 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.800      ;
; -2.123 ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.790      ;
; -2.114 ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.781      ;
; -1.925 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.592      ;
; -1.921 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.588      ;
; -1.849 ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.516      ;
; -1.746 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.413      ;
; -1.729 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.396      ;
; -1.703 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.370      ;
+--------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.384 ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 2.051      ;
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.886      ;
; -1.208 ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.875      ;
; -1.204 ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.871      ;
; -1.195 ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.862      ;
; -1.194 ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.861      ;
; -0.998 ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.665      ;
; -0.980 ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.647      ;
; 2.048  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.500        ; 3.649      ; 2.144      ;
; 2.548  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 3.649      ; 2.144      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1.000        ; 0.000      ; 1.886      ;
; 1.275  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.500        ; 2.876      ; 2.144      ;
; 1.775  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1.000        ; 2.876      ; 2.144      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1.000        ; 0.000      ; 1.886      ;
; 1.385  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.500        ; 2.986      ; 2.144      ;
; 1.885  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1.000        ; 2.986      ; 2.144      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 1.000        ; 0.000      ; 1.886      ;
; 1.254  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 0.500        ; 2.855      ; 2.144      ;
; 1.754  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 1.000        ; 2.855      ; 2.144      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.218 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1.000        ; 0.000      ; 1.885      ;
; 0.461  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.500        ; 1.793      ; 1.875      ;
; 0.961  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1.000        ; 1.793      ; 1.875      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.218 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1.000        ; 0.000      ; 1.885      ;
; 0.445  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.500        ; 1.786      ; 1.884      ;
; 0.945  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1.000        ; 1.786      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.218 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1.000        ; 0.000      ; 1.885      ;
; 0.445  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.500        ; 1.786      ; 1.884      ;
; 0.945  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1.000        ; 1.786      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.217 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1.000        ; 0.000      ; 1.884      ;
; 0.444  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.500        ; 1.786      ; 1.885      ;
; 0.944  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1.000        ; 1.786      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.217 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 1.000        ; 0.000      ; 1.884      ;
; 0.444  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 0.500        ; 1.786      ; 1.885      ;
; 0.944  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 1.000        ; 1.786      ; 1.885      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.214 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 1.000        ; 0.000      ; 1.881      ;
; 2.778  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 0.500        ; 4.375      ; 2.140      ;
; 3.278  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 1.000        ; 4.375      ; 2.140      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.214 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1.000        ; 0.000      ; 1.881      ;
; 1.168  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.500        ; 2.765      ; 2.140      ;
; 1.668  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1.000        ; 2.765      ; 2.140      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.213 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1.000        ; 0.000      ; 1.880      ;
; 0.450  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.500        ; 1.787      ; 1.880      ;
; 0.950  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1.000        ; 1.787      ; 1.880      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.213 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 1.000        ; 0.000      ; 1.880      ;
; 0.450  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 0.500        ; 1.787      ; 1.880      ;
; 0.950  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 1.000        ; 1.787      ; 1.880      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.208 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1.000        ; 0.000      ; 1.875      ;
; 0.464  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.500        ; 1.786      ; 1.865      ;
; 0.964  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1.000        ; 1.786      ; 1.865      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.208 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 1.000        ; 0.000      ; 1.875      ;
; 0.808  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 0.500        ; 2.158      ; 1.893      ;
; 1.308  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 1.000        ; 2.158      ; 1.893      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.208 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 1.000        ; 0.000      ; 1.875      ;
; 0.451  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 0.500        ; 1.793      ; 1.885      ;
; 0.951  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 1.000        ; 1.793      ; 1.885      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.207 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 1.000        ; 0.000      ; 1.874      ;
; 0.811  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 0.500        ; 2.158      ; 1.890      ;
; 1.311  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 1.000        ; 2.158      ; 1.890      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.206 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1.000        ; 0.000      ; 1.873      ;
; 0.810  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.500        ; 2.158      ; 1.891      ;
; 1.310  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1.000        ; 2.158      ; 1.891      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.206 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 1.000        ; 0.000      ; 1.873      ;
; 0.455  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 0.500        ; 1.795      ; 1.883      ;
; 0.955  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 1.000        ; 1.795      ; 1.883      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.205 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1.000        ; 0.000      ; 1.872      ;
; 0.539  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.500        ; 2.136      ; 2.140      ;
; 1.039  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1.000        ; 2.136      ; 2.140      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.813  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.500        ; 2.158      ; 1.888      ;
; 1.313  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1.000        ; 2.158      ; 1.888      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.457  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.500        ; 1.795      ; 1.881      ;
; 0.957  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1.000        ; 1.795      ; 1.881      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.813  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 0.500        ; 2.157      ; 1.887      ;
; 1.313  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 1.000        ; 2.157      ; 1.887      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.455  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 0.500        ; 1.793      ; 1.881      ;
; 0.955  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 1.000        ; 1.793      ; 1.881      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clock'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.199 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                              ; clock       ; 1.000        ; 0.000      ; 1.866      ;
; 1.766  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; 0.500        ; 3.348      ; 2.125      ;
; 2.266  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; 1.000        ; 3.348      ; 2.125      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.198 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1.000        ; 0.000      ; 1.865      ;
; 0.814  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.500        ; 2.136      ; 1.865      ;
; 1.314  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1.000        ; 2.136      ; 1.865      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.832 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 0.000        ; 4.375      ; 2.140      ;
; -2.332 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; -0.500       ; 4.375      ; 2.140      ;
; 1.660  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 0.000        ; 0.000      ; 1.881      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.102 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 3.649      ; 2.144      ;
; -1.602 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; -0.500       ; 3.649      ; 2.144      ;
; 1.426  ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.647      ;
; 1.444  ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.665      ;
; 1.640  ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.861      ;
; 1.641  ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.862      ;
; 1.650  ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.871      ;
; 1.654  ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.875      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.886      ;
; 1.830  ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 2.051      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clock'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.820 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; 0.000        ; 3.348      ; 2.125      ;
; -1.320 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; -0.500       ; 3.348      ; 2.125      ;
; 1.645  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                              ; clock       ; 0.000        ; 0.000      ; 1.866      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.439 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.000        ; 2.986      ; 2.144      ;
; -0.939 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; -0.500       ; 2.986      ; 2.144      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.000        ; 0.000      ; 1.886      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.329 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.000        ; 2.876      ; 2.144      ;
; -0.829 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; -0.500       ; 2.876      ; 2.144      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.000        ; 0.000      ; 1.886      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.308 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 0.000        ; 2.855      ; 2.144      ;
; -0.808 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; -0.500       ; 2.855      ; 2.144      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 0.000        ; 0.000      ; 1.886      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.222 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.000        ; 2.765      ; 2.140      ;
; -0.722 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; -0.500       ; 2.765      ; 2.140      ;
; 1.660  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.000        ; 0.000      ; 1.881      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.868 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.000        ; 2.136      ; 1.865      ;
; -0.368 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; -0.500       ; 2.136      ; 1.865      ;
; 1.644  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.000        ; 0.000      ; 1.865      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.867 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.000        ; 2.158      ; 1.888      ;
; -0.367 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; -0.500       ; 2.158      ; 1.888      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.867 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 0.000        ; 2.157      ; 1.887      ;
; -0.367 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; -0.500       ; 2.157      ; 1.887      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.865 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 0.000        ; 2.158      ; 1.890      ;
; -0.365 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; -0.500       ; 2.158      ; 1.890      ;
; 1.653  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 0.000        ; 0.000      ; 1.874      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.864 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.000        ; 2.158      ; 1.891      ;
; -0.364 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; -0.500       ; 2.158      ; 1.891      ;
; 1.652  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.000        ; 0.000      ; 1.873      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.862 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 0.000        ; 2.158      ; 1.893      ;
; -0.362 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; -0.500       ; 2.158      ; 1.893      ;
; 1.654  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 0.000        ; 0.000      ; 1.875      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.593 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.000        ; 2.136      ; 2.140      ;
; -0.093 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; -0.500       ; 2.136      ; 2.140      ;
; 1.651  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.000        ; 0.000      ; 1.872      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.518 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.000        ; 1.786      ; 1.865      ;
; -0.018 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; -0.500       ; 1.786      ; 1.865      ;
; 1.654  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.000        ; 0.000      ; 1.875      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.515 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.000        ; 1.793      ; 1.875      ;
; -0.015 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; -0.500       ; 1.793      ; 1.875      ;
; 1.664  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.000        ; 0.000      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.511 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.000        ; 1.795      ; 1.881      ;
; -0.011 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; -0.500       ; 1.795      ; 1.881      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.509 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 0.000        ; 1.795      ; 1.883      ;
; -0.009 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; -0.500       ; 1.795      ; 1.883      ;
; 1.652  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 0.000        ; 0.000      ; 1.873      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.509 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 0.000        ; 1.793      ; 1.881      ;
; -0.009 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; -0.500       ; 1.793      ; 1.881      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.505 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 0.000        ; 1.793      ; 1.885      ;
; -0.005 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; -0.500       ; 1.793      ; 1.885      ;
; 1.654  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 0.000        ; 0.000      ; 1.875      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.504 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.000        ; 1.787      ; 1.880      ;
; -0.004 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; -0.500       ; 1.787      ; 1.880      ;
; 1.659  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.000        ; 0.000      ; 1.880      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.504 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 0.000        ; 1.787      ; 1.880      ;
; -0.004 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; -0.500       ; 1.787      ; 1.880      ;
; 1.659  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 0.000        ; 0.000      ; 1.880      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.499 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.000        ; 1.786      ; 1.884      ;
; 0.001  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; -0.500       ; 1.786      ; 1.884      ;
; 1.664  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.000        ; 0.000      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.499 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.000        ; 1.786      ; 1.884      ;
; 0.001  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; -0.500       ; 1.786      ; 1.884      ;
; 1.664  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.000        ; 0.000      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.498 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.000        ; 1.786      ; 1.885      ;
; 0.002  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; -0.500       ; 1.786      ; 1.885      ;
; 1.663  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.000        ; 0.000      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.498 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 0.000        ; 1.786      ; 1.885      ;
; 0.002  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; -0.500       ; 1.786      ; 1.885      ;
; 1.663  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 0.000        ; 0.000      ; 1.884      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'                                                                                                                                                                                          ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.149 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.370      ;
; 2.175 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.396      ;
; 2.192 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.413      ;
; 2.196 ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.417      ;
; 2.222 ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.443      ;
; 2.269 ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.490      ;
; 2.367 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.588      ;
; 2.371 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.592      ;
; 2.560 ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.781      ;
; 2.569 ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.790      ;
; 2.579 ; pbl2:part2|bcd_counter:comb_44|carregar    ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.800      ;
; 2.646 ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.867      ;
; 2.747 ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.968      ;
; 2.754 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.975      ;
; 2.922 ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 3.143      ;
; 2.927 ; pbl2:part2|bcd_counter:comb_44|contagem[1] ; pbl2:part2|bcd_counter:comb_44|contagem[2] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 3.148      ;
; 3.204 ; pbl2:part2|bcd_counter:comb_44|contagem[0] ; pbl2:part2|bcd_counter:comb_44|contagem[3] ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 3.425      ;
+-------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clock                                               ; clock                                               ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                               ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 8        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 25       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clock                                               ; clock                                               ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                               ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 8        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 25       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 49    ; 49   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 101   ; 101  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; Target                                              ; Clock                                               ; Type ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; clock                                               ; clock                                               ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; Base ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; H          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Key_Ad     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; T          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ua         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Us         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; Ad                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Al                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ve                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segC               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segD               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segE               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segF               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segG               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; H          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Key_Ad     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; T          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ua         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Us         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; Ad                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Al                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ve                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segC               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segD               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segE               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segF               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segG               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jul 17 16:56:24 2024
Info: Command: quartus_sta pbl2 -c pbl2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -10.060 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q 
    Info (332119):    -1.384              -9.382 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q 
    Info (332119):    -1.219              -1.219 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q 
    Info (332119):    -1.219              -1.219 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q 
    Info (332119):    -1.219              -1.219 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q 
    Info (332119):    -1.218              -1.218 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q 
    Info (332119):    -1.218              -1.218 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q 
    Info (332119):    -1.218              -1.218 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q 
    Info (332119):    -1.217              -1.217 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q 
    Info (332119):    -1.217              -1.217 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q 
    Info (332119):    -1.214              -1.214 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q 
    Info (332119):    -1.214              -1.214 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q 
    Info (332119):    -1.213              -1.213 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q 
    Info (332119):    -1.213              -1.213 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q 
    Info (332119):    -1.208              -1.208 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q 
    Info (332119):    -1.208              -1.208 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q 
    Info (332119):    -1.208              -1.208 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q 
    Info (332119):    -1.207              -1.207 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q 
    Info (332119):    -1.206              -1.206 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q 
    Info (332119):    -1.206              -1.206 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q 
    Info (332119):    -1.205              -1.205 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q 
    Info (332119):    -1.199              -1.199 clock 
    Info (332119):    -1.198              -1.198 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q 
Info (332146): Worst-case hold slack is -2.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.832              -2.832 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q 
    Info (332119):    -2.102              -2.102 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q 
    Info (332119):    -1.820              -1.820 clock 
    Info (332119):    -1.439              -1.439 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q 
    Info (332119):    -1.329              -1.329 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q 
    Info (332119):    -1.308              -1.308 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q 
    Info (332119):    -1.222              -1.222 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q 
    Info (332119):    -0.868              -0.868 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q 
    Info (332119):    -0.867              -0.867 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q 
    Info (332119):    -0.867              -0.867 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q 
    Info (332119):    -0.865              -0.865 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q 
    Info (332119):    -0.864              -0.864 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q 
    Info (332119):    -0.862              -0.862 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q 
    Info (332119):    -0.593              -0.593 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q 
    Info (332119):    -0.518              -0.518 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q 
    Info (332119):    -0.515              -0.515 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q 
    Info (332119):    -0.511              -0.511 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q 
    Info (332119):    -0.509              -0.509 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q 
    Info (332119):    -0.509              -0.509 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q 
    Info (332119):    -0.505              -0.505 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q 
    Info (332119):    -0.504              -0.504 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q 
    Info (332119):    -0.504              -0.504 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q 
    Info (332119):    -0.499              -0.499 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q 
    Info (332119):    -0.499              -0.499 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q 
    Info (332119):    -0.498              -0.498 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q 
    Info (332119):    -0.498              -0.498 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q 
    Info (332119):     2.149               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clock 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 366 megabytes
    Info: Processing ended: Wed Jul 17 16:56:25 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


