Active-HDL 13.0.375.8320 2023-07-10 21:48:29

Elaboration top modules:
Architecture                  Test_CPU(Test_CPU)


--------------------------------------------------------------------------------------------------------------------
Entity              | Architecture             | Library   | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------------
Test_CPU            | Test_CPU                 | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
CPU                 | CPU                      | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
IF_ID_Reg           | IF_ID_Reg_Arch           | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Mux_3_1             | Mux_3_1_Arch             | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Mux_2_1             | Mux_2_1_Arch             | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
ALU                 | ALU_Arch                 | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
ForwardingUnit      | ForwardingUnit_Arch      | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
EXE_MEM_Reg         | EXE_MEM_Reg_Arch         | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
AdderEnable         | AdderEnable_Arch         | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Memory_3KB          | Memory_Arch              | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
MEM_WB_Reg          | MEM_WB_Reg_Arch          | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Register_File       | Register_File_Arch       | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Memory_1KB          | Memory_1KB_Arch          | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Adder               | Adder_Arch               | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
PC_Reg              | PC_Reg_Arch              | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
HazardDetectionUnit | HazardDetectionUnit_Arch | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Sign_Extension_12   | Sign_Extension_12_Arch   | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Controller          | Controller_Arch          | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Mux_2_4bit          | Mux_2_4bit_Arch          | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
ID_EXE_Reg          | ID_EXE_Reg_Arch          | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
Sign_Extension_8    | Sign_Extension_8_Arch    | cap23_cpu |      | 13.0.375.8320 (Windows64) | -O3
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
VHDL Package                                   | Library   | Info | Compiler Version          | Compilation Options
--------------------------------------------------------------------------------------------------------------------
standard                                       | std       |      |                           | <unavailable>
TEXTIO                                         | std       |      | 13.0.375.8320 (Windows64) |  -2019
std_logic_1164                                 | ieee      |      | 13.0.375.8320 (Windows64) |  -2008
std_logic_arith                                | ieee      |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_SIGNED                               | ieee      |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_UNSIGNED                             | ieee      |      | 13.0.375.8320 (Windows64) | <unavailable>
STD_LOGIC_TEXTIO                               | ieee      |      | 13.0.375.8320 (Windows64) | <unavailable>
NUMERIC_STD                                    | ieee      |      | 13.0.375.8320 (Windows64) |  -2008
--------------------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------------------------------
Library                                        | Comment
--------------------------------------------------------------------------------------------------------------------
cap23_cpu                                      | None
ieee                                           | Standard IEEE packages library
std                                            | Standard VHDL library
--------------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+Test_CPU Test_CPU Test_CPU

