
---------- Begin Simulation Statistics ----------
final_tick                               2620244982870                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53405                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383332                       # Number of bytes of host memory used
host_op_rate                                    62241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102220.64                       # Real time elapsed on the host
host_tick_rate                               16131193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5459064236                       # Number of instructions simulated
sim_ops                                    6362358846                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.648941                       # Number of seconds simulated
sim_ticks                                1648940773140                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   334                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10568495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21136999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     36.486087                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       225321150                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    617553623                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1106919                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    541865806                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     22432897                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     22433897                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1000                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       659847085                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        33233798                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1002176349                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        904687674                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1106479                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          645260151                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     246886511                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     49293367                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     67427203                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3459064235                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4035192751                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3945331869                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.022777                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.208679                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2800184561     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    461027718     11.69%     82.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    165130715      4.19%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     77961835      1.98%     88.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     58609973      1.49%     90.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     48863225      1.24%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     50501324      1.28%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     36166007      0.92%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    246886511      6.26%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3945331869                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     33043864                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3698113148                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             846023632                       # Number of loads committed
system.switch_cpus.commit.membars            60246267                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2357118526     58.41%     58.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     93845402      2.33%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    846023632     20.97%     81.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    738205191     18.29%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4035192751                       # Class of committed instruction
system.switch_cpus.commit.refs             1584228823                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         183827259                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3459064235                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4035192751                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.143169                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.143169                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3230523509                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           445                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    222480213                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4119035380                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        157878581                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         414919092                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1169940                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           483                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     149802350                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           659847085                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         438417131                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3513753904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         28824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3551521859                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2340760                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.166868                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    439369137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    280987845                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.898143                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3954293474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.049523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.423747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3174185456     80.27%     80.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        104917150      2.65%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         53352198      1.35%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         77935987      1.97%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         89095141      2.25%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         46484547      1.18%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         52859463      1.34%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         44977032      1.14%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        310486500      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3954293474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1449290                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        649996263                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.054685                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1692791365                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          745180154                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       185763465                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     862936174                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     49465533                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        10513                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    754148733                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4102248943                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     947611211                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       871739                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4170534427                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        4008991                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     462341421                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1169940                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     466613972                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     76359262                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2458                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       111521                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     90862027                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     16912519                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     15943519                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       111521                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       152537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1296753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3681169988                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4078475795                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594653                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2189019992                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.031404                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4078831873                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4972696231                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2850024894                       # number of integer regfile writes
system.switch_cpus.ipc                       0.874761                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.874761                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2384113688     57.15%     57.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     93908375      2.25%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    947891512     22.72%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    745492592     17.87%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4171406170                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            94718504                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022707                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4113561      4.34%      4.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         155127      0.16%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       45832568     48.39%     52.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      44617248     47.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3988078873                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  11847042740                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3890987588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3958659708                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4052783409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4171406170                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     49465534                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     67056100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        47504                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       172167                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     58301397                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3954293474                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.054906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.878787                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2594953265     65.62%     65.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    426087594     10.78%     76.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    241732161      6.11%     82.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    177433961      4.49%     87.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    186860014      4.73%     91.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    126569263      3.20%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    106182170      2.69%     97.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     43627388      1.10%     98.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     50847658      1.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3954293474                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.054905                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      278045801                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    544829078                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    187488207                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    210756801                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     71172065                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     89764537                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    862936174                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    754148733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5539307389                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      197172132                       # number of misc regfile writes
system.switch_cpus.numCycles               3954294420                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      1370592135                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3871384946                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       36328805                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        224709546                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      213920148                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       2325355                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6483789997                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4107479373                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3938871747                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         492832956                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       92945398                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1169940                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     445712223                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         67486705                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4914692948                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1419276660                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     60592263                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         860059204                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     49465538                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    131390890                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7801060970                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8214212095                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        124818923                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        62673074                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10568506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10568513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21137012                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10568515                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10567837                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4050084                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6518410                       # Transaction distribution
system.membus.trans_dist::ReadExReq               668                       # Transaction distribution
system.membus.trans_dist::ReadExResp              668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10567837                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     16013080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     15692424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31705504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31705504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    944185216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    926994176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1871179392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1871179392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10568505                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10568505    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10568505                       # Request fanout histogram
system.membus.reqLayer0.occupancy         32032260337                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31621221317                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        99090897417                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2620244982870                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10567838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8100178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17086927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            32                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10567806                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           96                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31705422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31705518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1871176704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1871184896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14618631                       # Total snoops (count)
system.tol2bus.snoopTraffic                 518410752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25187137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.419600                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493494                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14618620     58.04%     58.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10568515     41.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25187137                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15569744172                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22035268290                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66720                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    683223168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         683225088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    260960128                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      260960128                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5337681                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5337696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2038751                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2038751                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    414340636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            414341800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     158259249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           158259249                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     158259249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    414340636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           572601049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   4077502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10675362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000117040198                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       235351                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       235351                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           18197057                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3849310                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5337696                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2038751                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10675392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 4077502                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1797710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1081672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           386052                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           631090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           930608                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           663266                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           388098                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           502770                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           481362                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           246702                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          236002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          181846                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          385092                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          418518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          996730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1347874                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           684544                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           695240                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            64176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           278098                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           684666                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           342336                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              668                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           65524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          577670                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          684551                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.31                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.26                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                199782041740                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               53376960000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           399945641740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18714.26                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37464.26                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 7845288                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3690673                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.49                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.51                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10675392                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             4077502                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                4506297                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                4506847                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 831346                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 830811                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                142097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                152907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                224863                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                228308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                235451                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                235397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                235418                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                235992                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                235954                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                236429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                238042                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                237113                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                237781                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                238890                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                236605                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                237277                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                238327                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                236412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 14206                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      3216894                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   293.507285                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   219.017547                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   268.069973                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        17736      0.55%      0.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1763128     54.81%     55.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       606036     18.84%     74.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       291203      9.05%     83.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       119427      3.71%     86.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        61173      1.90%     88.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        64408      2.00%     90.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        48175      1.50%     92.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       245608      7.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      3216894                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       235351                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.359289                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.070430                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.017911                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1044      0.44%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        17281      7.34%      7.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        20041      8.52%     16.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        35994     15.29%     31.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        39437     16.76%     48.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        39823     16.92%     65.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        20180      8.57%     73.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         7160      3.04%     76.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         7068      3.00%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63        31115     13.22%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         9977      4.24%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1511      0.64%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75         4676      1.99%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           41      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       235351                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       235351                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.325072                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.291954                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.069940                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           84496     35.90%     35.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            6759      2.87%     38.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          133170     56.58%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            6018      2.56%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            4275      1.82%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             194      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             439      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       235351                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             683225088                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              260958272                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              683225088                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           260960128                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      414.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      158.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   414.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   158.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.47                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.24                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1648940734776                       # Total gap between requests
system.mem_ctrls0.avgGap                    223541.32                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    683223168                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    260958272                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1164.383846451825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 414340635.594188332558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 158258123.184782117605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10675362                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      4077502                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1172818                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 399944468922                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 38337893527790                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     39093.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37464.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9402299.14                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9540475140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          5070867615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        30660059640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        6934315860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    130165386000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    603832808280                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    124701643680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      910905556215                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       552.418602                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 318449937619                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  55061500000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1275429335521                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         13428219420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          7137245115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        45562239240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       14350093200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    130165386000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    678966221700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     61432220640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      951041625315                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       576.759118                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 153430995204                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  55061500000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1440448277936                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    669541504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         669543552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    257450624                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      257450624                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5230793                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5230809                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2011333                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2011333                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    406043392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            406044634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     156130910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           156130910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     156130910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    406043392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           562175544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   4022666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10461586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000129526846                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       230844                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       230844                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17919081                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3799522                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5230809                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2011333                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10461618                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 4022666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1722820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1018152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           288804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           812938                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           898576                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           620456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           239690                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           299516                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           342958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           256724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          492478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          385088                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          417170                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          374390                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          954692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1337166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           684544                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           685212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            53480                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           288792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           684658                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           331638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           32094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          577662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          684568                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.32                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                183019994900                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               52308090000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           379175332400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17494.43                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36244.43                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 7783873                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3636684                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.40                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10461618                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             4022666                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                4523826                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                4523915                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 706977                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 706890                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                152763                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                162909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                223254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                226040                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                230958                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                230895                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                230862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                230865                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                230940                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                231127                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                231245                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                231998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                236018                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                235177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                231146                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                231343                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                231193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                230893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                 12943                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    78                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      3063702                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   302.572154                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   223.999060                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   276.325923                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        13740      0.45%      0.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1656487     54.07%     54.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       541475     17.67%     72.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       329511     10.76%     82.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        83441      2.72%     85.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        72335      2.36%     88.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        54084      1.77%     89.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        53658      1.75%     91.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       258971      8.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      3063702                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       230844                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.318951                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    43.999397                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.802530                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          173      0.07%      0.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         8590      3.72%      3.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         9510      4.12%      7.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        29400     12.74%     20.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        21031      9.11%     29.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        26775     11.60%     41.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        42334     18.34%     59.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        25343     10.98%     70.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        10959      4.75%     75.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        23269     10.08%     85.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63        24648     10.68%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         6542      2.83%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          606      0.26%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         1363      0.59%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          299      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       230844                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       230844                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.425829                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.397089                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.992159                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           68528     29.69%     29.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            9318      4.04%     33.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          141760     61.41%     95.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            9042      3.92%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1852      0.80%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             292      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              52      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       230844                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             669543552                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              257449472                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              669543552                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           257450624                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      406.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      156.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   406.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   156.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.39                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1648940660133                       # Total gap between requests
system.mem_ctrls1.avgGap                    227686.87                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    669541504                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    257449472                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1242.009436215280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 406043391.555552184582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 156130211.705391407013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10461586                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      4022666                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1256416                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 379174075984                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 38209552613345                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39263.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36244.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   9498564.54                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          9799442940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          5208508470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        32563155240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        6756371280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    130165386000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    631842297060                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    101115471360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      917450632350                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       556.387863                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 257045559986                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  55061500000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1336833713154                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         12075439320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6418240620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        42132797280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       14241851280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    130165386000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    668807584230                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     69986862240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      943828160970                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       572.384513                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 176083604372                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  55061500000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1417795668768                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     10568474                       # number of demand (read+write) misses
system.l2.demand_misses::total               10568505                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     10568474                       # number of overall misses
system.l2.overall_misses::total              10568505                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2857701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 930913018857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     930915876558                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2857701                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 930913018857                       # number of overall miss cycles
system.l2.overall_miss_latency::total    930915876558                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     10568474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10568506                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10568474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10568506                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92183.903226                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88083.957898                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88083.969924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92183.903226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88083.957898                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88083.969924                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4050084                       # number of writebacks
system.l2.writebacks::total                   4050084                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     10568474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10568505                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10568474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10568505                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2591360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 840632564568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 840635155928                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2591360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 840632564568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 840635155928                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83592.258065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79541.527430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79541.539312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83592.258065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79541.527430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79541.539312                       # average overall mshr miss latency
system.l2.replacements                       14618631                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4050094                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4050094                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4050094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4050094                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6518378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6518378                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 668                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     55953060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      55953060                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83762.065868                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83762.065868                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     50230828                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     50230828                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75195.850299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75195.850299                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2857701                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2857701                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             32                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968750                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92183.903226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92183.903226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2591360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2591360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83592.258065                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83592.258065                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data     10567806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10567806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 930857065797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 930857065797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10567806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10567806                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88084.231088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88084.231088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10567806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10567806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 840582333740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 840582333740                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79541.802124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79541.802124                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                    14618760                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14618759                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.944863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000400                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    92.054458                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.280819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.719175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 352810791                       # Number of tag accesses
system.l2.tags.data_accesses                352810791                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971304209730                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1648940773140                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    438417084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2440516872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    438417084                       # number of overall hits
system.cpu.icache.overall_hits::total      2440516872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            855                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          809                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total           855                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3920634                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3920634                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3920634                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3920634                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100597                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    438417130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2440517727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100597                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    438417130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2440517727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85231.173913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4585.536842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85231.173913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4585.536842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          175                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          217                       # number of writebacks
system.cpu.icache.writebacks::total               217                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           32                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2907741                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2907741                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2907741                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2907741                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90866.906250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90866.906250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90866.906250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90866.906250                       # average overall mshr miss latency
system.cpu.icache.replacements                    217                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    438417084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2440516872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           855                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3920634                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3920634                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    438417130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2440517727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85231.173913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4585.536842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2907741                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2907741                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90866.906250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90866.906250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.850177                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2440517713                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2901923.558859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.745639                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    20.104538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032219                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       95180192194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      95180192194                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820134246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1409599841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2229734087                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820134246                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1409599841                       # number of overall hits
system.cpu.dcache.overall_hits::total      2229734087                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9042063                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     22662222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       31704285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9042063                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     22662222                       # number of overall misses
system.cpu.dcache.overall_misses::total      31704285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1513395701262                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1513395701262                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1513395701262                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1513395701262                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    829176309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1432262063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2261438372                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    829176309                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1432262063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2261438372                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015823                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014020                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010905                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.015823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014020                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66780.552289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47734.736843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66780.552289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47734.736843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       134820                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   114.936061                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9962769                       # number of writebacks
system.cpu.dcache.writebacks::total           9962769                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     12094416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12094416                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     12094416                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12094416                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10567806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10567806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10567806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10567806                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 944176703823                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 944176703823                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 944176703823                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 944176703823                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004673                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89344.628755                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89344.628755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89344.628755                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89344.628755                       # average overall mshr miss latency
system.cpu.dcache.replacements               19612117                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    429245371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    720690357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1149935728                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5069039                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     22659550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27728589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1513157427462                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1513157427462                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    434314410                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    743349907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1177664317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011671                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.030483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66777.911629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54570.300258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     12092412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     12092412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10567138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10567138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 944119915095                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 944119915095                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014216                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008973                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 89344.902574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89344.902574                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    390888875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    688909484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1079798359                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3973024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2672                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3975696                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    238273800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    238273800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    394861899                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    688912156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1083774055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010062                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89174.326347                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    59.932600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2004                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2004                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          668                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     56788728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     56788728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 85013.065868                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85013.065868                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     24185966                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     49292714                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     73478680                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1836                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          668                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2504                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     58836198                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     58836198                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     24187802                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     49293382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     73481184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000076                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 88078.140719                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23496.884185                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          668                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          668                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     58279086                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     58279086                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 87244.140719                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87244.140719                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     24187802                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     49293033                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     73480835                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     24187802                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     49293033                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     73480835                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2620244982870                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999481                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2396305975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19612373                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.183378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.880700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.118781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.503440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.496558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       77088424885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      77088424885                       # Number of data accesses

---------- End Simulation Statistics   ----------
