m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/fpgaproject/stepmax10/workshop/lab5/simulation/modelsim
vdivide
Z1 !s110 1546829450
!i10b 1
!s100 gcD]kTg0^Ehf]G3[PPn3C0
I]@Eh_f[74O40L[hF<R=XU1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1546829255
8E:/fpgaproject/stepmax10/workshop/lab5/divide.v
FE:/fpgaproject/stepmax10/workshop/lab5/divide.v
L0 18
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1546829450.000000
!s107 E:/fpgaproject/stepmax10/workshop/lab5/divide.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/fpgaproject/stepmax10/workshop/lab5|E:/fpgaproject/stepmax10/workshop/lab5/divide.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+E:/fpgaproject/stepmax10/workshop/lab5
Z7 tCvgOpt 0
vdivide_tb
R1
!i10b 1
!s100 dFRfNF=LERL3WDA1dS1bm0
IUcnGG?:?Rc7l?bg3OVVGi0
R2
R0
w1544519884
8E:/fpgaproject/stepmax10/workshop/lab5/divide_tb.v
FE:/fpgaproject/stepmax10/workshop/lab5/divide_tb.v
L0 20
R3
r1
!s85 0
31
R4
!s107 E:/fpgaproject/stepmax10/workshop/lab5/divide_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/fpgaproject/stepmax10/workshop/lab5|E:/fpgaproject/stepmax10/workshop/lab5/divide_tb.v|
!i113 1
R5
R6
R7
