
*** Running vivado
    with args -log Gate_test.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Gate_test.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Gate_test.tcl -notrace
Command: synth_design -top Gate_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 305.090 ; gain = 97.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Gate_test' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_test.v:23]
WARNING: [Synth 8-387] label required on module instance [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_test.v:38]
INFO: [Synth 8-638] synthesizing module 'divider_60Hz' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/divider.v:84]
	Parameter DIV_FACTOR bound to: 1666667 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_60Hz' (1#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/divider.v:84]
INFO: [Synth 8-638] synthesizing module 'Gate_logic' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:23]
	Parameter _MAX_OFFSET bound to: 10000000 - type: integer 
	Parameter _START_P bound to: 600 - type: integer 
	Parameter _BETA bound to: 4096 - type: integer 
	Parameter _DEL_PHI bound to: 100 - type: integer 
	Parameter _BAS_PHI bound to: 4096 - type: integer 
	Parameter _MAX_PHI bound to: 16000 - type: integer 
	Parameter _MIN_PHI bound to: -16000 - type: integer 
	Parameter _BAS_SPEED bound to: 64 - type: integer 
	Parameter _BAS_TIME bound to: 64 - type: integer 
	Parameter _SPEED_LEVEL bound to: 16 - type: integer 
	Parameter _CHARA_XPOS bound to: 218 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:91]
INFO: [Synth 8-256] done synthesizing module 'Gate_logic' (2#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'speed' does not match port width (4) of module 'Gate_logic' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_test.v:52]
WARNING: [Synth 8-350] instance 'gate_uut' of module 'Gate_logic' requires 13 connections, but only 11 given [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_test.v:44]
INFO: [Synth 8-638] synthesizing module 'display_seg' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'hex_to_bcd' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v:22]
INFO: [Synth 8-256] done synthesizing module 'hex_to_bcd' (3#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v:22]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:22]
INFO: [Synth 8-226] default block is never used [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:70]
INFO: [Synth 8-226] default block is never used [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:90]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (4#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:22]
INFO: [Synth 8-638] synthesizing module 'speed_led_display' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_5M' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/divider.v:54]
	Parameter DIV_FACTOR bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_5M' (5#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/divider.v:54]
WARNING: [Synth 8-5788] Register GEN_REGS[0].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[1].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[2].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[3].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[4].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[5].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[6].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[7].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[8].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[9].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[10].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[11].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[12].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[13].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[14].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
WARNING: [Synth 8-5788] Register GEN_REGS[15].led_reg in module speed_led_display is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:50]
INFO: [Synth 8-256] done synthesizing module 'speed_led_display' (6#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:23]
INFO: [Synth 8-256] done synthesizing module 'display_seg' (7#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_seg.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'speed' does not match port width (4) of module 'display_seg' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_test.v:63]
INFO: [Synth 8-256] done synthesizing module 'Gate_test' (8#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_test.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 345.242 ; gain = 137.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 345.242 ; gain = 137.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'speed[0]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[1]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[2]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[3]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[3]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[2]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[1]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed[0]'. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Gate_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Gate_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 650.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O_CLK_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:91]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:103]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/Gate_logic.v:102]
INFO: [Synth 8-5546] ROM "O_CLK_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 126   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 110   
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Gate_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
Module divider_60Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Gate_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module hex_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 124   
+---Muxes : 
	   2 Input      4 Bit        Muxes := 108   
Module seven_segment_display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
Module divider_5M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module speed_led_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Offset3, operation Mode is: A*B.
DSP Report: operator Offset3 is absorbed into DSP Offset3.
DSP Report: Generating DSP Offset3, operation Mode is: A*B.
DSP Report: operator Offset3 is absorbed into DSP Offset3.
DSP Report: Generating DSP offset0, operation Mode is: (A:0x989680)*B.
DSP Report: operator offset0 is absorbed into DSP offset0.
DSP Report: operator offset0 is absorbed into DSP offset0.
INFO: [Synth 8-5546] ROM "seg_uut/uut2/divider_uut/O_CLK_reg" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 650.840 ; gain = 443.387

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Gate_logic  | A*B            | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gate_logic  | A*B            | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gate_logic  | (A:0x989680)*B | 25     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/\Speed_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[9] )
INFO: [Synth 8-3886] merging instance 'gate_uut/Charac_reg[0]' (FDRE) to 'gate_uut/Distance_reg[0]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Distance_reg[0]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Distance_reg[1]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Phi_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/i_1/\Time_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/i_1/\Time_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/i_1/\Time_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/i_1/\Time_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/i_1/\Time_reg[15] )
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[3]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[4]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[5]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[1]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[2]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[0]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[9]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[10]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[8]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[7]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[6]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[12]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Obstacle_reg[11]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Distance_reg[2]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[2] )
INFO: [Synth 8-3886] merging instance 'gate_uut/Distance_reg[3]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[3] )
INFO: [Synth 8-3886] merging instance 'gate_uut/Distance_reg[4]' (FDRE) to 'gate_uut/Distance_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/\Distance_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Offset_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Charac_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/win_flag_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/\Distance_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/\Distance_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gate_uut/\Distance_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Distance_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/over_flag_reg)
WARNING: [Synth 8-3332] Sequential element (Charac_reg[1]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[0]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[1]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[2]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[3]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[4]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[5]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[6]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[7]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[8]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[9]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[10]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[11]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[12]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[13]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[14]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[15]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[16]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[17]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[18]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[19]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[20]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[21]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[22]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[23]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[22]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[21]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[20]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[19]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[18]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[17]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[16]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[15]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[14]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[13]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[12]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[11]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[10]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[9]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[8]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[7]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[6]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[5]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[4]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[3]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[2]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[1]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[15]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[14]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[13]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[12]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[11]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[10]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[9]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[8]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[7]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[6]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[5]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[4]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[3]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[2]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[1]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Phi_reg[0]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[9]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[8]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[7]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[6]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[5]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[4]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[3]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[2]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[22]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[21]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[20]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[19]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[18]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[17]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[16]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[15]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[14]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[13]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[12]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[11]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[10]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[9]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[8]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[7]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[6]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (over_flag_reg) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (win_flag_reg) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[0]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Charac_reg[0]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[5]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Distance_reg[1]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Obstacle_reg[3]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Obstacle_reg[4]) is unused and will be removed from module Gate_logic.
WARNING: [Synth 8-3332] Sequential element (Obstacle_reg[5]) is unused and will be removed from module Gate_logic.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'seg_uut/uut0/segments_reg[0]' (FDP) to 'seg_uut/uut0/anodes_reg[7]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 650.840 ; gain = 443.387
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 650.840 ; gain = 443.387

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.973 ; gain = 475.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 682.973 ; gain = 475.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   126|
|3     |DSP48E1 |     1|
|4     |LUT1    |    48|
|5     |LUT2    |   419|
|6     |LUT3    |    21|
|7     |LUT4    |    27|
|8     |LUT5    |    39|
|9     |LUT6    |   204|
|10    |MUXF7   |     9|
|11    |FDCE    |    24|
|12    |FDPE    |    15|
|13    |FDRE    |    24|
|14    |IBUF    |     5|
|15    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+------------------+----------------------+------+
|      |Instance          |Module                |Cells |
+------+------------------+----------------------+------+
|1     |top               |                      |   995|
|2     |  gate_uut        |Gate_logic            |   798|
|3     |  seg_uut         |display_seg           |   159|
|4     |    uut0          |seven_segment_display |    63|
|5     |    uut2          |speed_led_display     |    96|
|6     |      divider_uut |divider_5M            |    82|
+------+------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 749.277 ; gain = 216.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 749.277 ; gain = 541.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 128 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 749.277 ; gain = 525.457
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 749.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 26 22:11:54 2023...
