
*** Running vivado
    with args -log design_wrapper_imginfile_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_wrapper_imginfile_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_wrapper_imginfile_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_wrapper_imginfile_0_0
Command: synth_design -top design_wrapper_imginfile_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11375
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1700.223 ; gain = 323.832 ; free physical = 53002 ; free virtual = 60214
Synthesis current peak Physical Memory [PSS] (MB): peak = 1082.573; parent = 871.458; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2691.547; parent = 1700.227; children = 991.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_wrapper_imginfile_0_0' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_wrapper/ip/design_wrapper_imginfile_0_0/synth/design_wrapper_imginfile_0_0.vhd:63]
INFO: [Synth 8-3491] module 'imginfile' declared at '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:13' bound to instance 'U0' of component 'imginfile' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_wrapper/ip/design_wrapper_imginfile_0_0/synth/design_wrapper_imginfile_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'imginfile' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'imginfile' (0#1) [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_wrapper_imginfile_0_0' (0#1) [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_wrapper/ip/design_wrapper_imginfile_0_0/synth/design_wrapper_imginfile_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1768.191 ; gain = 391.801 ; free physical = 53089 ; free virtual = 60301
Synthesis current peak Physical Memory [PSS] (MB): peak = 1082.573; parent = 871.458; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2759.516; parent = 1768.195; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.035 ; gain = 406.645 ; free physical = 53080 ; free virtual = 60293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1082.573; parent = 871.458; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2774.359; parent = 1783.039; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1791.039 ; gain = 414.648 ; free physical = 53080 ; free virtual = 60293
Synthesis current peak Physical Memory [PSS] (MB): peak = 1082.573; parent = 871.458; children = 211.115
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2782.363; parent = 1791.043; children = 991.320
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pixel_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'data_valid_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'send.start_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'send.n_pixel_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'send.n_line_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.945 ; gain = 423.555 ; free physical = 53071 ; free virtual = 60284
Synthesis current peak Physical Memory [PSS] (MB): peak = 1082.573; parent = 871.458; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2791.270; parent = 1799.949; children = 991.320
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/send.start_reg[23]) is unused and will be removed from module design_wrapper_imginfile_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52758 ; free virtual = 59974
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.769; parent = 1127.028; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1339.104; parent = 1128.364; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52756 ; free virtual = 59972
Synthesis current peak Physical Memory [PSS] (MB): peak = 1339.911; parent = 1129.171; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.024; parent = 1129.284; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.028; parent = 1129.288; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.091; parent = 1129.351; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.153; parent = 1129.413; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.157; parent = 1129.417; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.161; parent = 1129.421; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     1|
|3     |LUT2   |    83|
|4     |LUT4   |     9|
|5     |LUT5   |     9|
|6     |LUT6   |    17|
|7     |MUXF7  |     2|
|8     |MUXF8  |     1|
|9     |LD     |    67|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   209|
|2     |  U0     |imginfile |   209|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52757 ; free virtual = 59973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.173; parent = 1129.433; children = 211.115
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2952.348; parent = 1961.027; children = 991.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.023 ; gain = 584.633 ; free physical = 52759 ; free virtual = 59975
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1961.031 ; gain = 584.633 ; free physical = 52759 ; free virtual = 59975
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.961 ; gain = 0.000 ; free physical = 52866 ; free virtual = 60082
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2095.641 ; gain = 0.000 ; free physical = 52774 ; free virtual = 59989
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  LD => LDCE: 67 instances

Synth Design complete, checksum: 671a1e2b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2095.641 ; gain = 719.250 ; free physical = 52989 ; free virtual = 60205
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_wrapper_imginfile_0_0_synth_1/design_wrapper_imginfile_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2428.648 ; gain = 333.008 ; free physical = 52623 ; free virtual = 59839
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_wrapper_imginfile_0_0, cache-ID = 63fc8b511000a4e6
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_wrapper_imginfile_0_0_synth_1/design_wrapper_imginfile_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_wrapper_imginfile_0_0_utilization_synth.rpt -pb design_wrapper_imginfile_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 12:09:16 2023...
