<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xcku040-ffva1156-2-e" LaunchTime="1613405876">
  <File Type="BITSTR-BMM" Name="design_1_wrapper_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="design_1_wrapper_power_routed.rpt"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="OPT-DCP" Name="design_1_wrapper_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="design_1_wrapper_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="OPT-DRC" Name="design_1_wrapper_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="design_1_wrapper.hwdef"/>
  <File Type="PWROPT-DCP" Name="design_1_wrapper_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="design_1_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="design_1_wrapper_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="design_1_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="design_1_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="design_1_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="design_1_wrapper_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="design_1_wrapper.bin"/>
  <File Type="PHYSOPT-DCP" Name="design_1_wrapper_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="design_1_wrapper.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="design_1_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="design_1_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="design_1_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="design_1_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="design_1_wrapper_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="design_1_wrapper.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="design_1_wrapper_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="design_1_wrapper.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="design_1_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="design_1_wrapper_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="design_1_wrapper.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="design_1_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="design_1_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="design_1_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="design_1_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="design_1_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="design_1_wrapper_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="design_1_wrapper.vdi"/>
  <File Type="ROUTE-CLK" Name="design_1_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="design_1_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="design_1_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="design_1_wrapper_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="design_1_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="design_1_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="design_1_wrapper.bit"/>
  <File Type="BITSTR-RBT" Name="design_1_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="design_1_wrapper.nky"/>
  <File Type="PDI-FILE" Name="design_1_wrapper.pdi"/>
  <File Type="RCFI_FILE" Name="design_1_wrapper.rcfi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="CFI_FILE" Name="design_1_wrapper.cfi"/>
  <File Type="RNPI_FILE" Name="design_1_wrapper.rnpi"/>
  <File Type="NPI_FILE" Name="design_1_wrapper.npi"/>
  <File Type="RBD_FILE" Name="design_1_wrapper.rbd"/>
  <File Type="BG-BGN" Name="design_1_wrapper.bgn"/>
  <File Type="BG-DRC" Name="design_1_wrapper.drc"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/FPU.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/FPU.v"/>
        <Attr Name="ImportTime" Val="1613405652"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/block_ram.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/block_ram.v"/>
        <Attr Name="ImportTime" Val="1608513861"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/exec.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/exec.v"/>
        <Attr Name="ImportTime" Val="1613023471"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fabsneg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fabsneg.v"/>
        <Attr Name="ImportTime" Val="1613405767"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fadd.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fadd.v"/>
        <Attr Name="ImportTime" Val="1613405658"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fdiv.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fdiv.v"/>
        <Attr Name="ImportTime" Val="1613405698"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/feq.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/feq.v"/>
        <Attr Name="ImportTime" Val="1613405749"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fhalf.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fhalf.v"/>
        <Attr Name="ImportTime" Val="1613405723"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/finv.v"/>
        <Attr Name="ImportTime" Val="1613405706"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/finv_load_table.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/finv_load_table.v"/>
        <Attr Name="ImportTime" Val="1613405711"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fis.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fis.v"/>
        <Attr Name="ImportTime" Val="1613405795"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fle.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fle.v"/>
        <Attr Name="ImportTime" Val="1613405754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fless.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fless.v"/>
        <Attr Name="ImportTime" Val="1613405772"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/floor.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/floor.v"/>
        <Attr Name="ImportTime" Val="1613405741"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fminmax.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fminmax.v"/>
        <Attr Name="ImportTime" Val="1613405785"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/module/fmul.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fmul.v"/>
        <Attr Name="ImportTime" Val="1613405837"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/fsub.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/fsub.v"/>
        <Attr Name="ImportTime" Val="1613405664"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/ftoi.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/ftoi.v"/>
        <Attr Name="ImportTime" Val="1613405727"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/instr_mem.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/instr_mem.v"/>
        <Attr Name="ImportTime" Val="1608513861"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/itof.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/itof.v"/>
        <Attr Name="ImportTime" Val="1613405735"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/mem_pipe.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/mem_pipe.v"/>
        <Attr Name="ImportTime" Val="1612709782"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/registerfile.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/registerfile.v"/>
        <Attr Name="ImportTime" Val="1608513861"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/sqrt.v"/>
        <Attr Name="ImportTime" Val="1613405803"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/FPU/module/sqrt_load_table.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/FPU/module/sqrt_load_table.v"/>
        <Attr Name="ImportTime" Val="1613405808"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/ALU.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/ALU.sv"/>
        <Attr Name="ImportTime" Val="1607352032"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/decode.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/decode.sv"/>
        <Attr Name="ImportTime" Val="1612865684"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_rx.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/uart_rx.sv"/>
        <Attr Name="ImportTime" Val="1606141709"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/uart_tx.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/uart_tx.sv"/>
        <Attr Name="ImportTime" Val="1607786771"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/cpuex/core/core.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/core.v"/>
        <Attr Name="ImportTime" Val="1612865674"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/tests/fib_from_compiler_in_out_b.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/core/tests/fib_from_compiler_in_out_b.mem"/>
        <Attr Name="ImportTime" Val="1606141709"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/min-rt/min-rtASCII128.inst.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/tests/min-rt/min-rtASCII128.inst.mem"/>
        <Attr Name="ImportTime" Val="1613023426"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/min-rt/min-rtASCII128.data.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/tests/min-rt/min-rtASCII128.data.mem"/>
        <Attr Name="ImportTime" Val="1613023421"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/tests/min-rt.inst.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/tests/min-rt.inst.mem"/>
        <Attr Name="ImportTime" Val="1613196766"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/sources_1/imports/tests/min-rt.data.mem">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Documents/cpuex/tests/min-rt.data.mem"/>
        <Attr Name="ImportTime" Val="1613196766"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../core_pipeline/core_pipeline.srcs/constrs_1/imports/new/kcu.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../cpuex_fpu_core/cpuex_fpu_core.srcs/constrs_1/imports/new/kcu.xdc"/>
        <Attr Name="ImportTime" Val="1606142970"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_core_0_0"/>
</GenRun>
