// Seed: 3773941551
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4;
  logic [7:0][1] id_5;
  ;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  ;
  parameter id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  wire [-1 : 1] id_10, id_11, id_12;
endmodule
