<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bootloader: include/MCAL/FMI/MFMI_private.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="iti-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">Bootloader<span id="projectnumber">&#160;v 1.0</span>
   </div>
   <div id="projectbrief">Bootloader for ITI Graduation Project</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_m_f_m_i__private_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">MFMI_private.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>The Flash Memory Interface Header file that has all the addresses of the registers, their base address and any private macros of <b>FMI</b> driver.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_m_f_m_i__private_8h__dep__incl.png" border="0" usemap="#ainclude_2_m_c_a_l_2_f_m_i_2_m_f_m_i__private_8hdep" alt=""/></div>
<map name="ainclude_2_m_c_a_l_2_f_m_i_2_m_f_m_i__private_8hdep" id="ainclude_2_m_c_a_l_2_f_m_i_2_m_f_m_i__private_8hdep">
<area shape="rect" title="The Flash Memory Interface Header file that has all the addresses of the registers,..." alt="" coords="5,5,171,48"/>
<area shape="rect" href="_m_f_m_i__program_8c.html" title="The Flash Memory Interface C file that has the functions body which is responsible for erasing and wr..." alt="" coords="17,96,159,123"/>
<area shape="poly" title=" " alt="" coords="91,64,91,95,85,95,85,64"/>
</map>
</div>
</div>
<p><a href="_m_f_m_i__private_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_f_m_i.html">tstrFMI</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This struct has all the FMI register.  <a href="structtstr_f_m_i.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a18af931199d696b54d7431db342d6d4b" id="r_a18af931199d696b54d7431db342d6d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a18af931199d696b54d7431db342d6d4b">FMI_BASE_ADDRESS</a>&#160;&#160;&#160;(0x40023C00)</td></tr>
<tr class="memdesc:a18af931199d696b54d7431db342d6d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <b>FMI</b> Base address.  <br /></td></tr>
<tr class="separator:a18af931199d696b54d7431db342d6d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17764345073c91343a26f212e6691046" id="r_a17764345073c91343a26f212e6691046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a17764345073c91343a26f212e6691046">FMI</a>&#160;&#160;&#160;((volatile <a class="el" href="structtstr_f_m_i.html">tstrFMI</a> *) <a class="el" href="_m_f_m_i__private_8h.html#a18af931199d696b54d7431db342d6d4b">FMI_BASE_ADDRESS</a>)</td></tr>
<tr class="memdesc:a17764345073c91343a26f212e6691046"><td class="mdescLeft">&#160;</td><td class="mdescRight">The base address of the <b>FMI</b> peripheral.  <br /></td></tr>
<tr class="separator:a17764345073c91343a26f212e6691046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4391a68aa19a55522a0bef91c44db4c" id="r_ab4391a68aa19a55522a0bef91c44db4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ab4391a68aa19a55522a0bef91c44db4c">SR_BSY</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ab4391a68aa19a55522a0bef91c44db4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy, this bit indicates that a Flash memory operation is in progress.  <br /></td></tr>
<tr class="separator:ab4391a68aa19a55522a0bef91c44db4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a1d6e9057a0b37fa184ac83cec6a4c" id="r_ab0a1d6e9057a0b37fa184ac83cec6a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ab0a1d6e9057a0b37fa184ac83cec6a4c">SR_RDERR</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ab0a1d6e9057a0b37fa184ac83cec6a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Protection Error, set by hardware when an address to be read through the DBus belongs to a read protected part of the flash.  <br /></td></tr>
<tr class="separator:ab0a1d6e9057a0b37fa184ac83cec6a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5292c10823e52aae75080bfd6dcabd6a" id="r_a5292c10823e52aae75080bfd6dcabd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a5292c10823e52aae75080bfd6dcabd6a">SR_PGSERR</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a5292c10823e52aae75080bfd6dcabd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programming sequence error, set by hardware when a write access to the Flash memory is performed by the code while the control register has not been correctly configured.  <br /></td></tr>
<tr class="separator:a5292c10823e52aae75080bfd6dcabd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdccaaaff736cb2f8722128a594a7d85" id="r_afdccaaaff736cb2f8722128a594a7d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#afdccaaaff736cb2f8722128a594a7d85">SR_PGPERR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:afdccaaaff736cb2f8722128a594a7d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programming parallelism error, set by hardware when the size of the access (byte, half-word, word, double word) during the program sequence does not correspond to the parallelism configuration <a class="el" href="_m_f_m_i__config_8h.html#a5fc5bd1702cf8a3a09ba47c7ee9c300f">MFMI_PSIZE</a> (<a class="el" href="_m_f_m_i__interface_8h.html#afcc321f9177317c2b4f8963b7367948a">MFMI_PSIZE_BYTE</a> - <a class="el" href="_m_f_m_i__interface_8h.html#aa09bd15ad017192228dfaffd005aec7b">MFMI_PSIZE_HALF_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a07df100856cfb96bb61d7712928fd6a1">MFMI_PSIZE_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#abefdea04a4d7466bb8aed2158e8bbe88">MFMI_PSIZE_DOUBLE_WORD</a>)  <br /></td></tr>
<tr class="separator:afdccaaaff736cb2f8722128a594a7d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd16ba8ff259b3eb75144eeaededa0e2" id="r_afd16ba8ff259b3eb75144eeaededa0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#afd16ba8ff259b3eb75144eeaededa0e2">SR_PGAERR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:afd16ba8ff259b3eb75144eeaededa0e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programming alignment error, set by hardware when the data to program cannot be contained in the same 128-bit Flash memory row.  <br /></td></tr>
<tr class="separator:afd16ba8ff259b3eb75144eeaededa0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83dbc363adeae11753eafa68e307ed2" id="r_aa83dbc363adeae11753eafa68e307ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#aa83dbc363adeae11753eafa68e307ed2">SR_WRPERR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:aa83dbc363adeae11753eafa68e307ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write protection error, set by hardware when an address to be erased/programmed belongs to a write-protected part of the Flash memory.  <br /></td></tr>
<tr class="separator:aa83dbc363adeae11753eafa68e307ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f5ae857eeb0bb3451a17d5358221e4" id="r_a61f5ae857eeb0bb3451a17d5358221e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a61f5ae857eeb0bb3451a17d5358221e4">SR_OPERR</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a61f5ae857eeb0bb3451a17d5358221e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operation error, set by hardware when a flash operation (programming / erase /read) request is detected and can not be run because of parallelism, alignment, or write protection error. This bit is set only if error interrupts are enabled.  <br /></td></tr>
<tr class="separator:a61f5ae857eeb0bb3451a17d5358221e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ea591be4f182ea834380a7acdad7ea" id="r_a36ea591be4f182ea834380a7acdad7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a36ea591be4f182ea834380a7acdad7ea">SR_EOP</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a36ea591be4f182ea834380a7acdad7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of operation, set by hardware when one or more Flash memory operations (program/erase) has/have completed successfully. It is set only if the end of operation interrupts are enabled.  <br /></td></tr>
<tr class="separator:a36ea591be4f182ea834380a7acdad7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01df916300c3c72738d91e4fc00b410" id="r_ac01df916300c3c72738d91e4fc00b410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ac01df916300c3c72738d91e4fc00b410">CR_LOCK</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ac01df916300c3c72738d91e4fc00b410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock, write to 1 only. When it is set, this bit indicates that the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence.  <br /></td></tr>
<tr class="separator:ac01df916300c3c72738d91e4fc00b410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe8082040bf11d7eb6d3eb5873a01b6" id="r_a0fe8082040bf11d7eb6d3eb5873a01b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a0fe8082040bf11d7eb6d3eb5873a01b6">CR_ERRIE</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a0fe8082040bf11d7eb6d3eb5873a01b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable, this bit enables the interrupt generation when the OPERR bit in the FLASH_SR register is set to 1.  <br /></td></tr>
<tr class="separator:a0fe8082040bf11d7eb6d3eb5873a01b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b4ad339ab88d35628d9bfe5a6f664a" id="r_ad2b4ad339ab88d35628d9bfe5a6f664a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ad2b4ad339ab88d35628d9bfe5a6f664a">CR_EOPIE</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ad2b4ad339ab88d35628d9bfe5a6f664a"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of operation interrupt enable, this bit enables the interrupt generation when the EOP bit in the FLASH_SR register goes to 1.  <br /></td></tr>
<tr class="separator:ad2b4ad339ab88d35628d9bfe5a6f664a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ca76e781881b69aefc0c53439a4c76" id="r_af9ca76e781881b69aefc0c53439a4c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#af9ca76e781881b69aefc0c53439a4c76">CR_STRT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:af9ca76e781881b69aefc0c53439a4c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start, this bit triggers an erase operation when set. It is set only by software and cleared when the BSY bit is cleared.  <br /></td></tr>
<tr class="separator:af9ca76e781881b69aefc0c53439a4c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68e1dd6e4b116806ad28e8b524144c7" id="r_ac68e1dd6e4b116806ad28e8b524144c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ac68e1dd6e4b116806ad28e8b524144c7">CR_PSIZE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ac68e1dd6e4b116806ad28e8b524144c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program size, these bits select the program parallelism and its options (<a class="el" href="_m_f_m_i__interface_8h.html#afcc321f9177317c2b4f8963b7367948a">MFMI_PSIZE_BYTE</a> - <a class="el" href="_m_f_m_i__interface_8h.html#aa09bd15ad017192228dfaffd005aec7b">MFMI_PSIZE_HALF_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a07df100856cfb96bb61d7712928fd6a1">MFMI_PSIZE_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#abefdea04a4d7466bb8aed2158e8bbe88">MFMI_PSIZE_DOUBLE_WORD</a>)  <br /></td></tr>
<tr class="separator:ac68e1dd6e4b116806ad28e8b524144c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dcd736774d73fc06bb9a29b2ff393c8" id="r_a9dcd736774d73fc06bb9a29b2ff393c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a9dcd736774d73fc06bb9a29b2ff393c8">CR_SNB</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a9dcd736774d73fc06bb9a29b2ff393c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sector number, these bits select the sector to erase and its options (<a class="el" href="_m_f_m_i__interface_8h.html#a7c03a1accba3267fb802293ea385f669">MFMI_SECTOR0</a> - <a class="el" href="_m_f_m_i__interface_8h.html#abc49a8aa5d04bbf12c0b0ccb34b8586e">MFMI_SECTOR1</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a6ed18195d10b4309ff1978fd8876d03c">MFMI_SECTOR2</a> - <a class="el" href="_m_f_m_i__interface_8h.html#af65e4a81d7054e900123566c34f498df">MFMI_SECTOR3</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a91b62717228b3c09a66ff74814776475">MFMI_SECTOR4</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a0a156e484de6088f1ceeb59c1f167c39">MFMI_SECTOR5</a>)  <br /></td></tr>
<tr class="separator:a9dcd736774d73fc06bb9a29b2ff393c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef138ecd94c64117abfefdb78479b55a" id="r_aef138ecd94c64117abfefdb78479b55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#aef138ecd94c64117abfefdb78479b55a">CR_MER</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:aef138ecd94c64117abfefdb78479b55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mass Erase, erase activated for all user sectors.  <br /></td></tr>
<tr class="separator:aef138ecd94c64117abfefdb78479b55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85aa8c42d6aa7acc2621e64e8231f1a" id="r_ad85aa8c42d6aa7acc2621e64e8231f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ad85aa8c42d6aa7acc2621e64e8231f1a">CR_SER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ad85aa8c42d6aa7acc2621e64e8231f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sector Erase, sector Erase activated.  <br /></td></tr>
<tr class="separator:ad85aa8c42d6aa7acc2621e64e8231f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08479537d2e2439194f1626d4e4dcc6" id="r_ae08479537d2e2439194f1626d4e4dcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#ae08479537d2e2439194f1626d4e4dcc6">CR_PG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ae08479537d2e2439194f1626d4e4dcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programming, Flash programming activated.  <br /></td></tr>
<tr class="separator:ae08479537d2e2439194f1626d4e4dcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fba1052de6a982dd0f28b6dcd6518d" id="r_a68fba1052de6a982dd0f28b6dcd6518d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a68fba1052de6a982dd0f28b6dcd6518d">FMI_KEY1</a>&#160;&#160;&#160;0x45670123</td></tr>
<tr class="memdesc:a68fba1052de6a982dd0f28b6dcd6518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The first flash key register <b>KEYR</b>  <br /></td></tr>
<tr class="separator:a68fba1052de6a982dd0f28b6dcd6518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab5a1495900c0ab3d161eb791f54411" id="r_a7ab5a1495900c0ab3d161eb791f54411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a7ab5a1495900c0ab3d161eb791f54411">FMI_KEY2</a>&#160;&#160;&#160;0xCDEF89AB</td></tr>
<tr class="memdesc:a7ab5a1495900c0ab3d161eb791f54411"><td class="mdescLeft">&#160;</td><td class="mdescRight">The second flash key register <b>KEYR</b>  <br /></td></tr>
<tr class="separator:a7ab5a1495900c0ab3d161eb791f54411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2275910885ea1c92a6dc5be499bbfbbf" id="r_a2275910885ea1c92a6dc5be499bbfbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a2275910885ea1c92a6dc5be499bbfbbf">MASK_2BIT</a>&#160;&#160;&#160;0b11</td></tr>
<tr class="memdesc:a2275910885ea1c92a6dc5be499bbfbbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for 2 Bits.  <br /></td></tr>
<tr class="separator:a2275910885ea1c92a6dc5be499bbfbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88911691339baf928741b72948253f82" id="r_a88911691339baf928741b72948253f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_f_m_i__private_8h.html#a88911691339baf928741b72948253f82">MASK_4BIT</a>&#160;&#160;&#160;0b1111</td></tr>
<tr class="memdesc:a88911691339baf928741b72948253f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for 4 Bits.  <br /></td></tr>
<tr class="separator:a88911691339baf928741b72948253f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The Flash Memory Interface Header file that has all the addresses of the registers, their base address and any private macros of <b>FMI</b> driver. </p>
<dl class="section author"><dt>Author</dt><dd>Hosam Ayoub </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>10 Oct 2023 </dd></dl>

<p class="definition">Definition in file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad2b4ad339ab88d35628d9bfe5a6f664a" name="ad2b4ad339ab88d35628d9bfe5a6f664a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b4ad339ab88d35628d9bfe5a6f664a">&#9670;&#160;</a></span>CR_EOPIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_EOPIE&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of operation interrupt enable, this bit enables the interrupt generation when the EOP bit in the FLASH_SR register goes to 1. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00043">43</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a0fe8082040bf11d7eb6d3eb5873a01b6" name="a0fe8082040bf11d7eb6d3eb5873a01b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe8082040bf11d7eb6d3eb5873a01b6">&#9670;&#160;</a></span>CR_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_ERRIE&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable, this bit enables the interrupt generation when the OPERR bit in the FLASH_SR register is set to 1. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00042">42</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="ac01df916300c3c72738d91e4fc00b410" name="ac01df916300c3c72738d91e4fc00b410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01df916300c3c72738d91e4fc00b410">&#9670;&#160;</a></span>CR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_LOCK&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock, write to 1 only. When it is set, this bit indicates that the FLASH_CR register is locked. It is cleared by hardware after detecting the unlock sequence. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00041">41</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="aef138ecd94c64117abfefdb78479b55a" name="aef138ecd94c64117abfefdb78479b55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef138ecd94c64117abfefdb78479b55a">&#9670;&#160;</a></span>CR_MER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_MER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mass Erase, erase activated for all user sectors. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00047">47</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="ae08479537d2e2439194f1626d4e4dcc6" name="ae08479537d2e2439194f1626d4e4dcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08479537d2e2439194f1626d4e4dcc6">&#9670;&#160;</a></span>CR_PG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programming, Flash programming activated. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00049">49</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="ac68e1dd6e4b116806ad28e8b524144c7" name="ac68e1dd6e4b116806ad28e8b524144c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac68e1dd6e4b116806ad28e8b524144c7">&#9670;&#160;</a></span>CR_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PSIZE&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Program size, these bits select the program parallelism and its options (<a class="el" href="_m_f_m_i__interface_8h.html#afcc321f9177317c2b4f8963b7367948a">MFMI_PSIZE_BYTE</a> - <a class="el" href="_m_f_m_i__interface_8h.html#aa09bd15ad017192228dfaffd005aec7b">MFMI_PSIZE_HALF_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a07df100856cfb96bb61d7712928fd6a1">MFMI_PSIZE_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#abefdea04a4d7466bb8aed2158e8bbe88">MFMI_PSIZE_DOUBLE_WORD</a>) </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00045">45</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="ad85aa8c42d6aa7acc2621e64e8231f1a" name="ad85aa8c42d6aa7acc2621e64e8231f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85aa8c42d6aa7acc2621e64e8231f1a">&#9670;&#160;</a></span>CR_SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_SER&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sector Erase, sector Erase activated. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00048">48</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a9dcd736774d73fc06bb9a29b2ff393c8" name="a9dcd736774d73fc06bb9a29b2ff393c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dcd736774d73fc06bb9a29b2ff393c8">&#9670;&#160;</a></span>CR_SNB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_SNB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sector number, these bits select the sector to erase and its options (<a class="el" href="_m_f_m_i__interface_8h.html#a7c03a1accba3267fb802293ea385f669">MFMI_SECTOR0</a> - <a class="el" href="_m_f_m_i__interface_8h.html#abc49a8aa5d04bbf12c0b0ccb34b8586e">MFMI_SECTOR1</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a6ed18195d10b4309ff1978fd8876d03c">MFMI_SECTOR2</a> - <a class="el" href="_m_f_m_i__interface_8h.html#af65e4a81d7054e900123566c34f498df">MFMI_SECTOR3</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a91b62717228b3c09a66ff74814776475">MFMI_SECTOR4</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a0a156e484de6088f1ceeb59c1f167c39">MFMI_SECTOR5</a>) </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00046">46</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="af9ca76e781881b69aefc0c53439a4c76" name="af9ca76e781881b69aefc0c53439a4c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ca76e781881b69aefc0c53439a4c76">&#9670;&#160;</a></span>CR_STRT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_STRT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start, this bit triggers an erase operation when set. It is set only by software and cleared when the BSY bit is cleared. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00044">44</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a17764345073c91343a26f212e6691046" name="a17764345073c91343a26f212e6691046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17764345073c91343a26f212e6691046">&#9670;&#160;</a></span>FMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMI&#160;&#160;&#160;((volatile <a class="el" href="structtstr_f_m_i.html">tstrFMI</a> *) <a class="el" href="_m_f_m_i__private_8h.html#a18af931199d696b54d7431db342d6d4b">FMI_BASE_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The base address of the <b>FMI</b> peripheral. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00028">28</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a18af931199d696b54d7431db342d6d4b" name="a18af931199d696b54d7431db342d6d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af931199d696b54d7431db342d6d4b">&#9670;&#160;</a></span>FMI_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMI_BASE_ADDRESS&#160;&#160;&#160;(0x40023C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The <b>FMI</b> Base address. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00011">11</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a68fba1052de6a982dd0f28b6dcd6518d" name="a68fba1052de6a982dd0f28b6dcd6518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68fba1052de6a982dd0f28b6dcd6518d">&#9670;&#160;</a></span>FMI_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMI_KEY1&#160;&#160;&#160;0x45670123</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The first flash key register <b>KEYR</b> </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00053">53</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a7ab5a1495900c0ab3d161eb791f54411" name="a7ab5a1495900c0ab3d161eb791f54411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab5a1495900c0ab3d161eb791f54411">&#9670;&#160;</a></span>FMI_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMI_KEY2&#160;&#160;&#160;0xCDEF89AB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The second flash key register <b>KEYR</b> </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00054">54</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a2275910885ea1c92a6dc5be499bbfbbf" name="a2275910885ea1c92a6dc5be499bbfbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2275910885ea1c92a6dc5be499bbfbbf">&#9670;&#160;</a></span>MASK_2BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_2BIT&#160;&#160;&#160;0b11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for 2 Bits. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00057">57</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a88911691339baf928741b72948253f82" name="a88911691339baf928741b72948253f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88911691339baf928741b72948253f82">&#9670;&#160;</a></span>MASK_4BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MASK_4BIT&#160;&#160;&#160;0b1111</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for 4 Bits. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00058">58</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="ab4391a68aa19a55522a0bef91c44db4c" name="ab4391a68aa19a55522a0bef91c44db4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4391a68aa19a55522a0bef91c44db4c">&#9670;&#160;</a></span>SR_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_BSY&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy, this bit indicates that a Flash memory operation is in progress. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00031">31</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a36ea591be4f182ea834380a7acdad7ea" name="a36ea591be4f182ea834380a7acdad7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ea591be4f182ea834380a7acdad7ea">&#9670;&#160;</a></span>SR_EOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_EOP&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of operation, set by hardware when one or more Flash memory operations (program/erase) has/have completed successfully. It is set only if the end of operation interrupts are enabled. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00038">38</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a61f5ae857eeb0bb3451a17d5358221e4" name="a61f5ae857eeb0bb3451a17d5358221e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f5ae857eeb0bb3451a17d5358221e4">&#9670;&#160;</a></span>SR_OPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_OPERR&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Operation error, set by hardware when a flash operation (programming / erase /read) request is detected and can not be run because of parallelism, alignment, or write protection error. This bit is set only if error interrupts are enabled. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00037">37</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="afd16ba8ff259b3eb75144eeaededa0e2" name="afd16ba8ff259b3eb75144eeaededa0e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd16ba8ff259b3eb75144eeaededa0e2">&#9670;&#160;</a></span>SR_PGAERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PGAERR&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programming alignment error, set by hardware when the data to program cannot be contained in the same 128-bit Flash memory row. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00035">35</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="afdccaaaff736cb2f8722128a594a7d85" name="afdccaaaff736cb2f8722128a594a7d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdccaaaff736cb2f8722128a594a7d85">&#9670;&#160;</a></span>SR_PGPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PGPERR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programming parallelism error, set by hardware when the size of the access (byte, half-word, word, double word) during the program sequence does not correspond to the parallelism configuration <a class="el" href="_m_f_m_i__config_8h.html#a5fc5bd1702cf8a3a09ba47c7ee9c300f">MFMI_PSIZE</a> (<a class="el" href="_m_f_m_i__interface_8h.html#afcc321f9177317c2b4f8963b7367948a">MFMI_PSIZE_BYTE</a> - <a class="el" href="_m_f_m_i__interface_8h.html#aa09bd15ad017192228dfaffd005aec7b">MFMI_PSIZE_HALF_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#a07df100856cfb96bb61d7712928fd6a1">MFMI_PSIZE_WORD</a> - <a class="el" href="_m_f_m_i__interface_8h.html#abefdea04a4d7466bb8aed2158e8bbe88">MFMI_PSIZE_DOUBLE_WORD</a>) </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00034">34</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="a5292c10823e52aae75080bfd6dcabd6a" name="a5292c10823e52aae75080bfd6dcabd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5292c10823e52aae75080bfd6dcabd6a">&#9670;&#160;</a></span>SR_PGSERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PGSERR&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programming sequence error, set by hardware when a write access to the Flash memory is performed by the code while the control register has not been correctly configured. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00033">33</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="ab0a1d6e9057a0b37fa184ac83cec6a4c" name="ab0a1d6e9057a0b37fa184ac83cec6a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0a1d6e9057a0b37fa184ac83cec6a4c">&#9670;&#160;</a></span>SR_RDERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_RDERR&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read Protection Error, set by hardware when an address to be read through the DBus belongs to a read protected part of the flash. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00032">32</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
<a id="aa83dbc363adeae11753eafa68e307ed2" name="aa83dbc363adeae11753eafa68e307ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83dbc363adeae11753eafa68e307ed2">&#9670;&#160;</a></span>SR_WRPERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_WRPERR&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write protection error, set by hardware when an address to be erased/programmed belongs to a write-protected part of the Flash memory. </p>

<p class="definition">Definition at line <a class="el" href="_m_f_m_i__private_8h_source.html#l00036">36</a> of file <a class="el" href="_m_f_m_i__private_8h_source.html">MFMI_private.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_365e275eadfd2617c2a1919475d994b0.html">MCAL</a></li><li class="navelem"><a class="el" href="dir_e6cb00b0294e7dc007c39fe6a80258ab.html">FMI</a></li><li class="navelem"><a class="el" href="_m_f_m_i__private_8h.html">MFMI_private.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
