module instr_mem(clk,Addr,Dout);
	input clk;
	input [15:0] Addr;
	output [15:0] Dout;
	
	reg [15:0] instr_mem[4095:0];
	
	initial
	begin 
		$readmemh("D:\\VHDL_Programs\\Processor\\pipeline_processor\\Memory\\instr_mem.mem", instr_mem);
	end 
	
	always@(posedge clk)
	begin
	
		
	
	end
	
endmodule 