FIRRTL version 1.2.0
circuit SBMsgWrapper :
  module SBMsgWriter : @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 14:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 14:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 14:7]
    input io_req_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    input io_req_bits_data : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    input io_req_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_result_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_result_bits : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    input io_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_txData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]

    reg canReceiveReq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 23:30]
    reg inProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 24:27]
    reg complete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 25:25]
    node _T = and(io_req_valid, canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:20]
    node _GEN_0 = mux(_T, UInt<1>("h1"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:38 27:16 24:27]
    node _GEN_1 = mux(_T, UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:38 28:19 23:30]
    node _GEN_2 = mux(_T, UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:38 29:14 25:25]
    node _T_1 = and(io_txData_ready, io_txData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_2 = and(inProgress, _T_1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 33:19]
    node _T_3 = eq(io_req_bits_repeat, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 37:10]
    node _GEN_3 = mux(_T_3, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 37:31 38:18]
    node _GEN_4 = mux(_T_2, UInt<1>("h1"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 33:38 36:14]
    node _GEN_5 = mux(_T_2, _GEN_3, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 33:38]
    node _io_result_valid_T = and(io_txData_ready, io_txData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_result_valid_T_1 = or(complete, _io_result_valid_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 41:31]
    io_result_valid <= _io_result_valid_T_1 @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 41:19]
    io_result_bits <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 42:18]
    io_txData_valid <= inProgress @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 31:19]
    io_txData_bits <= io_req_bits_data @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 32:18]
    canReceiveReq <= mux(reset, UInt<1>("h1"), _GEN_1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 23:{30,30}]
    inProgress <= mux(reset, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 24:{27,27}]
    complete <= mux(reset, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 25:{25,25}]

  module SBMsgReader : @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 45:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 45:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 45:7]
    input io_req_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    input io_req_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_result_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_result_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_result_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    input io_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    input io_rxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]

    reg canReceiveReq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 62:30]
    reg inProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 63:27]
    reg complete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 64:25]
    node _T = and(io_req_valid, canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:20]
    node _GEN_0 = mux(_T, UInt<1>("h1"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:38 66:16 63:27]
    node _GEN_1 = mux(_T, UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:38 67:14 64:25]
    node _GEN_2 = mux(_T, UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:38 68:19 62:30]
    reg data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 73:21]
    node _justReceivedMsg_T = and(io_rxData_ready, io_rxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _justReceivedMsg_T_1 = bits(io_rxData_bits, 4, 0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:8]
    node _justReceivedMsg_T_2 = bits(io_req_bits, 4, 0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:21]
    node _justReceivedMsg_T_3 = eq(_justReceivedMsg_T_1, _justReceivedMsg_T_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:15]
    node _justReceivedMsg_T_4 = bits(io_rxData_bits, 21, 14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:8]
    node _justReceivedMsg_T_5 = bits(io_req_bits, 21, 14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:23]
    node _justReceivedMsg_T_6 = eq(_justReceivedMsg_T_4, _justReceivedMsg_T_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:17]
    node _justReceivedMsg_T_7 = and(_justReceivedMsg_T_3, _justReceivedMsg_T_6) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:29]
    node _justReceivedMsg_T_8 = bits(io_rxData_bits, 39, 32) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 59:8]
    node _justReceivedMsg_T_9 = bits(io_req_bits, 39, 32) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 59:23]
    node _justReceivedMsg_T_10 = eq(_justReceivedMsg_T_8, _justReceivedMsg_T_9) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 59:17]
    node _justReceivedMsg_T_11 = and(_justReceivedMsg_T_7, _justReceivedMsg_T_10) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:33]
    node _justReceivedMsg_T_12 = and(_justReceivedMsg_T, _justReceivedMsg_T_11) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 75:37]
    node justReceivedMsg = _justReceivedMsg_T_12 @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 74:29 75:19]
    node _T_1 = and(inProgress, justReceivedMsg) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:19]
    node _data_T = bits(io_rxData_bits, 127, 64) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 82:27]
    node _GEN_3 = mux(_T_1, _data_T, data) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:39 82:10 73:21]
    node _GEN_4 = mux(_T_1, UInt<1>("h1"), _GEN_1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:39 83:14]
    node _GEN_5 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:39 84:16]
    io_result_valid <= complete @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 87:19]
    io_result_bits_status <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 88:25]
    io_result_bits_data <= data @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 89:23]
    io_rxData_ready <= inProgress @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 72:19]
    canReceiveReq <= mux(reset, UInt<1>("h1"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 62:{30,30}]
    inProgress <= mux(reset, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 63:{27,27}]
    complete <= mux(reset, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 64:{25,25}]
    data <= mux(reset, UInt<64>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 73:{21,21}]

  module SBMsgWrapper : @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 92:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 92:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 92:7]
    output io_trainIO_msgReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_msg : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_timeoutCycles : UInt<64> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_reqType : UInt<2> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReqStatus_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_trainIO_msgReqStatus_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_trainIO_msgReqStatus_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_trainIO_msgReqStatus_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_laneIO_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_laneIO_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_laneIO_txData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_laneIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_laneIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_laneIO_rxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]

    inst sbMsgWriter of SBMsgWriter @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 100:27]
    inst sbMsgReader of SBMsgReader @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 101:27]
    reg currentState : UInt<3>, clock with :
      reset => (UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 107:37]
    reg timeoutCounter : UInt<64>, clock with :
      reset => (UInt<1>("h0"), timeoutCounter) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 108:39]
    node _T_1 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_2 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_3 = eq(_T_1, _T_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_4 = and(io_trainIO_msgReq_ready, io_trainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _nextState_T_3 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T = asUInt(io_trainIO_msgReq_bits_reqType) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_8 = eq(_nextState_T_3, _nextState_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_2 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_6 = eq(_nextState_T_2, _nextState_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_1 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_4 = eq(_nextState_T_1, _nextState_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_5 = mux(_nextState_T_4, UInt<1>("h1"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_7 = mux(_nextState_T_6, UInt<2>("h3"), _nextState_T_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_9 = mux(_nextState_T_8, UInt<2>("h2"), _nextState_T_7) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _GEN_4 = mux(_T_4, _nextState_T_9, currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 149:19 110:35]
    node _T_5 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_6 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_7 = eq(_T_5, _T_6) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    reg currentReqTimeoutMax : UInt<64>, clock with :
      reset => (UInt<1>("h0"), currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 120:45]
    node _T_9 = eq(timeoutCounter, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 167:27]
    node _T_8 = and(sbMsgWriter.io_result_valid, sbMsgReader.io_result_valid) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:40]
    node _GEN_8 = mux(_T_8, UInt<3>("h4"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:72 162:19 110:35]
    node _GEN_9 = mux(_T_9, UInt<3>("h4"), _GEN_8) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 167:53 168:19]
    node _T_10 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_11 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_12 = eq(_T_10, _T_11) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_13 = mux(sbMsgReader.io_result_valid, UInt<3>("h4"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 174:41 177:19 110:35]
    node _T_13 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_14 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_15 = eq(_T_13, _T_14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_16 = eq(timeoutCounter, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 187:27]
    node _GEN_15 = mux(_T_16, UInt<3>("h4"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 187:53 188:19 110:35]
    node _T_17 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_18 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_19 = eq(_T_17, _T_18) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_20 = and(io_trainIO_msgReqStatus_ready, io_trainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_17 = mux(_T_20, UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 195:42 196:19 110:35]
    node _GEN_19 = mux(_T_19, _GEN_17, currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 110:35]
    node _GEN_23 = mux(_T_15, _GEN_15, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_28 = mux(_T_12, _GEN_13, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_36 = mux(_T_7, _GEN_9, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_42 = mux(_T_3, _GEN_4, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node nextState = _GEN_42 @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 110:35]
    node _T = neq(currentState, nextState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 113:21]
    node _GEN_0 = mux(_T, UInt<1>("h0"), timeoutCounter) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 113:36 114:20 108:39]
    node _GEN_1 = mux(_T, UInt<1>("h1"), reset) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 113:36 115:23]
    reg currentReq : UInt<128>, clock with :
      reset => (UInt<1>("h0"), currentReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 119:35]
    reg currentStatus : UInt<1>, clock with :
      reset => (UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 121:38]
    reg repeat : UInt<1>, clock with :
      reset => (UInt<1>("h0"), repeat) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 122:31]
    reg dataOut : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 124:32]
    node _GEN_2 = mux(_T_4, io_trainIO_msgReq_bits_msg, currentReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 147:20 119:35]
    node _GEN_3 = mux(_T_4, io_trainIO_msgReq_bits_timeoutCycles, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 148:30 120:45]
    node _GEN_5 = mux(_T_4, io_trainIO_msgReq_bits_repeat, repeat) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 152:16 122:31]
    node _GEN_6 = mux(_T_8, sbMsgReader.io_result_bits_data, dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:72 160:17 124:32]
    node _GEN_7 = mux(_T_8, UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:72 161:23 121:38]
    node _timeoutCounter_T = add(timeoutCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 166:40]
    node _timeoutCounter_T_1 = tail(_timeoutCounter_T, 1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 166:40]
    node _GEN_10 = mux(_T_9, UInt<1>("h1"), _GEN_7) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 167:53 169:23]
    node _GEN_11 = mux(sbMsgReader.io_result_valid, sbMsgReader.io_result_bits_data, dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 174:41 175:17 124:32]
    node _GEN_12 = mux(sbMsgReader.io_result_valid, UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 174:41 176:23 121:38]
    node _GEN_14 = mux(sbMsgWriter.io_result_valid, UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 182:41 183:23 121:38]
    node _timeoutCounter_T_2 = add(timeoutCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 186:40]
    node _timeoutCounter_T_3 = tail(_timeoutCounter_T_2, 1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 186:40]
    node _GEN_16 = mux(_T_16, UInt<1>("h1"), _GEN_14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 187:53 189:23]
    node _GEN_18 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33 194:37]
    node _GEN_20 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 136:28 181:32]
    node _GEN_21 = mux(_T_15, _GEN_16, currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 121:38]
    node _GEN_22 = mux(_T_15, _timeoutCounter_T_3, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 186:22]
    node _GEN_24 = mux(_T_15, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    node _GEN_25 = mux(_T_12, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 135:28 173:32]
    node _GEN_26 = mux(_T_12, _GEN_11, dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 124:32]
    node _GEN_27 = mux(_T_12, _GEN_12, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_29 = mux(_T_12, UInt<1>("h0"), _GEN_20) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 136:28]
    node _GEN_30 = mux(_T_12, _GEN_0, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_31 = mux(_T_12, UInt<1>("h0"), _GEN_24) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    node _GEN_32 = mux(_T_7, UInt<1>("h1"), _GEN_25) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 156:32]
    node _GEN_33 = mux(_T_7, UInt<1>("h1"), _GEN_29) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 157:32]
    node _GEN_34 = mux(_T_7, _GEN_6, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_35 = mux(_T_7, _GEN_10, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_37 = mux(_T_7, _timeoutCounter_T_1, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 166:22]
    node _GEN_38 = mux(_T_7, UInt<1>("h0"), _GEN_31) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    node _GEN_39 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 145:31 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_40 = mux(_T_3, _GEN_2, currentReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 119:35]
    node _GEN_41 = mux(_T_3, _GEN_3, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 120:45]
    node _GEN_43 = mux(_T_3, _GEN_5, repeat) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 122:31]
    node _GEN_44 = mux(_T_3, UInt<1>("h0"), _GEN_32) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 135:28]
    node _GEN_45 = mux(_T_3, UInt<1>("h0"), _GEN_33) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 136:28]
    node _GEN_46 = mux(_T_3, dataOut, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 124:32]
    node _GEN_47 = mux(_T_3, currentStatus, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 121:38]
    node _GEN_48 = mux(_T_3, _GEN_0, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_49 = mux(_T_3, UInt<1>("h0"), _GEN_38) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    io_trainIO_msgReq_ready <= _GEN_39
    io_trainIO_msgReqStatus_valid <= _GEN_49
    io_trainIO_msgReqStatus_bits_status <= currentStatus @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 126:39]
    io_trainIO_msgReqStatus_bits_data <= dataOut @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 125:37]
    io_laneIO_txData_valid <= sbMsgWriter.io_txData_valid @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 131:25]
    io_laneIO_txData_bits <= sbMsgWriter.io_txData_bits @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 131:25]
    io_laneIO_rxData_ready <= sbMsgReader.io_rxData_ready @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 130:25]
    sbMsgWriter.clock <= clock
    sbMsgWriter.reset <= _GEN_1
    sbMsgWriter.io_req_valid <= _GEN_45
    sbMsgWriter.io_req_bits_data <= currentReq @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 133:32]
    sbMsgWriter.io_req_bits_repeat <= repeat @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 134:34]
    sbMsgWriter.io_txData_ready <= io_laneIO_txData_ready @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 131:25]
    sbMsgReader.clock <= clock
    sbMsgReader.reset <= _GEN_1
    sbMsgReader.io_req_valid <= _GEN_44
    sbMsgReader.io_req_bits <= currentReq @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 132:27]
    sbMsgReader.io_rxData_valid <= io_laneIO_rxData_valid @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 130:25]
    sbMsgReader.io_rxData_bits <= io_laneIO_rxData_bits @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 130:25]
    currentState <= mux(reset, UInt<1>("h0"), nextState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 107:{37,37} 111:16]
    timeoutCounter <= mux(reset, UInt<64>("h0"), _GEN_48) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 108:{39,39}]
    currentReq <= mux(reset, UInt<128>("h0"), _GEN_40) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 119:{35,35}]
    currentReqTimeoutMax <= mux(reset, UInt<64>("h0"), _GEN_41) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 120:{45,45}]
    currentStatus <= mux(reset, UInt<1>("h1"), _GEN_47) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 121:{38,38}]
    repeat <= mux(reset, UInt<1>("h0"), _GEN_43) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 122:{31,31}]
    dataOut <= mux(reset, UInt<64>("h0"), _GEN_46) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 124:{32,32}]
