gtwizard_ultrascale_v1_6_bit_sync.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_bit_sync.v,
gtwizard_ultrascale_v1_6_gthe3_cpll_cal.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gthe3_cpll_cal.v,
gtwizard_ultrascale_v1_6_gthe3_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gthe3_cal_freqcnt.v,
gtwizard_ultrascale_v1_6_gthe4_cpll_cal.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gthe4_cpll_cal.v,
gtwizard_ultrascale_v1_6_gthe4_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gthe4_cal_freqcnt.v,
gtwizard_ultrascale_v1_6_gtye4_cpll_cal.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtye4_cpll_cal.v,
gtwizard_ultrascale_v1_6_gtye4_cal_freqcnt.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtye4_cal_freqcnt.v,
gtwizard_ultrascale_v1_6_gtwiz_buffbypass_rx.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_buffbypass_rx.v,
gtwizard_ultrascale_v1_6_gtwiz_buffbypass_tx.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_buffbypass_tx.v,
gtwizard_ultrascale_v1_6_gtwiz_reset.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_reset.v,
gtwizard_ultrascale_v1_6_gtwiz_userclk_rx.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_userclk_rx.v,
gtwizard_ultrascale_v1_6_gtwiz_userclk_tx.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_userclk_tx.v,
gtwizard_ultrascale_v1_6_gtwiz_userdata_rx.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_userdata_rx.v,
gtwizard_ultrascale_v1_6_gtwiz_userdata_tx.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_gtwiz_userdata_tx.v,
gtwizard_ultrascale_v1_6_reset_sync.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_reset_sync.v,
gtwizard_ultrascale_v1_6_reset_inv_sync.v,verilog,gtwizard_ultrascale_v1_6_5,../../../ipstatic/hdl/gtwizard_ultrascale_v1_6_reset_inv_sync.v,
gtwizard_ultrascale_v1_6_gthe3_channel.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/gtwizard_ultrascale_v1_6_gthe3_channel.v,
ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gthe3_channel_wrapper.v,
ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_gthe3.v,
ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt_gtwizard_top.v,
ten_gig_eth_pcs_pma_0_gt.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ip_0/sim/ten_gig_eth_pcs_pma_0_gt.v,
ten_gig_eth_pcs_pma_v6_0_rfs.v,verilog,ten_gig_eth_pcs_pma_v6_0_7,../../../ipstatic/hdl/ten_gig_eth_pcs_pma_v6_0_rfs.v,
ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v,
ten_gig_eth_pcs_pma_0_ff_synchronizer.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_ff_synchronizer.v,
ten_gig_eth_pcs_pma_0_local_clock_and_reset.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_local_clock_and_reset.v,
ten_gig_eth_pcs_pma_0_sim_speedup_controller.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_sim_speedup_controller.v,
ten_gig_eth_pcs_pma_0_cable_pull_logic.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_cable_pull_logic.v,
ten_gig_eth_pcs_pma_0_block.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_block.v,
ten_gig_eth_pcs_pma_0.v,verilog,xil_defaultlib,../../../../XGE_MAC.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
