// Seed: 1009199506
module module_0 (
    input wand id_0
);
  always if (1) id_2 <= 1 + 1 | 1;
  assign module_1.type_1 = 0;
  logic [7:0][1][1  /  1] id_3;
  always $display;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    inout wire id_2,
    input logic id_3,
    output wor id_4
);
  reg  id_6;
  reg  id_7;
  wire id_8;
  reg  id_9;
  reg id_10 = id_6, id_11 = 1;
  initial begin : LABEL_0
    begin : LABEL_0
      id_7 <= 1'b0;
      begin : LABEL_0
        #1 #1 id_9 = id_9;
        id_9 <= id_3;
        #1 id_10 <= id_7;
      end
    end
  end
  module_0 modCall_1 (id_0);
endmodule
