# Reading pref.tcl
# do {C:/Users/esi-user/Documents/clock_test/try/try.mdo}
# Loading project try
# Compile of tb_initial_try.v was successful.
# vsim -L work -L pmi_work -L ovi_ecp5u tb_initial_try 
# Start time: 14:38:08 on Jul 22,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb_initial_try
# Loading work.initial_try
# .main_pane.wave.interior.cs.body.pw.wf
run
# End time: 14:44:49 on Jul 22,2022, Elapsed time: 0:06:41
# Errors: 0, Warnings: 2
