{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 23:47:01 2009 " "Info: Processing started: Wed Nov 25 23:47:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PipelineUniProcessor EP2S130F1020C3 " "Info: Automatically selected device EP2S130F1020C3 for design PipelineUniProcessor" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a31 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a95 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a95\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a63 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a127 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a127\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a287 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a287\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a351 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a351\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a319 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a319\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a383 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a383\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a159 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a159\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a223 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a223\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a191 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a191\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a255 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a255\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a415 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a415\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a479 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a479\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a447 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a447\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a511 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a511\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a30 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a286 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a286\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a158 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a158\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a414 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a414\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a94 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a94\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a350 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a350\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a222 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a222\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a478 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a478\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a62 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a318 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a318\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a190 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a190\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a446 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a446\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a126 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a126\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a382 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a382\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a254 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a254\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a510 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a510\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a29 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a93 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a93\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a61 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a125 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a125\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a285 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a285\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a349 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a349\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a317 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a317\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a381 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a381\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a157 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a157\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a221 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a221\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a189 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a189\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a253 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a253\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a413 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a413\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a477 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a477\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a445 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a445\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a509 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a509\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a28 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a284 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a284\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a156 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a156\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a412 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a412\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a92 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a92\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a348 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a348\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a220 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a220\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a476 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a476\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a60 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a316 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a316\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a188 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a188\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a444 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a444\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a124 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a124\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a380 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a380\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a252 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a252\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a508 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a508\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a27 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a91 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a91\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a59 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a123 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a123\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a283 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a283\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a347 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a347\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a315 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a315\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a379 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a379\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a155 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a155\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a219 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a219\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a187 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a187\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a251 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a251\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a411 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a411\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a475 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a475\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a443 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a443\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a507 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a507\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a26 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a282 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a282\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a154 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a154\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a410 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a410\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a90 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a90\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a346 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a346\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a218 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a218\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a474 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a474\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a58 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a314 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a314\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a186 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a186\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a442 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a442\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a122 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a122\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a378 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a378\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a250 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a250\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a506 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a506\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a25 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a89 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a89\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a57 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a121 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a121\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a281 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a281\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a345 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a345\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a313 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a313\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a377 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a377\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a153 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a153\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a217 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a217\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a185 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a185\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a249 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a249\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a409 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a409\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a473 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a473\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a441 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a441\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a505 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a505\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a24 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a280 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a280\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a152 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a152\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a408 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a408\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a88 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a88\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a344 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a344\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a216 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a216\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a472 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a472\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a56 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a312 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a312\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a184 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a184\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a440 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a440\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a120 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a120\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a376 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a376\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a248 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a248\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a504 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a504\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a23 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a87 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a87\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a55 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a119 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a119\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a279 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a279\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a343 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a343\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a311 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a311\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a375 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a375\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a151 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a151\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a215 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a215\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a183 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a183\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a247 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a247\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a407 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a407\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a471 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a471\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a439 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a439\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a503 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a503\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a22 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a278 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a278\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a150 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a150\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a406 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a406\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a86 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a86\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a342 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a342\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a214 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a214\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a470 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a470\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a54 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a310 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a310\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a182 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a182\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a438 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a438\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a118 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a118\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a374 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a374\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a246 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a246\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a502 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a502\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a21 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a85 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a85\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a53 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a117 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a117\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a277 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a277\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a341 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a341\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a309 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a309\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a373 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a373\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a149 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a149\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a213 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a213\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a181 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a181\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a245 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a245\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a405 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a405\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a469 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a469\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a437 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a437\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a501 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a501\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a20 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a276 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a276\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a148 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a148\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a404 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a404\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a84 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a84\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a340 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a340\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a212 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a212\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a468 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a468\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a52 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a308 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a308\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a180 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a180\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a436 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a436\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a116 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a116\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a372 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a372\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a244 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a244\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a500 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a500\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a19 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a83 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a83\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a51 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a115 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a115\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a275 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a275\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a339 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a339\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a307 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a307\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a371 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a371\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a147 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a147\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a211 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a211\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a179 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a179\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a243 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a243\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a403 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a403\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a467 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a467\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a435 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a435\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a499 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a499\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a18 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a274 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a274\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a146 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a146\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a402 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a402\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a82 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a82\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a338 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a338\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a210 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a210\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a466 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a466\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a50 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a306 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a306\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a178 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a178\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a434 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a434\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a114 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a114\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a370 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a370\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a242 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a242\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a498 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a498\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a17 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a81 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a81\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a49 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a113 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a113\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a273 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a273\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a337 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a337\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a305 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a305\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a369 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a369\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a145 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a145\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a209 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a209\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a177 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a177\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a241 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a241\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a401 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a401\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a465 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a465\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a433 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a433\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a497 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a497\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a16 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a272 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a272\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a144 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a144\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a400 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a400\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a80 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a80\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a336 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a336\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a208 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a208\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a464 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a464\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a48 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a304 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a304\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a176 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a176\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a432 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a432\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a112 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a112\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a368 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a368\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a240 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a240\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a496 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a496\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a15 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a79 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a79\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a47 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a111 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a111\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a271 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a271\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a335 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a335\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a303 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a303\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a367 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a367\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a143 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a143\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a207 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a207\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a175 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a175\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a239 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a239\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a399 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a399\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a463 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a463\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a431 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a431\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a495 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a495\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a14 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a270 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a270\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a142 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a142\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a398 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a398\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a78 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a78\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a334 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a334\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a206 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a206\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a462 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a462\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a46 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a302 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a302\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a174 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a174\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a430 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a430\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a110 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a110\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a366 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a366\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a238 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a238\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a494 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a494\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a13 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a77 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a77\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a45 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a109 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a109\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a269 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a269\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a333 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a333\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a301 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a301\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a365 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a365\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a141 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a141\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a205 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a205\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a173 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a173\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a237 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a237\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a397 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a397\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a461 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a461\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a429 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a429\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a493 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a493\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a12 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a268 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a268\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a140 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a140\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a396 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a396\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a76 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a76\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a332 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a332\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a204 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a204\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a460 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a460\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a44 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a300 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a300\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a172 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a172\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a428 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a428\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a108 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a108\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a364 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a364\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a236 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a236\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a492 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a492\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a11 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a75 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a75\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a43 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a107 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a107\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a267 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a267\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a331 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a331\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a299 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a299\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a363 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a363\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a139 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a139\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a203 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a203\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a171 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a171\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a235 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a235\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a395 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a395\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a459 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a459\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a427 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a427\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a491 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a491\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a10 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a266 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a266\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a138 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a138\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a394 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a394\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a74 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a74\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a330 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a330\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a202 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a202\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a458 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a458\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a42 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a298 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a298\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a170 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a170\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a426 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a426\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a106 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a106\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a362 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a362\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a234 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a234\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a490 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a490\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a9 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a73 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a73\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a41 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a105 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a105\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a265 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a265\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a329 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a329\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a297 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a297\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a361 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a361\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a137 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a137\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a201 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a201\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a169 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a169\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a233 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a233\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a393 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a393\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a457 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a457\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a425 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a425\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a489 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a489\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a8 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a264 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a264\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a136 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a136\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a392 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a392\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a72 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a72\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a328 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a328\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a200 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a200\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a456 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a456\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a40 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a296 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a296\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a168 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a168\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a424 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a424\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a104 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a104\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a360 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a360\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a232 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a232\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a488 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a488\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a7 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a71 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a71\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a39 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a103 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a103\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a263 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a263\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a327 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a327\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a295 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a295\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a359 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a359\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a135 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a135\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a199 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a199\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a167 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a167\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a231 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a231\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a391 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a391\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a455 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a455\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a423 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a423\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a487 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a487\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a6 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a262 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a262\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a134 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a134\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a390 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a390\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a70 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a70\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a326 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a326\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a198 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a198\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a454 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a454\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a38 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a294 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a294\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a166 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a166\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a422 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a422\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a102 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a102\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a358 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a358\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a230 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a230\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a486 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a486\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a5 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a69 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a69\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a37 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a101 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a101\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a261 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a261\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a325 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a325\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a293 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a293\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a357 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a357\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a133 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a133\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a197 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a197\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a165 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a165\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a229 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a229\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a389 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a389\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a453 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a453\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a421 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a421\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a485 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a485\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a4 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a260 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a260\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a132 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a132\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a388 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a388\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a68 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a68\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a324 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a324\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a196 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a196\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a452 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a452\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a36 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a292 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a292\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a164 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a164\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a420 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a420\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a100 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a100\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a356 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a356\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a228 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a228\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a484 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a484\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a3 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a67 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a67\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a35 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a99 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a99\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a259 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a259\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a323 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a323\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a291 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a291\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a355 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a355\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a131 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a131\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a195 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a195\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a163 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a163\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a227 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a227\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a387 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a387\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a451 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a451\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a419 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a419\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a483 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a483\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a2 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a258 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a258\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a130 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a130\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a386 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a386\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a66 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a66\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a322 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a322\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a194 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a194\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a450 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a450\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a34 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a290 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a290\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a162 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a162\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a418 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a418\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a98 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a98\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a354 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a354\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a226 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a226\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a482 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a482\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a1 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a65 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a65\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a33 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a97 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a97\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a257 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a257\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a321 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a321\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a289 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a289\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a353 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a353\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a129 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a129\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a193 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a193\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a161 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a161\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a225 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a225\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a385 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a385\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a449 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a449\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a417 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a417\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a481 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a481\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a0 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a256 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a256\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a128 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a128\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a384 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a384\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a64 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a64\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a320 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a320\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a192 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a192\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a448 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a448\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a32 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a288 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a288\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a160 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a160\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a416 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a416\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a96 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a96\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a352 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a352\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a224 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a224\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a480 " "Info: Atom \"lpm_ram_dp1:inst3\|altsyncram:altsyncram_component\|altsyncram_vas1:auto_generated\|ram_block1a480\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it actually implements ROM function because the write is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented ROM function because the write is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "HC230F1020C " "Info: Device HC230F1020C is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3 " "Info: Device EP2S60F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F1020C3ES " "Info: Device EP2S60F1020C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90F1020C3 " "Info: Device EP2S90F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S180F1020C3 " "Info: Device EP2S180F1020C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ H19 " "Info: Pin ~DATA0~ is reserved at location H19" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "Warning: No exact pin location assignment(s) for 100 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTWRITEMEM " "Info: Pin TESTWRITEMEM not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTWRITEMEM } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 304 824 1003 320 "TESTWRITEMEM" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTWRITEMEM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[31\] " "Info: Pin TESTINST\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[30\] " "Info: Pin TESTINST\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[29\] " "Info: Pin TESTINST\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[28\] " "Info: Pin TESTINST\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[27\] " "Info: Pin TESTINST\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[26\] " "Info: Pin TESTINST\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[25\] " "Info: Pin TESTINST\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[24\] " "Info: Pin TESTINST\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[23\] " "Info: Pin TESTINST\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[22\] " "Info: Pin TESTINST\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[21\] " "Info: Pin TESTINST\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[20\] " "Info: Pin TESTINST\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[19\] " "Info: Pin TESTINST\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[18\] " "Info: Pin TESTINST\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[17\] " "Info: Pin TESTINST\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[16\] " "Info: Pin TESTINST\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[15\] " "Info: Pin TESTINST\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[14\] " "Info: Pin TESTINST\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[13\] " "Info: Pin TESTINST\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[12\] " "Info: Pin TESTINST\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[11\] " "Info: Pin TESTINST\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[10\] " "Info: Pin TESTINST\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[9\] " "Info: Pin TESTINST\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[8\] " "Info: Pin TESTINST\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[7\] " "Info: Pin TESTINST\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[6\] " "Info: Pin TESTINST\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[5\] " "Info: Pin TESTINST\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[4\] " "Info: Pin TESTINST\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[3\] " "Info: Pin TESTINST\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[2\] " "Info: Pin TESTINST\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[1\] " "Info: Pin TESTINST\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTINST\[0\] " "Info: Pin TESTINST\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTINST[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 384 664 841 400 "TESTINST\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTINST[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[31\] " "Info: Pin TESTNEXTIADDR\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[30\] " "Info: Pin TESTNEXTIADDR\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[29\] " "Info: Pin TESTNEXTIADDR\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[28\] " "Info: Pin TESTNEXTIADDR\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[27\] " "Info: Pin TESTNEXTIADDR\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[26\] " "Info: Pin TESTNEXTIADDR\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[25\] " "Info: Pin TESTNEXTIADDR\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[24\] " "Info: Pin TESTNEXTIADDR\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[23\] " "Info: Pin TESTNEXTIADDR\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[22\] " "Info: Pin TESTNEXTIADDR\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[21\] " "Info: Pin TESTNEXTIADDR\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[20\] " "Info: Pin TESTNEXTIADDR\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[19\] " "Info: Pin TESTNEXTIADDR\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[18\] " "Info: Pin TESTNEXTIADDR\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[17\] " "Info: Pin TESTNEXTIADDR\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[16\] " "Info: Pin TESTNEXTIADDR\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[15\] " "Info: Pin TESTNEXTIADDR\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[14\] " "Info: Pin TESTNEXTIADDR\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[13\] " "Info: Pin TESTNEXTIADDR\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[12\] " "Info: Pin TESTNEXTIADDR\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[11\] " "Info: Pin TESTNEXTIADDR\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[10\] " "Info: Pin TESTNEXTIADDR\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[9\] " "Info: Pin TESTNEXTIADDR\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[8\] " "Info: Pin TESTNEXTIADDR\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[7\] " "Info: Pin TESTNEXTIADDR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[6\] " "Info: Pin TESTNEXTIADDR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[5\] " "Info: Pin TESTNEXTIADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[4\] " "Info: Pin TESTNEXTIADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[3\] " "Info: Pin TESTNEXTIADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[2\] " "Info: Pin TESTNEXTIADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[1\] " "Info: Pin TESTNEXTIADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTNEXTIADDR\[0\] " "Info: Pin TESTNEXTIADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTNEXTIADDR[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 408 664 879 424 "TESTNEXTIADDR\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTNEXTIADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[31\] " "Info: Pin TESTPC\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[31] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[30\] " "Info: Pin TESTPC\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[30] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[29\] " "Info: Pin TESTPC\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[29] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[28\] " "Info: Pin TESTPC\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[28] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[27\] " "Info: Pin TESTPC\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[27] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[26\] " "Info: Pin TESTPC\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[26] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[25\] " "Info: Pin TESTPC\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[25] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[24\] " "Info: Pin TESTPC\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[24] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[23\] " "Info: Pin TESTPC\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[23] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[22\] " "Info: Pin TESTPC\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[22] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[21\] " "Info: Pin TESTPC\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[21] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[20\] " "Info: Pin TESTPC\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[20] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[19\] " "Info: Pin TESTPC\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[19] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[18\] " "Info: Pin TESTPC\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[18] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[17\] " "Info: Pin TESTPC\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[17] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[16\] " "Info: Pin TESTPC\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[16] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[15\] " "Info: Pin TESTPC\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[15] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[14\] " "Info: Pin TESTPC\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[14] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[13\] " "Info: Pin TESTPC\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[13] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[12\] " "Info: Pin TESTPC\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[12] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[11\] " "Info: Pin TESTPC\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[11] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[10\] " "Info: Pin TESTPC\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[10] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[9\] " "Info: Pin TESTPC\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[9] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[8\] " "Info: Pin TESTPC\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[8] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[7\] " "Info: Pin TESTPC\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[7] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[6\] " "Info: Pin TESTPC\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[6] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[5\] " "Info: Pin TESTPC\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[5] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[4\] " "Info: Pin TESTPC\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[4] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[3\] " "Info: Pin TESTPC\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[3] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[2\] " "Info: Pin TESTPC\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[2] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[1\] " "Info: Pin TESTPC\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[1] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TESTPC\[0\] " "Info: Pin TESTPC\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { TESTPC[0] } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 224 664 840 240 "TESTPC\[31..0\]" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TESTPC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INT " "Info: Pin INT not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { INT } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 72 184 352 88 "INT" "" } { 248 120 224 264 "INT" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 40 184 352 56 "RESET" "" } { 216 120 224 232 "RESET" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN U30 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN U30 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN T30 (CLK1p, Input)) " "Info: Automatically promoted node RESET (placed in PIN T30 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90/quartus/bin/pin_planner.ppl" { RESET } } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 40 184 352 56 "RESET" "" } { 216 120 224 232 "RESET" "" } } } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 1 97 0 " "Info: Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 1 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 93 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  93 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 93 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  93 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 85 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 86 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 94 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 94 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  94 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 86 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  86 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 84 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  84 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use undetermined 0 6 " "Info: I/O bank number 11 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use undetermined 0 6 " "Info: I/O bank number 12 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Info: Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:40 " "Info: Fitter placement operations ending: elapsed time is 00:01:40" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst register PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst -11.313 ns " "Info: Slack time is -11.313 ns between source register \"PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst\" and destination register \"PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.806 ns + Largest register register " "Info: + Largest register to register requirement is 0.806 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.441 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 15798 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 15798; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 3 REG Unassigned 4 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.441 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 15798 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 15798; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 3 REG Unassigned 4 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.441 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 15798 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 15798; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst 3 REG Unassigned 1 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.441 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.825 ns) 0.825 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.825 ns) = 0.825 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.000 ns) 1.183 ns CLK~clkctrl 2 COMB Unassigned 15798 " "Info: 2: + IC(0.358 ns) + CELL(0.000 ns) = 1.183 ns; Loc. = Unassigned; Fanout = 15798; COMB Node = 'CLK~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.649 ns) 3.441 ns PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst 3 REG Unassigned 1 " "Info: 3: + IC(1.609 ns) + CELL(0.649 ns) = 3.441 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { CLK~clkctrl PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 42.84 % ) " "Info: Total cell delay = 1.474 ns ( 42.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 57.16 % ) " "Info: Total interconnect delay = 1.967 ns ( 57.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "../MotherBoard/MotherBoard.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/MotherBoard/MotherBoard.bdf" { { 56 184 352 72 "CLK" "" } { 232 120 224 248 "CLK" "" } { 496 1160 1224 512 "CLK" "" } { 280 1080 1112 296 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns   " "Info:   Micro clock to output delay of source is 0.099 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns   " "Info:   Micro setup delay of destination is 0.095 ns" {  } { { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.119 ns - Longest register register " "Info: - Longest register to register delay is 12.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.285 ns) 0.422 ns PipelineUniProcessor:IntelInside\|mux2x32bit:AluASrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst\|inst3~0 2 COMB Unassigned 43 " "Info: 2: + IC(0.137 ns) + CELL(0.285 ns) = 0.422 ns; Loc. = Unassigned; Fanout = 43; COMB Node = 'PipelineUniProcessor:IntelInside\|mux2x32bit:AluASrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst\|inst3~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.374 ns) 1.849 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[57\]~322 3 COMB Unassigned 7 " "Info: 3: + IC(1.053 ns) + CELL(0.374 ns) = 1.849 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[57\]~322'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 } "NODE_NAME" } } { "db/lpm_clshift_euc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.161 ns) 2.888 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[91\]~323 4 COMB Unassigned 8 " "Info: 4: + IC(0.878 ns) + CELL(0.161 ns) = 2.888 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[91\]~323'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 } "NODE_NAME" } } { "db/lpm_clshift_euc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.285 ns) 3.938 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|_~344 5 COMB Unassigned 11 " "Info: 5: + IC(0.765 ns) + CELL(0.285 ns) = 3.938 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|_~344'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 } "NODE_NAME" } } { "lpm_clshift.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 4.357 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[26\]~296 6 COMB Unassigned 6 " "Info: 6: + IC(0.134 ns) + CELL(0.285 ns) = 4.357 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[26\]~296'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.161 ns) 5.756 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[17\]~370 7 COMB Unassigned 3 " "Info: 7: + IC(1.238 ns) + CELL(0.161 ns) = 5.756 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[17\]~370'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.374 ns) 7.184 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~320 8 COMB Unassigned 1 " "Info: 8: + IC(1.054 ns) + CELL(0.374 ns) = 7.184 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~320'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 7.603 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~321 9 COMB Unassigned 1 " "Info: 9: + IC(0.134 ns) + CELL(0.285 ns) = 7.603 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~321'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.055 ns) 8.705 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\] 10 COMB Unassigned 2 " "Info: 10: + IC(1.047 ns) + CELL(0.055 ns) = 8.705 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 9.124 ns PipelineUniProcessor:IntelInside\|IsZero~20 11 COMB Unassigned 1 " "Info: 11: + IC(0.134 ns) + CELL(0.285 ns) = 9.124 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] PipelineUniProcessor:IntelInside|IsZero~20 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 9.543 ns PipelineUniProcessor:IntelInside\|IsZero~9 12 COMB Unassigned 1 " "Info: 12: + IC(0.134 ns) + CELL(0.285 ns) = 9.543 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero~20 PipelineUniProcessor:IntelInside|IsZero~9 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.285 ns) 10.062 ns PipelineUniProcessor:IntelInside\|IsZero 13 COMB Unassigned 1 " "Info: 13: + IC(0.234 ns) + CELL(0.285 ns) = 10.062 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 10.481 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 14 COMB Unassigned 32 " "Info: 14: + IC(0.258 ns) + CELL(0.161 ns) = 10.481 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.397 ns) 11.584 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3 15 COMB Unassigned 3 " "Info: 15: + IC(0.706 ns) + CELL(0.397 ns) = 11.584 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.162 ns) 12.119 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 16 REG Unassigned 4 " "Info: 16: + IC(0.373 ns) + CELL(0.162 ns) = 12.119 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.840 ns ( 31.69 % ) " "Info: Total cell delay = 3.840 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.279 ns ( 68.31 % ) " "Info: Total interconnect delay = 8.279 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.119 ns" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] PipelineUniProcessor:IntelInside|IsZero~20 PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.119 ns" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] PipelineUniProcessor:IntelInside|IsZero~20 PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "12.119 ns register register " "Info: Estimated most critical path is register to register delay of 12.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst 1 REG LAB_X51_Y43 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X51_Y43; Fanout = 1; REG Node = 'PipelineUniProcessor:IntelInside\|ID-EXE-INSTDATA-BUFFER:inst14\|dffe32bit:inst\|dffe8bit:diff32Part4\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.137 ns) + CELL(0.285 ns) 0.422 ns PipelineUniProcessor:IntelInside\|mux2x32bit:AluASrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst\|inst3~0 2 COMB LAB_X51_Y43 43 " "Info: 2: + IC(0.137 ns) + CELL(0.285 ns) = 0.422 ns; Loc. = LAB_X51_Y43; Fanout = 43; COMB Node = 'PipelineUniProcessor:IntelInside\|mux2x32bit:AluASrcSelector\|mux2x8bit:inst3\|mux2x1bit:inst\|inst3~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.374 ns) 1.849 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[57\]~322 3 COMB LAB_X55_Y36 7 " "Info: 3: + IC(1.053 ns) + CELL(0.374 ns) = 1.849 ns; Loc. = LAB_X55_Y36; Fanout = 7; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[57\]~322'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.427 ns" { PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 } "NODE_NAME" } } { "db/lpm_clshift_euc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.161 ns) 2.888 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[91\]~323 4 COMB LAB_X52_Y38 8 " "Info: 4: + IC(0.878 ns) + CELL(0.161 ns) = 2.888 ns; Loc. = LAB_X52_Y38; Fanout = 8; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|sbit_w\[91\]~323'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 } "NODE_NAME" } } { "db/lpm_clshift_euc.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/db/lpm_clshift_euc.tdf" 37 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.285 ns) 3.938 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|_~344 5 COMB LAB_X55_Y37 11 " "Info: 5: + IC(0.765 ns) + CELL(0.285 ns) = 3.938 ns; Loc. = LAB_X55_Y37; Fanout = 11; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|ALSHIFT:inst9\|lpm_clArithshift32bit:inst\|lpm_clshift:lpm_clshift_component\|lpm_clshift_euc:auto_generated\|_~344'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 } "NODE_NAME" } } { "lpm_clshift.tdf" "" { Text "d:/altera/90/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 4.357 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[26\]~296 6 COMB LAB_X55_Y37 6 " "Info: 6: + IC(0.134 ns) + CELL(0.285 ns) = 4.357 ns; Loc. = LAB_X55_Y37; Fanout = 6; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[26\]~296'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.161 ns) 5.756 ns PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[17\]~370 7 COMB LAB_X52_Y44 3 " "Info: 7: + IC(1.238 ns) + CELL(0.161 ns) = 5.756 ns; Loc. = LAB_X52_Y44; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ALU:inst12\|mux4x32bit:inst2\|Y\[17\]~370'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.374 ns) 7.184 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~320 8 COMB LAB_X47_Y37 1 " "Info: 8: + IC(1.054 ns) + CELL(0.374 ns) = 7.184 ns; Loc. = LAB_X47_Y37; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~320'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 7.603 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~321 9 COMB LAB_X47_Y37 1 " "Info: 9: + IC(0.134 ns) + CELL(0.285 ns) = 7.603 ns; Loc. = LAB_X47_Y37; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]~321'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.055 ns) 8.705 ns PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\] 10 COMB LAB_X50_Y41 2 " "Info: 10: + IC(1.047 ns) + CELL(0.055 ns) = 8.705 ns; Loc. = LAB_X50_Y41; Fanout = 2; COMB Node = 'PipelineUniProcessor:IntelInside\|mux4x32bit:inst8\|Y\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] } "NODE_NAME" } } { "../Modules/mux/mux4x32bit.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux4x32bit.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 9.124 ns PipelineUniProcessor:IntelInside\|IsZero~20 11 COMB LAB_X50_Y41 1 " "Info: 11: + IC(0.134 ns) + CELL(0.285 ns) = 9.124 ns; Loc. = LAB_X50_Y41; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] PipelineUniProcessor:IntelInside|IsZero~20 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.285 ns) 9.543 ns PipelineUniProcessor:IntelInside\|IsZero~9 12 COMB LAB_X50_Y41 1 " "Info: 12: + IC(0.134 ns) + CELL(0.285 ns) = 9.543 ns; Loc. = LAB_X50_Y41; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero~9'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero~20 PipelineUniProcessor:IntelInside|IsZero~9 } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.285 ns) 10.062 ns PipelineUniProcessor:IntelInside\|IsZero 13 COMB LAB_X51_Y41 1 " "Info: 13: + IC(0.234 ns) + CELL(0.285 ns) = 10.062 ns; Loc. = LAB_X51_Y41; Fanout = 1; COMB Node = 'PipelineUniProcessor:IntelInside\|IsZero'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero } "NODE_NAME" } } { "PipelineUniProcessor.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.bdf" { { 664 1168 1232 712 "IsZero" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.161 ns) 10.481 ns PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0 14 COMB LAB_X51_Y41 32 " "Info: 14: + IC(0.258 ns) + CELL(0.161 ns) = 10.481 ns; Loc. = LAB_X51_Y41; Fanout = 32; COMB Node = 'PipelineUniProcessor:IntelInside\|ControlUnit:CU\|BasicControlUnit:BCU\|InstTranslator:inst\|BRANCH~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 } "NODE_NAME" } } { "InstTranslator.tdf" "" { Text "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstTranslator.tdf" 27 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.397 ns) 11.584 ns PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3 15 COMB LAB_X55_Y41 3 " "Info: 15: + IC(0.706 ns) + CELL(0.397 ns) = 11.584 ns; Loc. = LAB_X55_Y41; Fanout = 3; COMB Node = 'PipelineUniProcessor:IntelInside\|ProcessPC:inst4\|mux2x32bit:inst5\|mux2x8bit:inst\|mux2x1bit:inst\|inst3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 } "NODE_NAME" } } { "../Modules/mux/mux2x1bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/mux/mux2x1bit.bdf" { { 144 648 712 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.162 ns) 12.119 ns PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst 16 REG LAB_X55_Y41 4 " "Info: 16: + IC(0.373 ns) + CELL(0.162 ns) = 12.119 ns; Loc. = LAB_X55_Y41; Fanout = 4; REG Node = 'PipelineUniProcessor:IntelInside\|PC-BUFFER:PCBUFFER\|dffe32bit:inst\|dffe8bit:diff32Part1\|inst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } } { "../Modules/reg/dffe8bit.bdf" "" { Schematic "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/Modules/reg/dffe8bit.bdf" { { 32 168 232 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.840 ns ( 31.69 % ) " "Info: Total cell delay = 3.840 ns ( 31.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.279 ns ( 68.31 % ) " "Info: Total interconnect delay = 8.279 ns ( 68.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.119 ns" { PipelineUniProcessor:IntelInside|ID-EXE-INSTDATA-BUFFER:inst14|dffe32bit:inst|dffe8bit:diff32Part4|inst PipelineUniProcessor:IntelInside|mux2x32bit:AluASrcSelector|mux2x8bit:inst3|mux2x1bit:inst|inst3~0 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[57]~322 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|sbit_w[91]~323 PipelineUniProcessor:IntelInside|ALU:inst12|ALSHIFT:inst9|lpm_clArithshift32bit:inst|lpm_clshift:lpm_clshift_component|lpm_clshift_euc:auto_generated|_~344 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[26]~296 PipelineUniProcessor:IntelInside|ALU:inst12|mux4x32bit:inst2|Y[17]~370 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~320 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17]~321 PipelineUniProcessor:IntelInside|mux4x32bit:inst8|Y[17] PipelineUniProcessor:IntelInside|IsZero~20 PipelineUniProcessor:IntelInside|IsZero~9 PipelineUniProcessor:IntelInside|IsZero PipelineUniProcessor:IntelInside|ControlUnit:CU|BasicControlUnit:BCU|InstTranslator:inst|BRANCH~0 PipelineUniProcessor:IntelInside|ProcessPC:inst4|mux2x32bit:inst5|mux2x8bit:inst|mux2x1bit:inst|inst3 PipelineUniProcessor:IntelInside|PC-BUFFER:PCBUFFER|dffe32bit:inst|dffe8bit:diff32Part1|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X45_Y38 X55_Y49 " "Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X45_Y38 to location X55_Y49" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Info: Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_LOGIC_DUPLICATION" "2 " "Info: Duplicated 2 combinational logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! combinational logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_POST_FIT_REGISTER_DUPLICATION" "5 " "Info: Duplicated 5 registered logic cells to improve design speed or routability" {  } {  } 0 0 "Duplicated %1!d! registered logic cells to improve design speed or routability" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Warning: Found 97 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTWRITEMEM 0 " "Info: Pin \"TESTWRITEMEM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[31\] 0 " "Info: Pin \"TESTINST\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[30\] 0 " "Info: Pin \"TESTINST\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[29\] 0 " "Info: Pin \"TESTINST\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[28\] 0 " "Info: Pin \"TESTINST\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[27\] 0 " "Info: Pin \"TESTINST\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[26\] 0 " "Info: Pin \"TESTINST\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[25\] 0 " "Info: Pin \"TESTINST\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[24\] 0 " "Info: Pin \"TESTINST\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[23\] 0 " "Info: Pin \"TESTINST\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[22\] 0 " "Info: Pin \"TESTINST\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[21\] 0 " "Info: Pin \"TESTINST\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[20\] 0 " "Info: Pin \"TESTINST\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[19\] 0 " "Info: Pin \"TESTINST\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[18\] 0 " "Info: Pin \"TESTINST\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[17\] 0 " "Info: Pin \"TESTINST\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[16\] 0 " "Info: Pin \"TESTINST\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[15\] 0 " "Info: Pin \"TESTINST\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[14\] 0 " "Info: Pin \"TESTINST\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[13\] 0 " "Info: Pin \"TESTINST\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[12\] 0 " "Info: Pin \"TESTINST\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[11\] 0 " "Info: Pin \"TESTINST\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[10\] 0 " "Info: Pin \"TESTINST\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[9\] 0 " "Info: Pin \"TESTINST\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[8\] 0 " "Info: Pin \"TESTINST\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[7\] 0 " "Info: Pin \"TESTINST\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[6\] 0 " "Info: Pin \"TESTINST\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[5\] 0 " "Info: Pin \"TESTINST\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[4\] 0 " "Info: Pin \"TESTINST\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[3\] 0 " "Info: Pin \"TESTINST\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[2\] 0 " "Info: Pin \"TESTINST\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[1\] 0 " "Info: Pin \"TESTINST\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTINST\[0\] 0 " "Info: Pin \"TESTINST\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[31\] 0 " "Info: Pin \"TESTNEXTIADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[30\] 0 " "Info: Pin \"TESTNEXTIADDR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[29\] 0 " "Info: Pin \"TESTNEXTIADDR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[28\] 0 " "Info: Pin \"TESTNEXTIADDR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[27\] 0 " "Info: Pin \"TESTNEXTIADDR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[26\] 0 " "Info: Pin \"TESTNEXTIADDR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[25\] 0 " "Info: Pin \"TESTNEXTIADDR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[24\] 0 " "Info: Pin \"TESTNEXTIADDR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[23\] 0 " "Info: Pin \"TESTNEXTIADDR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[22\] 0 " "Info: Pin \"TESTNEXTIADDR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[21\] 0 " "Info: Pin \"TESTNEXTIADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[20\] 0 " "Info: Pin \"TESTNEXTIADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[19\] 0 " "Info: Pin \"TESTNEXTIADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[18\] 0 " "Info: Pin \"TESTNEXTIADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[17\] 0 " "Info: Pin \"TESTNEXTIADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[16\] 0 " "Info: Pin \"TESTNEXTIADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[15\] 0 " "Info: Pin \"TESTNEXTIADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[14\] 0 " "Info: Pin \"TESTNEXTIADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[13\] 0 " "Info: Pin \"TESTNEXTIADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[12\] 0 " "Info: Pin \"TESTNEXTIADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[11\] 0 " "Info: Pin \"TESTNEXTIADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[10\] 0 " "Info: Pin \"TESTNEXTIADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[9\] 0 " "Info: Pin \"TESTNEXTIADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[8\] 0 " "Info: Pin \"TESTNEXTIADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[7\] 0 " "Info: Pin \"TESTNEXTIADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[6\] 0 " "Info: Pin \"TESTNEXTIADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[5\] 0 " "Info: Pin \"TESTNEXTIADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[4\] 0 " "Info: Pin \"TESTNEXTIADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[3\] 0 " "Info: Pin \"TESTNEXTIADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[2\] 0 " "Info: Pin \"TESTNEXTIADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[1\] 0 " "Info: Pin \"TESTNEXTIADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTNEXTIADDR\[0\] 0 " "Info: Pin \"TESTNEXTIADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[31\] 0 " "Info: Pin \"TESTPC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[30\] 0 " "Info: Pin \"TESTPC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[29\] 0 " "Info: Pin \"TESTPC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[28\] 0 " "Info: Pin \"TESTPC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[27\] 0 " "Info: Pin \"TESTPC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[26\] 0 " "Info: Pin \"TESTPC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[25\] 0 " "Info: Pin \"TESTPC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[24\] 0 " "Info: Pin \"TESTPC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[23\] 0 " "Info: Pin \"TESTPC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[22\] 0 " "Info: Pin \"TESTPC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[21\] 0 " "Info: Pin \"TESTPC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[20\] 0 " "Info: Pin \"TESTPC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[19\] 0 " "Info: Pin \"TESTPC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[18\] 0 " "Info: Pin \"TESTPC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[17\] 0 " "Info: Pin \"TESTPC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[16\] 0 " "Info: Pin \"TESTPC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[15\] 0 " "Info: Pin \"TESTPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[14\] 0 " "Info: Pin \"TESTPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[13\] 0 " "Info: Pin \"TESTPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[12\] 0 " "Info: Pin \"TESTPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[11\] 0 " "Info: Pin \"TESTPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[10\] 0 " "Info: Pin \"TESTPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[9\] 0 " "Info: Pin \"TESTPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[8\] 0 " "Info: Pin \"TESTPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[7\] 0 " "Info: Pin \"TESTPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[6\] 0 " "Info: Pin \"TESTPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[5\] 0 " "Info: Pin \"TESTPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[4\] 0 " "Info: Pin \"TESTPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[3\] 0 " "Info: Pin \"TESTPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[2\] 0 " "Info: Pin \"TESTPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[1\] 0 " "Info: Pin \"TESTPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TESTPC\[0\] 0 " "Info: Pin \"TESTPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.fit.smsg " "Info: Generated suppressed messages file F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/PipelineUniProcessor.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Info: Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 23:50:24 2009 " "Info: Processing ended: Wed Nov 25 23:50:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Info: Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:15 " "Info: Total CPU time (on all processors): 00:04:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
