\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}{}\section{A\+DC Direct Memory Access Mode For Multi Mode}
\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}\index{A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}~((uint32\+\_\+t)0x00000000)
\item 
\#define \hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0})
\item 
\#define \hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1})
\item 
\#define \hyperlink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA})
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}!A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1}!A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1}{ADC_DMAACCESSMODE_1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+1~((uint32\+\_\+t){\bf A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+0})}\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}{}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_gadb55bb780e7c0a58878287f205f88e33}
D\+MA mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3) \index{A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}!A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2}!A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2}{ADC_DMAACCESSMODE_2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+2~((uint32\+\_\+t){\bf A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+M\+A\+\_\+1})}\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}{}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga33b7e654725c8de70c9ca5a1e1b3d139}
D\+MA mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2) \index{A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}!A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3}!A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3}{ADC_DMAACCESSMODE_3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+3~((uint32\+\_\+t){\bf A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+MA})}\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}{}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga2613348408ee2a5685f1d06f6f7780dc}
D\+MA mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) \index{A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}!A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED@{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}!A\+D\+C Direct Memory Access Mode For Multi Mode@{A\+D\+C Direct Memory Access Mode For Multi Mode}}
\subsubsection[{\texorpdfstring{A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED}{ADC_DMAACCESSMODE_DISABLED}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+D\+C\+\_\+\+D\+M\+A\+A\+C\+C\+E\+S\+S\+M\+O\+D\+E\+\_\+\+D\+I\+S\+A\+B\+L\+ED~((uint32\+\_\+t)0x00000000)}\hypertarget{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}{}\label{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode_ga59163da6d23f587f951ce21d74542795}
D\+MA mode disabled 