

================================================================
== Vivado HLS Report for 'Block_Mat_exit47_pro'
================================================================
* Date:           Fri Dec  7 19:18:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        EdgeDetection
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      72|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       3|      74|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |img_0_cols_V_out_blk_n  |   9|          2|    1|          2|
    |img_0_rows_V_out_blk_n  |   9|          2|    1|          2|
    |img_1_cols_V_out_blk_n  |   9|          2|    1|          2|
    |img_1_rows_V_out_blk_n  |   9|          2|    1|          2|
    |img_2_cols_V_out_blk_n  |   9|          2|    1|          2|
    |img_2_rows_V_out_blk_n  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  72|         16|    8|         16|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|start_out                | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|start_write              | out |    1| ap_ctrl_hs | Block_Mat.exit47_pro | return value |
|rows                     |  in |   32|   ap_none  |         rows         |    scalar    |
|cols                     |  in |   32|   ap_none  |         cols         |    scalar    |
|img_0_rows_V_out_din     | out |   32|   ap_fifo  |   img_0_rows_V_out   |    pointer   |
|img_0_rows_V_out_full_n  |  in |    1|   ap_fifo  |   img_0_rows_V_out   |    pointer   |
|img_0_rows_V_out_write   | out |    1|   ap_fifo  |   img_0_rows_V_out   |    pointer   |
|img_0_cols_V_out_din     | out |   32|   ap_fifo  |   img_0_cols_V_out   |    pointer   |
|img_0_cols_V_out_full_n  |  in |    1|   ap_fifo  |   img_0_cols_V_out   |    pointer   |
|img_0_cols_V_out_write   | out |    1|   ap_fifo  |   img_0_cols_V_out   |    pointer   |
|img_1_rows_V_out_din     | out |   32|   ap_fifo  |   img_1_rows_V_out   |    pointer   |
|img_1_rows_V_out_full_n  |  in |    1|   ap_fifo  |   img_1_rows_V_out   |    pointer   |
|img_1_rows_V_out_write   | out |    1|   ap_fifo  |   img_1_rows_V_out   |    pointer   |
|img_1_cols_V_out_din     | out |   32|   ap_fifo  |   img_1_cols_V_out   |    pointer   |
|img_1_cols_V_out_full_n  |  in |    1|   ap_fifo  |   img_1_cols_V_out   |    pointer   |
|img_1_cols_V_out_write   | out |    1|   ap_fifo  |   img_1_cols_V_out   |    pointer   |
|img_2_rows_V_out_din     | out |   32|   ap_fifo  |   img_2_rows_V_out   |    pointer   |
|img_2_rows_V_out_full_n  |  in |    1|   ap_fifo  |   img_2_rows_V_out   |    pointer   |
|img_2_rows_V_out_write   | out |    1|   ap_fifo  |   img_2_rows_V_out   |    pointer   |
|img_2_cols_V_out_din     | out |   32|   ap_fifo  |   img_2_cols_V_out   |    pointer   |
|img_2_cols_V_out_full_n  |  in |    1|   ap_fifo  |   img_2_cols_V_out   |    pointer   |
|img_2_cols_V_out_write   | out |    1|   ap_fifo  |   img_2_cols_V_out   |    pointer   |
+-------------------------+-----+-----+------------+----------------------+--------------+

