Signals {
}
SignalGroups {
}
Timing {
}
PatternBurst "Internal_scan_occ_bypass" {
}
PatternExec "Internal_scan_occ_bypass" {
}

Procedures "Internal_scan_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=110; "all_outputs"=X; "all_bidirectionals"=\r7 Z 0\r8 Z 1Z00011001ZZZZ1Z; }
      F { "RESET_N"=1; "TEST_MODE"=1; "GCFG[6]"=0; "GCFG[4]"=0; "GPIO[18]"=1; "GPIO[5]"=1; "GPIO[4]"=1; "GPIO[1]"=0;
          "GPIO[0]"=1; }
      V { "_pi"=\r35 # ; "_po"=\r33 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=110; "all_outputs"=X; "all_bidirectionals"=\r7 Z 0\r8 Z 1Z00011001ZZZZ1Z; }
      F { "RESET_N"=1; "TEST_MODE"=1; "GCFG[6]"=0; "GCFG[4]"=0; "GPIO[18]"=1; "GPIO[5]"=1; "GPIO[4]"=1; "GPIO[1]"=0;
          "GPIO[0]"=1; }
      V { "_pi"=\r35 # ; "_po"=\r33 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=110; "all_outputs"=X; "all_bidirectionals"=\r7 Z 0\r8 Z 1Z00011001ZZZZ1Z; }
      F { "RESET_N"=1; "TEST_MODE"=1; "GCFG[6]"=0; "GCFG[4]"=0; "GPIO[18]"=1; "GPIO[5]"=1; "GPIO[4]"=1; "GPIO[1]"=0;
          "GPIO[0]"=1; }
      V { "_pi"=\r35 # ; "_po"=\r33 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=110; "all_outputs"=X; "all_bidirectionals"=\r7 Z 0\r8 Z 1Z00011001ZZZZ1Z; }
      F { "RESET_N"=1; "TEST_MODE"=1; "GCFG[6]"=0; "GCFG[4]"=0; "GPIO[18]"=1; "GPIO[5]"=1; "GPIO[4]"=1; "GPIO[1]"=0;
          "GPIO[0]"=1; }
      V { "_pi"=\r35 # ; "_po"=\r33 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "RESET_N"=1; "TEST_MODE"=1; "XTALI"=P; "XTALO"=X; "GCFG[0]"=Z; "GCFG[1]"=Z; "GCFG[2]"=Z;
         "GCFG[3]"=Z; "GCFG[4]"=0; "GCFG[5]"=Z; "GCFG[6]"=0; "GPIO[0]"=1; "GPIO[10]"=Z; "GPIO[11]"=Z;
         "GPIO[12]"=Z; "GPIO[13]"=Z; "GPIO[14]"=Z; "GPIO[15]"=Z; "GPIO[16]"=Z; "GPIO[17]"=Z; "GPIO[18]"=1;
         "GPIO[19]"=Z; "GPIO[1]"=0; "GPIO[2]"=0; "GPIO[3]"=0; "GPIO[4]"=1; "GPIO[5]"=1; "GPIO[6]"=Z;
         "GPIO[7]"=Z; "GPIO[8]"=Z; "GPIO[9]"=Z; "IRQ"=Z; "LNKSTAT"=Z; "RXENABLE"=Z; "SYNCECLK"=1;
         "TXENABLE"=Z; }
      "Internal_scan_occ_bypass_pre_shift": V { "GPIO[1]"=1; "GPIO[3]"=1; "GCFG[0]"=0; "GCFG[1]"=0; "GCFG[2]"=0; "GCFG[3]"=Z; "GCFG[4]"=0;
         "GCFG[5]"=Z; "GCFG[6]"=0; "GPIO[10]"=X; "GPIO[11]"=X; "GPIO[12]"=X; "GPIO[13]"=X; "GPIO[14]"=X;
         "GPIO[15]"=X; "GPIO[16]"=X; "GPIO[17]"=X; "GPIO[19]"=0; "GPIO[6]"=0; "GPIO[7]"=0; "GPIO[8]"=0;
         "GPIO[9]"=0; "IRQ"=X; "LNKSTAT"=0; "RXENABLE"=0; "TXENABLE"=0; }
      Shift {          W "_default_WFT_";
         V { "_clk"=PP1; "_si"=\r8 # ; "_so"=\r8 # ; }
      }
   }
   "iddq_capture" {
      W "_multiclock_capture_WFT_";
      C { "_po"=\r33 X ; }
      F { "RESET_N"=1; "TEST_MODE"=1; "GCFG[6]"=0; "GCFG[4]"=0; "GPIO[18]"=1; "GPIO[5]"=1; "GPIO[4]"=1; "GPIO[1]"=0;
          "GPIO[0]"=1; }
      "forcePI": V { "_pi"=\j \r35 # ; }
      IddqTestPoint;
      "measurePO measureIDDQ": V { "_po"=\j \r33 # ; }
   }
}