// Seed: 2113267298
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output tri0 id_2
    , id_5,
    output supply0 id_3
);
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1'h0), .id_1(1), .id_2(), .id_3(id_0), .id_4(id_6), .id_5(id_5)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wand id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wor id_15,
    output wire id_16
);
  wire id_18;
  module_0(
      id_4, id_2, id_10, id_3
  );
  wire id_19;
  generate
    if (id_5) begin : id_20
      assign id_20 = 1;
    end
  endgenerate
endmodule
