
TIGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d34c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  0800d530  0800d530  0001d530  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8b0  0800d8b0  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8b0  0800d8b0  0001d8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8b8  0800d8b8  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8b8  0800d8b8  0001d8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d8bc  0800d8bc  0001d8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800d8c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00031a2c  20000238  0800daf8  00020238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20031c64  0800daf8  00021c64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022be0  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000443e  00000000  00000000  00042e48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001590  00000000  00000000  00047288  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001370  00000000  00000000  00048818  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002658e  00000000  00000000  00049b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015236  00000000  00000000  00070116  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3f1f  00000000  00000000  0008534c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015926b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065e8  00000000  00000000  001592e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000238 	.word	0x20000238
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d514 	.word	0x0800d514

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000023c 	.word	0x2000023c
 800021c:	0800d514 	.word	0x0800d514

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f9c:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0d      	ldr	r2, [pc, #52]	; (8000fd8 <HAL_Init+0x40>)
 8000fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fa8:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_Init+0x40>)
 8000fae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HAL_Init+0x40>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a07      	ldr	r2, [pc, #28]	; (8000fd8 <HAL_Init+0x40>)
 8000fba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	f000 fd29 	bl	8001a18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc6:	2000      	movs	r0, #0
 8000fc8:	f000 f808 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fcc:	f009 f830 	bl	800a030 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fd0:	2300      	movs	r3, #0
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_InitTick+0x54>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <HAL_InitTick+0x58>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fd41 	bl	8001a82 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f000 fd09 	bl	8001a2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <HAL_InitTick+0x5c>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000008 	.word	0x20000008
 8001034:	20000004 	.word	0x20000004
 8001038:	20000000 	.word	0x20000000

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000004 	.word	0x20000004
 8001060:	200006a8 	.word	0x200006a8

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	200006a8 	.word	0x200006a8

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff ffee 	bl	8001064 <HAL_GetTick>
 8001088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <HAL_Delay+0x40>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	4413      	add	r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010a2:	bf00      	nop
 80010a4:	f7ff ffde 	bl	8001064 <HAL_GetTick>
 80010a8:	4602      	mov	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000004 	.word	0x20000004

080010c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010c8:	2300      	movs	r3, #0
 80010ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e033      	b.n	800113e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d109      	bne.n	80010f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f004 ff5e 	bl	8005fa0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2200      	movs	r2, #0
 80010ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f6:	f003 0310 	and.w	r3, r3, #16
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d118      	bne.n	8001130 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001102:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001106:	f023 0302 	bic.w	r3, r3, #2
 800110a:	f043 0202 	orr.w	r2, r3, #2
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 fa32 	bl	800157c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2200      	movs	r2, #0
 800111c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	f023 0303 	bic.w	r3, r3, #3
 8001126:	f043 0201 	orr.w	r2, r3, #1
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	641a      	str	r2, [r3, #64]	; 0x40
 800112e:	e001      	b.n	8001134 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2200      	movs	r2, #0
 8001138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800113c:	7bfb      	ldrb	r3, [r7, #15]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3710      	adds	r7, #16
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
	...

08001148 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001154:	2300      	movs	r3, #0
 8001156:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800115e:	2b01      	cmp	r3, #1
 8001160:	d101      	bne.n	8001166 <HAL_ADC_Start_DMA+0x1e>
 8001162:	2302      	movs	r3, #2
 8001164:	e0b1      	b.n	80012ca <HAL_ADC_Start_DMA+0x182>
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	2201      	movs	r2, #1
 800116a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	2b01      	cmp	r3, #1
 800117a:	d018      	beq.n	80011ae <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f042 0201 	orr.w	r2, r2, #1
 800118a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800118c:	4b51      	ldr	r3, [pc, #324]	; (80012d4 <HAL_ADC_Start_DMA+0x18c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a51      	ldr	r2, [pc, #324]	; (80012d8 <HAL_ADC_Start_DMA+0x190>)
 8001192:	fba2 2303 	umull	r2, r3, r2, r3
 8001196:	0c9a      	lsrs	r2, r3, #18
 8001198:	4613      	mov	r3, r2
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	4413      	add	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80011a0:	e002      	b.n	80011a8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f9      	bne.n	80011a2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	f040 8085 	bne.w	80012c8 <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011c6:	f023 0301 	bic.w	r3, r3, #1
 80011ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d007      	beq.n	80011f0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011fc:	d106      	bne.n	800120c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f023 0206 	bic.w	r2, r3, #6
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	645a      	str	r2, [r3, #68]	; 0x44
 800120a:	e002      	b.n	8001212 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2200      	movs	r2, #0
 8001210:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2200      	movs	r2, #0
 8001216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800121a:	4b30      	ldr	r3, [pc, #192]	; (80012dc <HAL_ADC_Start_DMA+0x194>)
 800121c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001222:	4a2f      	ldr	r2, [pc, #188]	; (80012e0 <HAL_ADC_Start_DMA+0x198>)
 8001224:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800122a:	4a2e      	ldr	r2, [pc, #184]	; (80012e4 <HAL_ADC_Start_DMA+0x19c>)
 800122c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001232:	4a2d      	ldr	r2, [pc, #180]	; (80012e8 <HAL_ADC_Start_DMA+0x1a0>)
 8001234:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800123e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800124e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800125e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	334c      	adds	r3, #76	; 0x4c
 800126a:	4619      	mov	r1, r3
 800126c:	68ba      	ldr	r2, [r7, #8]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f000 fcc2 	bl	8001bf8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 031f 	and.w	r3, r3, #31
 800127c:	2b00      	cmp	r3, #0
 800127e:	d10f      	bne.n	80012a0 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d11c      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800129c:	609a      	str	r2, [r3, #8]
 800129e:	e013      	b.n	80012c8 <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a11      	ldr	r2, [pc, #68]	; (80012ec <HAL_ADC_Start_DMA+0x1a4>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d10e      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x180>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d107      	bne.n	80012c8 <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012c6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000008 	.word	0x20000008
 80012d8:	431bde83 	.word	0x431bde83
 80012dc:	40012300 	.word	0x40012300
 80012e0:	08001775 	.word	0x08001775
 80012e4:	0800182f 	.word	0x0800182f
 80012e8:	0800184b 	.word	0x0800184b
 80012ec:	40012000 	.word	0x40012000

080012f0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr

08001304 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800130c:	bf00      	nop
 800130e:	370c      	adds	r7, #12
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr

08001318 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <HAL_ADC_ConfigChannel+0x1c>
 8001330:	2302      	movs	r3, #2
 8001332:	e113      	b.n	800155c <HAL_ADC_ConfigChannel+0x244>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b09      	cmp	r3, #9
 8001342:	d925      	bls.n	8001390 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	68d9      	ldr	r1, [r3, #12]
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	b29b      	uxth	r3, r3
 8001350:	461a      	mov	r2, r3
 8001352:	4613      	mov	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	4413      	add	r3, r2
 8001358:	3b1e      	subs	r3, #30
 800135a:	2207      	movs	r2, #7
 800135c:	fa02 f303 	lsl.w	r3, r2, r3
 8001360:	43da      	mvns	r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	400a      	ands	r2, r1
 8001368:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	68d9      	ldr	r1, [r3, #12]
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	689a      	ldr	r2, [r3, #8]
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	b29b      	uxth	r3, r3
 800137a:	4618      	mov	r0, r3
 800137c:	4603      	mov	r3, r0
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4403      	add	r3, r0
 8001382:	3b1e      	subs	r3, #30
 8001384:	409a      	lsls	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	430a      	orrs	r2, r1
 800138c:	60da      	str	r2, [r3, #12]
 800138e:	e022      	b.n	80013d6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6919      	ldr	r1, [r3, #16]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	b29b      	uxth	r3, r3
 800139c:	461a      	mov	r2, r3
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	2207      	movs	r2, #7
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	43da      	mvns	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	400a      	ands	r2, r1
 80013b2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	6919      	ldr	r1, [r3, #16]
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	4618      	mov	r0, r3
 80013c6:	4603      	mov	r3, r0
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4403      	add	r3, r0
 80013cc:	409a      	lsls	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	430a      	orrs	r2, r1
 80013d4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	2b06      	cmp	r3, #6
 80013dc:	d824      	bhi.n	8001428 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	4613      	mov	r3, r2
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	3b05      	subs	r3, #5
 80013f0:	221f      	movs	r2, #31
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43da      	mvns	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	400a      	ands	r2, r1
 80013fe:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	b29b      	uxth	r3, r3
 800140c:	4618      	mov	r0, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685a      	ldr	r2, [r3, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	4413      	add	r3, r2
 8001418:	3b05      	subs	r3, #5
 800141a:	fa00 f203 	lsl.w	r2, r0, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	430a      	orrs	r2, r1
 8001424:	635a      	str	r2, [r3, #52]	; 0x34
 8001426:	e04c      	b.n	80014c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b0c      	cmp	r3, #12
 800142e:	d824      	bhi.n	800147a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	4613      	mov	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	3b23      	subs	r3, #35	; 0x23
 8001442:	221f      	movs	r2, #31
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	43da      	mvns	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	400a      	ands	r2, r1
 8001450:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	b29b      	uxth	r3, r3
 800145e:	4618      	mov	r0, r3
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	4613      	mov	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	3b23      	subs	r3, #35	; 0x23
 800146c:	fa00 f203 	lsl.w	r2, r0, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	430a      	orrs	r2, r1
 8001476:	631a      	str	r2, [r3, #48]	; 0x30
 8001478:	e023      	b.n	80014c2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	685a      	ldr	r2, [r3, #4]
 8001484:	4613      	mov	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	3b41      	subs	r3, #65	; 0x41
 800148c:	221f      	movs	r2, #31
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43da      	mvns	r2, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	400a      	ands	r2, r1
 800149a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	4618      	mov	r0, r3
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	685a      	ldr	r2, [r3, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4413      	add	r3, r2
 80014b4:	3b41      	subs	r3, #65	; 0x41
 80014b6:	fa00 f203 	lsl.w	r2, r0, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	430a      	orrs	r2, r1
 80014c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80014c2:	4b29      	ldr	r3, [pc, #164]	; (8001568 <HAL_ADC_ConfigChannel+0x250>)
 80014c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a28      	ldr	r2, [pc, #160]	; (800156c <HAL_ADC_ConfigChannel+0x254>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d10f      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x1d8>
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b12      	cmp	r3, #18
 80014d6:	d10b      	bne.n	80014f0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a1d      	ldr	r2, [pc, #116]	; (800156c <HAL_ADC_ConfigChannel+0x254>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d12b      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x23a>
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a1c      	ldr	r2, [pc, #112]	; (8001570 <HAL_ADC_ConfigChannel+0x258>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d003      	beq.n	800150c <HAL_ADC_ConfigChannel+0x1f4>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b11      	cmp	r3, #17
 800150a:	d122      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a11      	ldr	r2, [pc, #68]	; (8001570 <HAL_ADC_ConfigChannel+0x258>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d111      	bne.n	8001552 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800152e:	4b11      	ldr	r3, [pc, #68]	; (8001574 <HAL_ADC_ConfigChannel+0x25c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4a11      	ldr	r2, [pc, #68]	; (8001578 <HAL_ADC_ConfigChannel+0x260>)
 8001534:	fba2 2303 	umull	r2, r3, r2, r3
 8001538:	0c9a      	lsrs	r2, r3, #18
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001544:	e002      	b.n	800154c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	3b01      	subs	r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f9      	bne.n	8001546 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3714      	adds	r7, #20
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	40012300 	.word	0x40012300
 800156c:	40012000 	.word	0x40012000
 8001570:	10000012 	.word	0x10000012
 8001574:	20000008 	.word	0x20000008
 8001578:	431bde83 	.word	0x431bde83

0800157c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001584:	4b79      	ldr	r3, [pc, #484]	; (800176c <ADC_Init+0x1f0>)
 8001586:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	431a      	orrs	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	6859      	ldr	r1, [r3, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	691b      	ldr	r3, [r3, #16]
 80015bc:	021a      	lsls	r2, r3, #8
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	685a      	ldr	r2, [r3, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80015d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	6859      	ldr	r1, [r3, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	430a      	orrs	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	689a      	ldr	r2, [r3, #8]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6899      	ldr	r1, [r3, #8]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	430a      	orrs	r2, r1
 8001608:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800160e:	4a58      	ldr	r2, [pc, #352]	; (8001770 <ADC_Init+0x1f4>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d022      	beq.n	800165a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	689a      	ldr	r2, [r3, #8]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001622:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6899      	ldr	r1, [r3, #8]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	430a      	orrs	r2, r1
 8001634:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001644:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	6899      	ldr	r1, [r3, #8]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	430a      	orrs	r2, r1
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	e00f      	b.n	800167a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	689a      	ldr	r2, [r3, #8]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001668:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001678:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f022 0202 	bic.w	r2, r2, #2
 8001688:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6899      	ldr	r1, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	7e1b      	ldrb	r3, [r3, #24]
 8001694:	005a      	lsls	r2, r3, #1
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	430a      	orrs	r2, r1
 800169c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d01b      	beq.n	80016e0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	685a      	ldr	r2, [r3, #4]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80016c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6859      	ldr	r1, [r3, #4]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d2:	3b01      	subs	r3, #1
 80016d4:	035a      	lsls	r2, r3, #13
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	430a      	orrs	r2, r1
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	e007      	b.n	80016f0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80016fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	3b01      	subs	r3, #1
 800170c:	051a      	lsls	r2, r3, #20
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689a      	ldr	r2, [r3, #8]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001724:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6899      	ldr	r1, [r3, #8]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001732:	025a      	lsls	r2, r3, #9
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	430a      	orrs	r2, r1
 800173a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800174a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6899      	ldr	r1, [r3, #8]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695b      	ldr	r3, [r3, #20]
 8001756:	029a      	lsls	r2, r3, #10
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	430a      	orrs	r2, r1
 800175e:	609a      	str	r2, [r3, #8]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	40012300 	.word	0x40012300
 8001770:	0f000001 	.word	0x0f000001

08001774 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001780:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001786:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800178a:	2b00      	cmp	r3, #0
 800178c:	d13c      	bne.n	8001808 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d12b      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d127      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d119      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	685a      	ldr	r2, [r3, #4]
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f022 0220 	bic.w	r2, r2, #32
 80017da:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d105      	bne.n	8001800 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f8:	f043 0201 	orr.w	r2, r3, #1
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001800:	68f8      	ldr	r0, [r7, #12]
 8001802:	f004 fc5f 	bl	80060c4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001806:	e00e      	b.n	8001826 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180c:	f003 0310 	and.w	r3, r3, #16
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	f7ff fd75 	bl	8001304 <HAL_ADC_ErrorCallback>
}
 800181a:	e004      	b.n	8001826 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	4798      	blx	r3
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}

0800182e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b084      	sub	sp, #16
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800183a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800183c:	68f8      	ldr	r0, [r7, #12]
 800183e:	f7ff fd57 	bl	80012f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001842:	bf00      	nop
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b084      	sub	sp, #16
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001856:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2240      	movs	r2, #64	; 0x40
 800185c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001862:	f043 0204 	orr.w	r2, r3, #4
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800186a:	68f8      	ldr	r0, [r7, #12]
 800186c:	f7ff fd4a 	bl	8001304 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001870:	bf00      	nop
 8001872:	3710      	adds	r7, #16
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001894:	4013      	ands	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018aa:	4a04      	ldr	r2, [pc, #16]	; (80018bc <__NVIC_SetPriorityGrouping+0x44>)
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	60d3      	str	r3, [r2, #12]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018c4:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <__NVIC_GetPriorityGrouping+0x18>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	f003 0307 	and.w	r3, r3, #7
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	e000ed00 	.word	0xe000ed00

080018dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db0b      	blt.n	8001906 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	f003 021f 	and.w	r2, r3, #31
 80018f4:	4907      	ldr	r1, [pc, #28]	; (8001914 <__NVIC_EnableIRQ+0x38>)
 80018f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fa:	095b      	lsrs	r3, r3, #5
 80018fc:	2001      	movs	r0, #1
 80018fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	e000e100 	.word	0xe000e100

08001918 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	4603      	mov	r3, r0
 8001920:	6039      	str	r1, [r7, #0]
 8001922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001928:	2b00      	cmp	r3, #0
 800192a:	db0a      	blt.n	8001942 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	b2da      	uxtb	r2, r3
 8001930:	490c      	ldr	r1, [pc, #48]	; (8001964 <__NVIC_SetPriority+0x4c>)
 8001932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001936:	0112      	lsls	r2, r2, #4
 8001938:	b2d2      	uxtb	r2, r2
 800193a:	440b      	add	r3, r1
 800193c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001940:	e00a      	b.n	8001958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	b2da      	uxtb	r2, r3
 8001946:	4908      	ldr	r1, [pc, #32]	; (8001968 <__NVIC_SetPriority+0x50>)
 8001948:	79fb      	ldrb	r3, [r7, #7]
 800194a:	f003 030f 	and.w	r3, r3, #15
 800194e:	3b04      	subs	r3, #4
 8001950:	0112      	lsls	r2, r2, #4
 8001952:	b2d2      	uxtb	r2, r2
 8001954:	440b      	add	r3, r1
 8001956:	761a      	strb	r2, [r3, #24]
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	e000e100 	.word	0xe000e100
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800196c:	b480      	push	{r7}
 800196e:	b089      	sub	sp, #36	; 0x24
 8001970:	af00      	add	r7, sp, #0
 8001972:	60f8      	str	r0, [r7, #12]
 8001974:	60b9      	str	r1, [r7, #8]
 8001976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	f1c3 0307 	rsb	r3, r3, #7
 8001986:	2b04      	cmp	r3, #4
 8001988:	bf28      	it	cs
 800198a:	2304      	movcs	r3, #4
 800198c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3304      	adds	r3, #4
 8001992:	2b06      	cmp	r3, #6
 8001994:	d902      	bls.n	800199c <NVIC_EncodePriority+0x30>
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	3b03      	subs	r3, #3
 800199a:	e000      	b.n	800199e <NVIC_EncodePriority+0x32>
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	fa02 f303 	lsl.w	r3, r2, r3
 80019aa:	43da      	mvns	r2, r3
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	401a      	ands	r2, r3
 80019b0:	697b      	ldr	r3, [r7, #20]
 80019b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	fa01 f303 	lsl.w	r3, r1, r3
 80019be:	43d9      	mvns	r1, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	4313      	orrs	r3, r2
         );
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3724      	adds	r7, #36	; 0x24
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3b01      	subs	r3, #1
 80019e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e4:	d301      	bcc.n	80019ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019e6:	2301      	movs	r3, #1
 80019e8:	e00f      	b.n	8001a0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019ea:	4a0a      	ldr	r2, [pc, #40]	; (8001a14 <SysTick_Config+0x40>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019f2:	210f      	movs	r1, #15
 80019f4:	f04f 30ff 	mov.w	r0, #4294967295
 80019f8:	f7ff ff8e 	bl	8001918 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019fc:	4b05      	ldr	r3, [pc, #20]	; (8001a14 <SysTick_Config+0x40>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <SysTick_Config+0x40>)
 8001a04:	2207      	movs	r2, #7
 8001a06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	e000e010 	.word	0xe000e010

08001a18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ff29 	bl	8001878 <__NVIC_SetPriorityGrouping>
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}

08001a2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b086      	sub	sp, #24
 8001a32:	af00      	add	r7, sp, #0
 8001a34:	4603      	mov	r3, r0
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	607a      	str	r2, [r7, #4]
 8001a3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a40:	f7ff ff3e 	bl	80018c0 <__NVIC_GetPriorityGrouping>
 8001a44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	6978      	ldr	r0, [r7, #20]
 8001a4c:	f7ff ff8e 	bl	800196c <NVIC_EncodePriority>
 8001a50:	4602      	mov	r2, r0
 8001a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a56:	4611      	mov	r1, r2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff5d 	bl	8001918 <__NVIC_SetPriority>
}
 8001a5e:	bf00      	nop
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff31 	bl	80018dc <__NVIC_EnableIRQ>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff ffa2 	bl	80019d4 <SysTick_Config>
 8001a90:	4603      	mov	r3, r0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001aa8:	f7ff fadc 	bl	8001064 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e099      	b.n	8001bec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f022 0201 	bic.w	r2, r2, #1
 8001ad6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ad8:	e00f      	b.n	8001afa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ada:	f7ff fac3 	bl	8001064 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b05      	cmp	r3, #5
 8001ae6:	d908      	bls.n	8001afa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2220      	movs	r2, #32
 8001aec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2203      	movs	r2, #3
 8001af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e078      	b.n	8001bec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1e8      	bne.n	8001ada <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	4b38      	ldr	r3, [pc, #224]	; (8001bf4 <HAL_DMA_Init+0x158>)
 8001b14:	4013      	ands	r3, r2
 8001b16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685a      	ldr	r2, [r3, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a1b      	ldr	r3, [r3, #32]
 8001b44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b50:	2b04      	cmp	r3, #4
 8001b52:	d107      	bne.n	8001b64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	f023 0307 	bic.w	r3, r3, #7
 8001b7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d117      	bne.n	8001bbe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b92:	697a      	ldr	r2, [r7, #20]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d00e      	beq.n	8001bbe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 fa77 	bl	8002094 <DMA_CheckFifoParam>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d008      	beq.n	8001bbe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2240      	movs	r2, #64	; 0x40
 8001bb0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e016      	b.n	8001bec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	697a      	ldr	r2, [r7, #20]
 8001bc4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 fa2e 	bl	8002028 <DMA_CalcBaseAndBitshift>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd4:	223f      	movs	r2, #63	; 0x3f
 8001bd6:	409a      	lsls	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2201      	movs	r2, #1
 8001be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	e010803f 	.word	0xe010803f

08001bf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
 8001c04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <HAL_DMA_Start_IT+0x26>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	e048      	b.n	8001cb0 <HAL_DMA_Start_IT+0xb8>
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2201      	movs	r2, #1
 8001c22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d137      	bne.n	8001ca2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2202      	movs	r2, #2
 8001c36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	68f8      	ldr	r0, [r7, #12]
 8001c48:	f000 f9c0 	bl	8001fcc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c50:	223f      	movs	r2, #63	; 0x3f
 8001c52:	409a      	lsls	r2, r3
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0216 	orr.w	r2, r2, #22
 8001c66:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	695a      	ldr	r2, [r3, #20]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001c76:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d007      	beq.n	8001c90 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f042 0208 	orr.w	r2, r2, #8
 8001c8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f042 0201 	orr.w	r2, r2, #1
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	e005      	b.n	8001cae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001caa:	2302      	movs	r3, #2
 8001cac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001cc4:	4b92      	ldr	r3, [pc, #584]	; (8001f10 <HAL_DMA_IRQHandler+0x258>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4a92      	ldr	r2, [pc, #584]	; (8001f14 <HAL_DMA_IRQHandler+0x25c>)
 8001cca:	fba2 2303 	umull	r2, r3, r2, r3
 8001cce:	0a9b      	lsrs	r3, r3, #10
 8001cd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	409a      	lsls	r2, r3
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d01a      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f003 0304 	and.w	r3, r3, #4
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d013      	beq.n	8001d24 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0204 	bic.w	r2, r2, #4
 8001d0a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d10:	2208      	movs	r2, #8
 8001d12:	409a      	lsls	r2, r3
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1c:	f043 0201 	orr.w	r2, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d28:	2201      	movs	r2, #1
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d012      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d00b      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d46:	2201      	movs	r2, #1
 8001d48:	409a      	lsls	r2, r3
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d52:	f043 0202 	orr.w	r2, r3, #2
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d5e:	2204      	movs	r2, #4
 8001d60:	409a      	lsls	r2, r3
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4013      	ands	r3, r2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d012      	beq.n	8001d90 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d00b      	beq.n	8001d90 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d88:	f043 0204 	orr.w	r2, r3, #4
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d94:	2210      	movs	r2, #16
 8001d96:	409a      	lsls	r2, r3
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d043      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d03c      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db2:	2210      	movs	r2, #16
 8001db4:	409a      	lsls	r2, r3
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d018      	beq.n	8001dfa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d108      	bne.n	8001de8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d024      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	4798      	blx	r3
 8001de6:	e01f      	b.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d01b      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	4798      	blx	r3
 8001df8:	e016      	b.n	8001e28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d107      	bne.n	8001e18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 0208 	bic.w	r2, r2, #8
 8001e16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f000 808e 	beq.w	8001f56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f000 8086 	beq.w	8001f56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e4e:	2220      	movs	r2, #32
 8001e50:	409a      	lsls	r2, r3
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b05      	cmp	r3, #5
 8001e60:	d136      	bne.n	8001ed0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f022 0216 	bic.w	r2, r2, #22
 8001e70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	695a      	ldr	r2, [r3, #20]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d103      	bne.n	8001e92 <HAL_DMA_IRQHandler+0x1da>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d007      	beq.n	8001ea2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0208 	bic.w	r2, r2, #8
 8001ea0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea6:	223f      	movs	r2, #63	; 0x3f
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d07d      	beq.n	8001fc2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	4798      	blx	r3
        }
        return;
 8001ece:	e078      	b.n	8001fc2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01c      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d108      	bne.n	8001efe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d030      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	4798      	blx	r3
 8001efc:	e02b      	b.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d027      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	4798      	blx	r3
 8001f0e:	e022      	b.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
 8001f10:	20000008 	.word	0x20000008
 8001f14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10f      	bne.n	8001f46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f022 0210 	bic.w	r2, r2, #16
 8001f34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2201      	movs	r2, #1
 8001f42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d032      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f62:	f003 0301 	and.w	r3, r3, #1
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d022      	beq.n	8001fb0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2205      	movs	r2, #5
 8001f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0201 	bic.w	r2, r2, #1
 8001f80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	3301      	adds	r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d307      	bcc.n	8001f9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1f2      	bne.n	8001f82 <HAL_DMA_IRQHandler+0x2ca>
 8001f9c:	e000      	b.n	8001fa0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001f9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	4798      	blx	r3
 8001fc0:	e000      	b.n	8001fc4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001fc2:	bf00      	nop
    }
  }
}
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop

08001fcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	607a      	str	r2, [r7, #4]
 8001fd8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fe8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	2b40      	cmp	r3, #64	; 0x40
 8001ff8:	d108      	bne.n	800200c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68ba      	ldr	r2, [r7, #8]
 8002008:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800200a:	e007      	b.n	800201c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68ba      	ldr	r2, [r7, #8]
 8002012:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	60da      	str	r2, [r3, #12]
}
 800201c:	bf00      	nop
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	b2db      	uxtb	r3, r3
 8002036:	3b10      	subs	r3, #16
 8002038:	4a14      	ldr	r2, [pc, #80]	; (800208c <DMA_CalcBaseAndBitshift+0x64>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	091b      	lsrs	r3, r3, #4
 8002040:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002042:	4a13      	ldr	r2, [pc, #76]	; (8002090 <DMA_CalcBaseAndBitshift+0x68>)
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	4413      	add	r3, r2
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	461a      	mov	r2, r3
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b03      	cmp	r3, #3
 8002054:	d909      	bls.n	800206a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800205e:	f023 0303 	bic.w	r3, r3, #3
 8002062:	1d1a      	adds	r2, r3, #4
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	659a      	str	r2, [r3, #88]	; 0x58
 8002068:	e007      	b.n	800207a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002072:	f023 0303 	bic.w	r3, r3, #3
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800207e:	4618      	mov	r0, r3
 8002080:	3714      	adds	r7, #20
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	aaaaaaab 	.word	0xaaaaaaab
 8002090:	0800d5d4 	.word	0x0800d5d4

08002094 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	699b      	ldr	r3, [r3, #24]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d11f      	bne.n	80020ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	2b03      	cmp	r3, #3
 80020b2:	d855      	bhi.n	8002160 <DMA_CheckFifoParam+0xcc>
 80020b4:	a201      	add	r2, pc, #4	; (adr r2, 80020bc <DMA_CheckFifoParam+0x28>)
 80020b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ba:	bf00      	nop
 80020bc:	080020cd 	.word	0x080020cd
 80020c0:	080020df 	.word	0x080020df
 80020c4:	080020cd 	.word	0x080020cd
 80020c8:	08002161 	.word	0x08002161
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d045      	beq.n	8002164 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020dc:	e042      	b.n	8002164 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80020e6:	d13f      	bne.n	8002168 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020ec:	e03c      	b.n	8002168 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80020f6:	d121      	bne.n	800213c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d836      	bhi.n	800216c <DMA_CheckFifoParam+0xd8>
 80020fe:	a201      	add	r2, pc, #4	; (adr r2, 8002104 <DMA_CheckFifoParam+0x70>)
 8002100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002104:	08002115 	.word	0x08002115
 8002108:	0800211b 	.word	0x0800211b
 800210c:	08002115 	.word	0x08002115
 8002110:	0800212d 	.word	0x0800212d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
      break;
 8002118:	e02f      	b.n	800217a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800211e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d024      	beq.n	8002170 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800212a:	e021      	b.n	8002170 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002130:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002134:	d11e      	bne.n	8002174 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800213a:	e01b      	b.n	8002174 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	2b02      	cmp	r3, #2
 8002140:	d902      	bls.n	8002148 <DMA_CheckFifoParam+0xb4>
 8002142:	2b03      	cmp	r3, #3
 8002144:	d003      	beq.n	800214e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002146:	e018      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	73fb      	strb	r3, [r7, #15]
      break;
 800214c:	e015      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002152:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00e      	beq.n	8002178 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	73fb      	strb	r3, [r7, #15]
      break;
 800215e:	e00b      	b.n	8002178 <DMA_CheckFifoParam+0xe4>
      break;
 8002160:	bf00      	nop
 8002162:	e00a      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002164:	bf00      	nop
 8002166:	e008      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002168:	bf00      	nop
 800216a:	e006      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 800216c:	bf00      	nop
 800216e:	e004      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002170:	bf00      	nop
 8002172:	e002      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;   
 8002174:	bf00      	nop
 8002176:	e000      	b.n	800217a <DMA_CheckFifoParam+0xe6>
      break;
 8002178:	bf00      	nop
    }
  } 
  
  return status; 
 800217a:	7bfb      	ldrb	r3, [r7, #15]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af00      	add	r7, sp, #0
 800218e:	60f8      	str	r0, [r7, #12]
 8002190:	60b9      	str	r1, [r7, #8]
 8002192:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800219a:	4b23      	ldr	r3, [pc, #140]	; (8002228 <HAL_FLASH_Program+0xa0>)
 800219c:	7e1b      	ldrb	r3, [r3, #24]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d101      	bne.n	80021a6 <HAL_FLASH_Program+0x1e>
 80021a2:	2302      	movs	r3, #2
 80021a4:	e03b      	b.n	800221e <HAL_FLASH_Program+0x96>
 80021a6:	4b20      	ldr	r3, [pc, #128]	; (8002228 <HAL_FLASH_Program+0xa0>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80021b0:	f000 f870 	bl	8002294 <FLASH_WaitForLastOperation>
 80021b4:	4603      	mov	r3, r0
 80021b6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80021b8:	7dfb      	ldrb	r3, [r7, #23]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d12b      	bne.n	8002216 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d105      	bne.n	80021d0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80021c4:	783b      	ldrb	r3, [r7, #0]
 80021c6:	4619      	mov	r1, r3
 80021c8:	68b8      	ldr	r0, [r7, #8]
 80021ca:	f000 f917 	bl	80023fc <FLASH_Program_Byte>
 80021ce:	e016      	b.n	80021fe <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d105      	bne.n	80021e2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80021d6:	883b      	ldrh	r3, [r7, #0]
 80021d8:	4619      	mov	r1, r3
 80021da:	68b8      	ldr	r0, [r7, #8]
 80021dc:	f000 f8ea 	bl	80023b4 <FLASH_Program_HalfWord>
 80021e0:	e00d      	b.n	80021fe <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d105      	bne.n	80021f4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	4619      	mov	r1, r3
 80021ec:	68b8      	ldr	r0, [r7, #8]
 80021ee:	f000 f8bf 	bl	8002370 <FLASH_Program_Word>
 80021f2:	e004      	b.n	80021fe <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80021f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021f8:	68b8      	ldr	r0, [r7, #8]
 80021fa:	f000 f88b 	bl	8002314 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002202:	f000 f847 	bl	8002294 <FLASH_WaitForLastOperation>
 8002206:	4603      	mov	r3, r0
 8002208:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800220a:	4b08      	ldr	r3, [pc, #32]	; (800222c <HAL_FLASH_Program+0xa4>)
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	4a07      	ldr	r2, [pc, #28]	; (800222c <HAL_FLASH_Program+0xa4>)
 8002210:	f023 0301 	bic.w	r3, r3, #1
 8002214:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002216:	4b04      	ldr	r3, [pc, #16]	; (8002228 <HAL_FLASH_Program+0xa0>)
 8002218:	2200      	movs	r2, #0
 800221a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800221c:	7dfb      	ldrb	r3, [r7, #23]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3718      	adds	r7, #24
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200006ac 	.word	0x200006ac
 800222c:	40023c00 	.word	0x40023c00

08002230 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002236:	2300      	movs	r3, #0
 8002238:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800223a:	4b0b      	ldr	r3, [pc, #44]	; (8002268 <HAL_FLASH_Unlock+0x38>)
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	da0b      	bge.n	800225a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002242:	4b09      	ldr	r3, [pc, #36]	; (8002268 <HAL_FLASH_Unlock+0x38>)
 8002244:	4a09      	ldr	r2, [pc, #36]	; (800226c <HAL_FLASH_Unlock+0x3c>)
 8002246:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002248:	4b07      	ldr	r3, [pc, #28]	; (8002268 <HAL_FLASH_Unlock+0x38>)
 800224a:	4a09      	ldr	r2, [pc, #36]	; (8002270 <HAL_FLASH_Unlock+0x40>)
 800224c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_FLASH_Unlock+0x38>)
 8002250:	691b      	ldr	r3, [r3, #16]
 8002252:	2b00      	cmp	r3, #0
 8002254:	da01      	bge.n	800225a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800225a:	79fb      	ldrb	r3, [r7, #7]
}
 800225c:	4618      	mov	r0, r3
 800225e:	370c      	adds	r7, #12
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr
 8002268:	40023c00 	.word	0x40023c00
 800226c:	45670123 	.word	0x45670123
 8002270:	cdef89ab 	.word	0xcdef89ab

08002274 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002278:	4b05      	ldr	r3, [pc, #20]	; (8002290 <HAL_FLASH_Lock+0x1c>)
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	4a04      	ldr	r2, [pc, #16]	; (8002290 <HAL_FLASH_Lock+0x1c>)
 800227e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002282:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40023c00 	.word	0x40023c00

08002294 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80022a0:	4b1a      	ldr	r3, [pc, #104]	; (800230c <FLASH_WaitForLastOperation+0x78>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80022a6:	f7fe fedd 	bl	8001064 <HAL_GetTick>
 80022aa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80022ac:	e010      	b.n	80022d0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b4:	d00c      	beq.n	80022d0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d007      	beq.n	80022cc <FLASH_WaitForLastOperation+0x38>
 80022bc:	f7fe fed2 	bl	8001064 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d201      	bcs.n	80022d0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e019      	b.n	8002304 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80022d0:	4b0f      	ldr	r3, [pc, #60]	; (8002310 <FLASH_WaitForLastOperation+0x7c>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1e8      	bne.n	80022ae <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80022dc:	4b0c      	ldr	r3, [pc, #48]	; (8002310 <FLASH_WaitForLastOperation+0x7c>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d002      	beq.n	80022ee <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80022e8:	4b09      	ldr	r3, [pc, #36]	; (8002310 <FLASH_WaitForLastOperation+0x7c>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80022ee:	4b08      	ldr	r3, [pc, #32]	; (8002310 <FLASH_WaitForLastOperation+0x7c>)
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80022fa:	f000 f8a1 	bl	8002440 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
  
}  
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	200006ac 	.word	0x200006ac
 8002310:	40023c00 	.word	0x40023c00

08002314 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002314:	b490      	push	{r4, r7}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002320:	4b12      	ldr	r3, [pc, #72]	; (800236c <FLASH_Program_DoubleWord+0x58>)
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	4a11      	ldr	r2, [pc, #68]	; (800236c <FLASH_Program_DoubleWord+0x58>)
 8002326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800232a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800232c:	4b0f      	ldr	r3, [pc, #60]	; (800236c <FLASH_Program_DoubleWord+0x58>)
 800232e:	691b      	ldr	r3, [r3, #16]
 8002330:	4a0e      	ldr	r2, [pc, #56]	; (800236c <FLASH_Program_DoubleWord+0x58>)
 8002332:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002336:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002338:	4b0c      	ldr	r3, [pc, #48]	; (800236c <FLASH_Program_DoubleWord+0x58>)
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	4a0b      	ldr	r2, [pc, #44]	; (800236c <FLASH_Program_DoubleWord+0x58>)
 800233e:	f043 0301 	orr.w	r3, r3, #1
 8002342:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800234a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	f04f 0400 	mov.w	r4, #0
 8002356:	0013      	movs	r3, r2
 8002358:	2400      	movs	r4, #0
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	3204      	adds	r2, #4
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bc90      	pop	{r4, r7}
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	40023c00 	.word	0x40023c00

08002370 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800237a:	4b0d      	ldr	r3, [pc, #52]	; (80023b0 <FLASH_Program_Word+0x40>)
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <FLASH_Program_Word+0x40>)
 8002380:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002384:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002386:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <FLASH_Program_Word+0x40>)
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <FLASH_Program_Word+0x40>)
 800238c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002390:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002392:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <FLASH_Program_Word+0x40>)
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	4a06      	ldr	r2, [pc, #24]	; (80023b0 <FLASH_Program_Word+0x40>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	601a      	str	r2, [r3, #0]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr
 80023b0:	40023c00 	.word	0x40023c00

080023b4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	460b      	mov	r3, r1
 80023be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80023c0:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <FLASH_Program_HalfWord+0x44>)
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	4a0c      	ldr	r2, [pc, #48]	; (80023f8 <FLASH_Program_HalfWord+0x44>)
 80023c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023ca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80023cc:	4b0a      	ldr	r3, [pc, #40]	; (80023f8 <FLASH_Program_HalfWord+0x44>)
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	4a09      	ldr	r2, [pc, #36]	; (80023f8 <FLASH_Program_HalfWord+0x44>)
 80023d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80023d8:	4b07      	ldr	r3, [pc, #28]	; (80023f8 <FLASH_Program_HalfWord+0x44>)
 80023da:	691b      	ldr	r3, [r3, #16]
 80023dc:	4a06      	ldr	r2, [pc, #24]	; (80023f8 <FLASH_Program_HalfWord+0x44>)
 80023de:	f043 0301 	orr.w	r3, r3, #1
 80023e2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	887a      	ldrh	r2, [r7, #2]
 80023e8:	801a      	strh	r2, [r3, #0]
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40023c00 	.word	0x40023c00

080023fc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002408:	4b0c      	ldr	r3, [pc, #48]	; (800243c <FLASH_Program_Byte+0x40>)
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	4a0b      	ldr	r2, [pc, #44]	; (800243c <FLASH_Program_Byte+0x40>)
 800240e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002412:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <FLASH_Program_Byte+0x40>)
 8002416:	4a09      	ldr	r2, [pc, #36]	; (800243c <FLASH_Program_Byte+0x40>)
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <FLASH_Program_Byte+0x40>)
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	4a06      	ldr	r2, [pc, #24]	; (800243c <FLASH_Program_Byte+0x40>)
 8002422:	f043 0301 	orr.w	r3, r3, #1
 8002426:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	78fa      	ldrb	r2, [r7, #3]
 800242c:	701a      	strb	r2, [r3, #0]
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40023c00 	.word	0x40023c00

08002440 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002444:	4b2f      	ldr	r3, [pc, #188]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	f003 0310 	and.w	r3, r3, #16
 800244c:	2b00      	cmp	r3, #0
 800244e:	d008      	beq.n	8002462 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002450:	4b2d      	ldr	r3, [pc, #180]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	f043 0310 	orr.w	r3, r3, #16
 8002458:	4a2b      	ldr	r2, [pc, #172]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 800245a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800245c:	4b29      	ldr	r3, [pc, #164]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 800245e:	2210      	movs	r2, #16
 8002460:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002462:	4b28      	ldr	r3, [pc, #160]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	f003 0320 	and.w	r3, r3, #32
 800246a:	2b00      	cmp	r3, #0
 800246c:	d008      	beq.n	8002480 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800246e:	4b26      	ldr	r3, [pc, #152]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	f043 0308 	orr.w	r3, r3, #8
 8002476:	4a24      	ldr	r2, [pc, #144]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 8002478:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800247a:	4b22      	ldr	r3, [pc, #136]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 800247c:	2220      	movs	r2, #32
 800247e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002480:	4b20      	ldr	r3, [pc, #128]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002488:	2b00      	cmp	r3, #0
 800248a:	d008      	beq.n	800249e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800248c:	4b1e      	ldr	r3, [pc, #120]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	4a1c      	ldr	r2, [pc, #112]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 8002496:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002498:	4b1a      	ldr	r3, [pc, #104]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 800249a:	2240      	movs	r2, #64	; 0x40
 800249c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800249e:	4b19      	ldr	r3, [pc, #100]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d008      	beq.n	80024bc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80024aa:	4b17      	ldr	r3, [pc, #92]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	f043 0302 	orr.w	r3, r3, #2
 80024b2:	4a15      	ldr	r2, [pc, #84]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 80024b4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80024b6:	4b13      	ldr	r3, [pc, #76]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 80024b8:	2280      	movs	r2, #128	; 0x80
 80024ba:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80024bc:	4b11      	ldr	r3, [pc, #68]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d009      	beq.n	80024dc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80024c8:	4b0f      	ldr	r3, [pc, #60]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	4a0d      	ldr	r2, [pc, #52]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 80024d2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80024d4:	4b0b      	ldr	r3, [pc, #44]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 80024d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024da:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80024dc:	4b09      	ldr	r3, [pc, #36]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d008      	beq.n	80024fa <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80024e8:	4b07      	ldr	r3, [pc, #28]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	f043 0320 	orr.w	r3, r3, #32
 80024f0:	4a05      	ldr	r2, [pc, #20]	; (8002508 <FLASH_SetErrorCode+0xc8>)
 80024f2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80024f4:	4b03      	ldr	r3, [pc, #12]	; (8002504 <FLASH_SetErrorCode+0xc4>)
 80024f6:	2202      	movs	r2, #2
 80024f8:	60da      	str	r2, [r3, #12]
  }
}
 80024fa:	bf00      	nop
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	40023c00 	.word	0x40023c00
 8002508:	200006ac 	.word	0x200006ac

0800250c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800251a:	2300      	movs	r3, #0
 800251c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800251e:	4b31      	ldr	r3, [pc, #196]	; (80025e4 <HAL_FLASHEx_Erase+0xd8>)
 8002520:	7e1b      	ldrb	r3, [r3, #24]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d101      	bne.n	800252a <HAL_FLASHEx_Erase+0x1e>
 8002526:	2302      	movs	r3, #2
 8002528:	e058      	b.n	80025dc <HAL_FLASHEx_Erase+0xd0>
 800252a:	4b2e      	ldr	r3, [pc, #184]	; (80025e4 <HAL_FLASHEx_Erase+0xd8>)
 800252c:	2201      	movs	r2, #1
 800252e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002530:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002534:	f7ff feae 	bl	8002294 <FLASH_WaitForLastOperation>
 8002538:	4603      	mov	r3, r0
 800253a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800253c:	7bfb      	ldrb	r3, [r7, #15]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d148      	bne.n	80025d4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	f04f 32ff 	mov.w	r2, #4294967295
 8002548:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d115      	bne.n	800257e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	691b      	ldr	r3, [r3, #16]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4619      	mov	r1, r3
 800255e:	4610      	mov	r0, r2
 8002560:	f000 f844 	bl	80025ec <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002564:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002568:	f7ff fe94 	bl	8002294 <FLASH_WaitForLastOperation>
 800256c:	4603      	mov	r3, r0
 800256e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002570:	4b1d      	ldr	r3, [pc, #116]	; (80025e8 <HAL_FLASHEx_Erase+0xdc>)
 8002572:	691b      	ldr	r3, [r3, #16]
 8002574:	4a1c      	ldr	r2, [pc, #112]	; (80025e8 <HAL_FLASHEx_Erase+0xdc>)
 8002576:	f023 0304 	bic.w	r3, r3, #4
 800257a:	6113      	str	r3, [r2, #16]
 800257c:	e028      	b.n	80025d0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	60bb      	str	r3, [r7, #8]
 8002584:	e01c      	b.n	80025c0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	b2db      	uxtb	r3, r3
 800258c:	4619      	mov	r1, r3
 800258e:	68b8      	ldr	r0, [r7, #8]
 8002590:	f000 f850 	bl	8002634 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002594:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002598:	f7ff fe7c 	bl	8002294 <FLASH_WaitForLastOperation>
 800259c:	4603      	mov	r3, r0
 800259e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80025a0:	4b11      	ldr	r3, [pc, #68]	; (80025e8 <HAL_FLASHEx_Erase+0xdc>)
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	4a10      	ldr	r2, [pc, #64]	; (80025e8 <HAL_FLASHEx_Erase+0xdc>)
 80025a6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80025aa:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	601a      	str	r2, [r3, #0]
          break;
 80025b8:	e00a      	b.n	80025d0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	3301      	adds	r3, #1
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68da      	ldr	r2, [r3, #12]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	4413      	add	r3, r2
 80025ca:	68ba      	ldr	r2, [r7, #8]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d3da      	bcc.n	8002586 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80025d0:	f000 f878 	bl	80026c4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80025d4:	4b03      	ldr	r3, [pc, #12]	; (80025e4 <HAL_FLASHEx_Erase+0xd8>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	761a      	strb	r2, [r3, #24]

  return status;
 80025da:	7bfb      	ldrb	r3, [r7, #15]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3710      	adds	r7, #16
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	200006ac 	.word	0x200006ac
 80025e8:	40023c00 	.word	0x40023c00

080025ec <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	6039      	str	r1, [r7, #0]
 80025f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80025f8:	4b0d      	ldr	r3, [pc, #52]	; (8002630 <FLASH_MassErase+0x44>)
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	4a0c      	ldr	r2, [pc, #48]	; (8002630 <FLASH_MassErase+0x44>)
 80025fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002602:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002604:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <FLASH_MassErase+0x44>)
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	4a09      	ldr	r2, [pc, #36]	; (8002630 <FLASH_MassErase+0x44>)
 800260a:	f043 0304 	orr.w	r3, r3, #4
 800260e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8002610:	4b07      	ldr	r3, [pc, #28]	; (8002630 <FLASH_MassErase+0x44>)
 8002612:	691a      	ldr	r2, [r3, #16]
 8002614:	79fb      	ldrb	r3, [r7, #7]
 8002616:	021b      	lsls	r3, r3, #8
 8002618:	4313      	orrs	r3, r2
 800261a:	4a05      	ldr	r2, [pc, #20]	; (8002630 <FLASH_MassErase+0x44>)
 800261c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002620:	6113      	str	r3, [r2, #16]
}
 8002622:	bf00      	nop
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40023c00 	.word	0x40023c00

08002634 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	460b      	mov	r3, r1
 800263e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002644:	78fb      	ldrb	r3, [r7, #3]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d102      	bne.n	8002650 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e010      	b.n	8002672 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002650:	78fb      	ldrb	r3, [r7, #3]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d103      	bne.n	800265e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002656:	f44f 7380 	mov.w	r3, #256	; 0x100
 800265a:	60fb      	str	r3, [r7, #12]
 800265c:	e009      	b.n	8002672 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800265e:	78fb      	ldrb	r3, [r7, #3]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d103      	bne.n	800266c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002664:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	e002      	b.n	8002672 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800266c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002670:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002672:	4b13      	ldr	r3, [pc, #76]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 8002674:	691b      	ldr	r3, [r3, #16]
 8002676:	4a12      	ldr	r2, [pc, #72]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 8002678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800267c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800267e:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 8002680:	691a      	ldr	r2, [r3, #16]
 8002682:	490f      	ldr	r1, [pc, #60]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800268a:	4b0d      	ldr	r3, [pc, #52]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 800268c:	691b      	ldr	r3, [r3, #16]
 800268e:	4a0c      	ldr	r2, [pc, #48]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 8002690:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002694:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002696:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 8002698:	691a      	ldr	r2, [r3, #16]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	4313      	orrs	r3, r2
 80026a0:	4a07      	ldr	r2, [pc, #28]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 80026a2:	f043 0302 	orr.w	r3, r3, #2
 80026a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	4a04      	ldr	r2, [pc, #16]	; (80026c0 <FLASH_Erase_Sector+0x8c>)
 80026ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026b2:	6113      	str	r3, [r2, #16]
}
 80026b4:	bf00      	nop
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	40023c00 	.word	0x40023c00

080026c4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80026c8:	4b20      	ldr	r3, [pc, #128]	; (800274c <FLASH_FlushCaches+0x88>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d017      	beq.n	8002704 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80026d4:	4b1d      	ldr	r3, [pc, #116]	; (800274c <FLASH_FlushCaches+0x88>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a1c      	ldr	r2, [pc, #112]	; (800274c <FLASH_FlushCaches+0x88>)
 80026da:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80026de:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80026e0:	4b1a      	ldr	r3, [pc, #104]	; (800274c <FLASH_FlushCaches+0x88>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a19      	ldr	r2, [pc, #100]	; (800274c <FLASH_FlushCaches+0x88>)
 80026e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	4b17      	ldr	r3, [pc, #92]	; (800274c <FLASH_FlushCaches+0x88>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a16      	ldr	r2, [pc, #88]	; (800274c <FLASH_FlushCaches+0x88>)
 80026f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80026f6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026f8:	4b14      	ldr	r3, [pc, #80]	; (800274c <FLASH_FlushCaches+0x88>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a13      	ldr	r2, [pc, #76]	; (800274c <FLASH_FlushCaches+0x88>)
 80026fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002702:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <FLASH_FlushCaches+0x88>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800270c:	2b00      	cmp	r3, #0
 800270e:	d017      	beq.n	8002740 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002710:	4b0e      	ldr	r3, [pc, #56]	; (800274c <FLASH_FlushCaches+0x88>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0d      	ldr	r2, [pc, #52]	; (800274c <FLASH_FlushCaches+0x88>)
 8002716:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800271a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <FLASH_FlushCaches+0x88>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0a      	ldr	r2, [pc, #40]	; (800274c <FLASH_FlushCaches+0x88>)
 8002722:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002726:	6013      	str	r3, [r2, #0]
 8002728:	4b08      	ldr	r3, [pc, #32]	; (800274c <FLASH_FlushCaches+0x88>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a07      	ldr	r2, [pc, #28]	; (800274c <FLASH_FlushCaches+0x88>)
 800272e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002732:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002734:	4b05      	ldr	r3, [pc, #20]	; (800274c <FLASH_FlushCaches+0x88>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a04      	ldr	r2, [pc, #16]	; (800274c <FLASH_FlushCaches+0x88>)
 800273a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800273e:	6013      	str	r3, [r2, #0]
  }
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40023c00 	.word	0x40023c00

08002750 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002750:	b480      	push	{r7}
 8002752:	b089      	sub	sp, #36	; 0x24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800275a:	2300      	movs	r3, #0
 800275c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800275e:	2300      	movs	r3, #0
 8002760:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002762:	2300      	movs	r3, #0
 8002764:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002766:	2300      	movs	r3, #0
 8002768:	61fb      	str	r3, [r7, #28]
 800276a:	e165      	b.n	8002a38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800276c:	2201      	movs	r2, #1
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	697a      	ldr	r2, [r7, #20]
 800277c:	4013      	ands	r3, r2
 800277e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	429a      	cmp	r2, r3
 8002786:	f040 8154 	bne.w	8002a32 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b02      	cmp	r3, #2
 8002790:	d003      	beq.n	800279a <HAL_GPIO_Init+0x4a>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b12      	cmp	r3, #18
 8002798:	d123      	bne.n	80027e2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	08da      	lsrs	r2, r3, #3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3208      	adds	r2, #8
 80027a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	220f      	movs	r2, #15
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	691a      	ldr	r2, [r3, #16]
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	f003 0307 	and.w	r3, r3, #7
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	08da      	lsrs	r2, r3, #3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3208      	adds	r2, #8
 80027dc:	69b9      	ldr	r1, [r7, #24]
 80027de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	2203      	movs	r2, #3
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4013      	ands	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f003 0203 	and.w	r2, r3, #3
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	69ba      	ldr	r2, [r7, #24]
 800280c:	4313      	orrs	r3, r2
 800280e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d00b      	beq.n	8002836 <HAL_GPIO_Init+0xe6>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2b02      	cmp	r3, #2
 8002824:	d007      	beq.n	8002836 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800282a:	2b11      	cmp	r3, #17
 800282c:	d003      	beq.n	8002836 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b12      	cmp	r3, #18
 8002834:	d130      	bne.n	8002898 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	2203      	movs	r2, #3
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43db      	mvns	r3, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4013      	ands	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4313      	orrs	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800286c:	2201      	movs	r2, #1
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	43db      	mvns	r3, r3
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	4013      	ands	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	091b      	lsrs	r3, r3, #4
 8002882:	f003 0201 	and.w	r2, r3, #1
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4313      	orrs	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	2203      	movs	r2, #3
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	fa02 f303 	lsl.w	r3, r2, r3
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	4313      	orrs	r3, r2
 80028c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 80ae 	beq.w	8002a32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	4b5c      	ldr	r3, [pc, #368]	; (8002a4c <HAL_GPIO_Init+0x2fc>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	4a5b      	ldr	r2, [pc, #364]	; (8002a4c <HAL_GPIO_Init+0x2fc>)
 80028e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028e4:	6453      	str	r3, [r2, #68]	; 0x44
 80028e6:	4b59      	ldr	r3, [pc, #356]	; (8002a4c <HAL_GPIO_Init+0x2fc>)
 80028e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028f2:	4a57      	ldr	r2, [pc, #348]	; (8002a50 <HAL_GPIO_Init+0x300>)
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	089b      	lsrs	r3, r3, #2
 80028f8:	3302      	adds	r3, #2
 80028fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	220f      	movs	r2, #15
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	43db      	mvns	r3, r3
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	4013      	ands	r3, r2
 8002914:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a4e      	ldr	r2, [pc, #312]	; (8002a54 <HAL_GPIO_Init+0x304>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d025      	beq.n	800296a <HAL_GPIO_Init+0x21a>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a4d      	ldr	r2, [pc, #308]	; (8002a58 <HAL_GPIO_Init+0x308>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d01f      	beq.n	8002966 <HAL_GPIO_Init+0x216>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a4c      	ldr	r2, [pc, #304]	; (8002a5c <HAL_GPIO_Init+0x30c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d019      	beq.n	8002962 <HAL_GPIO_Init+0x212>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a4b      	ldr	r2, [pc, #300]	; (8002a60 <HAL_GPIO_Init+0x310>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d013      	beq.n	800295e <HAL_GPIO_Init+0x20e>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4a      	ldr	r2, [pc, #296]	; (8002a64 <HAL_GPIO_Init+0x314>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d00d      	beq.n	800295a <HAL_GPIO_Init+0x20a>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a49      	ldr	r2, [pc, #292]	; (8002a68 <HAL_GPIO_Init+0x318>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d007      	beq.n	8002956 <HAL_GPIO_Init+0x206>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a48      	ldr	r2, [pc, #288]	; (8002a6c <HAL_GPIO_Init+0x31c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d101      	bne.n	8002952 <HAL_GPIO_Init+0x202>
 800294e:	2306      	movs	r3, #6
 8002950:	e00c      	b.n	800296c <HAL_GPIO_Init+0x21c>
 8002952:	2307      	movs	r3, #7
 8002954:	e00a      	b.n	800296c <HAL_GPIO_Init+0x21c>
 8002956:	2305      	movs	r3, #5
 8002958:	e008      	b.n	800296c <HAL_GPIO_Init+0x21c>
 800295a:	2304      	movs	r3, #4
 800295c:	e006      	b.n	800296c <HAL_GPIO_Init+0x21c>
 800295e:	2303      	movs	r3, #3
 8002960:	e004      	b.n	800296c <HAL_GPIO_Init+0x21c>
 8002962:	2302      	movs	r3, #2
 8002964:	e002      	b.n	800296c <HAL_GPIO_Init+0x21c>
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <HAL_GPIO_Init+0x21c>
 800296a:	2300      	movs	r3, #0
 800296c:	69fa      	ldr	r2, [r7, #28]
 800296e:	f002 0203 	and.w	r2, r2, #3
 8002972:	0092      	lsls	r2, r2, #2
 8002974:	4093      	lsls	r3, r2
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4313      	orrs	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800297c:	4934      	ldr	r1, [pc, #208]	; (8002a50 <HAL_GPIO_Init+0x300>)
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	089b      	lsrs	r3, r3, #2
 8002982:	3302      	adds	r3, #2
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800298a:	4b39      	ldr	r3, [pc, #228]	; (8002a70 <HAL_GPIO_Init+0x320>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	43db      	mvns	r3, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4013      	ands	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029ae:	4a30      	ldr	r2, [pc, #192]	; (8002a70 <HAL_GPIO_Init+0x320>)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80029b4:	4b2e      	ldr	r3, [pc, #184]	; (8002a70 <HAL_GPIO_Init+0x320>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029d8:	4a25      	ldr	r2, [pc, #148]	; (8002a70 <HAL_GPIO_Init+0x320>)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029de:	4b24      	ldr	r3, [pc, #144]	; (8002a70 <HAL_GPIO_Init+0x320>)
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a02:	4a1b      	ldr	r2, [pc, #108]	; (8002a70 <HAL_GPIO_Init+0x320>)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a08:	4b19      	ldr	r3, [pc, #100]	; (8002a70 <HAL_GPIO_Init+0x320>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	43db      	mvns	r3, r3
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4013      	ands	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a2c:	4a10      	ldr	r2, [pc, #64]	; (8002a70 <HAL_GPIO_Init+0x320>)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	3301      	adds	r3, #1
 8002a36:	61fb      	str	r3, [r7, #28]
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	2b0f      	cmp	r3, #15
 8002a3c:	f67f ae96 	bls.w	800276c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a40:	bf00      	nop
 8002a42:	3724      	adds	r7, #36	; 0x24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40013800 	.word	0x40013800
 8002a54:	40020000 	.word	0x40020000
 8002a58:	40020400 	.word	0x40020400
 8002a5c:	40020800 	.word	0x40020800
 8002a60:	40020c00 	.word	0x40020c00
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40021400 	.word	0x40021400
 8002a6c:	40021800 	.word	0x40021800
 8002a70:	40013c00 	.word	0x40013c00

08002a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b085      	sub	sp, #20
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	887b      	ldrh	r3, [r7, #2]
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d002      	beq.n	8002a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
 8002a90:	e001      	b.n	8002a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a92:	2300      	movs	r3, #0
 8002a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	460b      	mov	r3, r1
 8002aae:	807b      	strh	r3, [r7, #2]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ab4:	787b      	ldrb	r3, [r7, #1]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aba:	887a      	ldrh	r2, [r7, #2]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ac0:	e003      	b.n	8002aca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ac2:	887b      	ldrh	r3, [r7, #2]
 8002ac4:	041a      	lsls	r2, r3, #16
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	619a      	str	r2, [r3, #24]
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	460b      	mov	r3, r1
 8002ae0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	695a      	ldr	r2, [r3, #20]
 8002ae6:	887b      	ldrh	r3, [r7, #2]
 8002ae8:	401a      	ands	r2, r3
 8002aea:	887b      	ldrh	r3, [r7, #2]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d104      	bne.n	8002afa <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002af0:	887b      	ldrh	r3, [r7, #2]
 8002af2:	041a      	lsls	r2, r3, #16
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002af8:	e002      	b.n	8002b00 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002afa:	887a      	ldrh	r2, [r7, #2]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	619a      	str	r2, [r3, #24]
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0ca      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b67      	ldr	r3, [pc, #412]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 030f 	and.w	r3, r3, #15
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d90c      	bls.n	8002b48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b64      	ldr	r3, [pc, #400]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b4>)
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b36:	4b62      	ldr	r3, [pc, #392]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d001      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e0b6      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b60:	4b58      	ldr	r3, [pc, #352]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	4a57      	ldr	r2, [pc, #348]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b78:	4b52      	ldr	r3, [pc, #328]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	4a51      	ldr	r2, [pc, #324]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b84:	4b4f      	ldr	r3, [pc, #316]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	494c      	ldr	r1, [pc, #304]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d044      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d107      	bne.n	8002bba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002baa:	4b46      	ldr	r3, [pc, #280]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d119      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e07d      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d003      	beq.n	8002bca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bca:	4b3e      	ldr	r3, [pc, #248]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e06d      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bda:	4b3a      	ldr	r3, [pc, #232]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e065      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bea:	4b36      	ldr	r3, [pc, #216]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f023 0203 	bic.w	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4933      	ldr	r1, [pc, #204]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bfc:	f7fe fa32 	bl	8001064 <HAL_GetTick>
 8002c00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c02:	e00a      	b.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c04:	f7fe fa2e 	bl	8001064 <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e04d      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1a:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 020c 	and.w	r2, r3, #12
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1eb      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b24      	ldr	r3, [pc, #144]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 030f 	and.w	r3, r3, #15
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d20c      	bcs.n	8002c54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b21      	ldr	r3, [pc, #132]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b1f      	ldr	r3, [pc, #124]	; (8002cc0 <HAL_RCC_ClockConfig+0x1b4>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e030      	b.n	8002cb6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c60:	4b18      	ldr	r3, [pc, #96]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4915      	ldr	r1, [pc, #84]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d009      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c7e:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	490d      	ldr	r1, [pc, #52]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c92:	f000 f81d 	bl	8002cd0 <HAL_RCC_GetSysClockFreq>
 8002c96:	4601      	mov	r1, r0
 8002c98:	4b0a      	ldr	r3, [pc, #40]	; (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	091b      	lsrs	r3, r3, #4
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	4a09      	ldr	r2, [pc, #36]	; (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca4:	5cd3      	ldrb	r3, [r2, r3]
 8002ca6:	fa21 f303 	lsr.w	r3, r1, r3
 8002caa:	4a08      	ldr	r2, [pc, #32]	; (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002cae:	2000      	movs	r0, #0
 8002cb0:	f7fe f994 	bl	8000fdc <HAL_InitTick>

  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40023c00 	.word	0x40023c00
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	0800d5dc 	.word	0x0800d5dc
 8002ccc:	20000008 	.word	0x20000008

08002cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	607b      	str	r3, [r7, #4]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ce6:	4b63      	ldr	r3, [pc, #396]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b04      	cmp	r3, #4
 8002cf0:	d007      	beq.n	8002d02 <HAL_RCC_GetSysClockFreq+0x32>
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d008      	beq.n	8002d08 <HAL_RCC_GetSysClockFreq+0x38>
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f040 80b4 	bne.w	8002e64 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cfc:	4b5e      	ldr	r3, [pc, #376]	; (8002e78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002cfe:	60bb      	str	r3, [r7, #8]
       break;
 8002d00:	e0b3      	b.n	8002e6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d02:	4b5d      	ldr	r3, [pc, #372]	; (8002e78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002d04:	60bb      	str	r3, [r7, #8]
      break;
 8002d06:	e0b0      	b.n	8002e6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d08:	4b5a      	ldr	r3, [pc, #360]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002d10:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d12:	4b58      	ldr	r3, [pc, #352]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d04a      	beq.n	8002db4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d1e:	4b55      	ldr	r3, [pc, #340]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	099b      	lsrs	r3, r3, #6
 8002d24:	f04f 0400 	mov.w	r4, #0
 8002d28:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d2c:	f04f 0200 	mov.w	r2, #0
 8002d30:	ea03 0501 	and.w	r5, r3, r1
 8002d34:	ea04 0602 	and.w	r6, r4, r2
 8002d38:	4629      	mov	r1, r5
 8002d3a:	4632      	mov	r2, r6
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	f04f 0400 	mov.w	r4, #0
 8002d44:	0154      	lsls	r4, r2, #5
 8002d46:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002d4a:	014b      	lsls	r3, r1, #5
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4622      	mov	r2, r4
 8002d50:	1b49      	subs	r1, r1, r5
 8002d52:	eb62 0206 	sbc.w	r2, r2, r6
 8002d56:	f04f 0300 	mov.w	r3, #0
 8002d5a:	f04f 0400 	mov.w	r4, #0
 8002d5e:	0194      	lsls	r4, r2, #6
 8002d60:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d64:	018b      	lsls	r3, r1, #6
 8002d66:	1a5b      	subs	r3, r3, r1
 8002d68:	eb64 0402 	sbc.w	r4, r4, r2
 8002d6c:	f04f 0100 	mov.w	r1, #0
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	00e2      	lsls	r2, r4, #3
 8002d76:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002d7a:	00d9      	lsls	r1, r3, #3
 8002d7c:	460b      	mov	r3, r1
 8002d7e:	4614      	mov	r4, r2
 8002d80:	195b      	adds	r3, r3, r5
 8002d82:	eb44 0406 	adc.w	r4, r4, r6
 8002d86:	f04f 0100 	mov.w	r1, #0
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	02a2      	lsls	r2, r4, #10
 8002d90:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002d94:	0299      	lsls	r1, r3, #10
 8002d96:	460b      	mov	r3, r1
 8002d98:	4614      	mov	r4, r2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	f04f 0400 	mov.w	r4, #0
 8002da4:	461a      	mov	r2, r3
 8002da6:	4623      	mov	r3, r4
 8002da8:	f7fd ff76 	bl	8000c98 <__aeabi_uldivmod>
 8002dac:	4603      	mov	r3, r0
 8002dae:	460c      	mov	r4, r1
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	e049      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002db4:	4b2f      	ldr	r3, [pc, #188]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	099b      	lsrs	r3, r3, #6
 8002dba:	f04f 0400 	mov.w	r4, #0
 8002dbe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	ea03 0501 	and.w	r5, r3, r1
 8002dca:	ea04 0602 	and.w	r6, r4, r2
 8002dce:	4629      	mov	r1, r5
 8002dd0:	4632      	mov	r2, r6
 8002dd2:	f04f 0300 	mov.w	r3, #0
 8002dd6:	f04f 0400 	mov.w	r4, #0
 8002dda:	0154      	lsls	r4, r2, #5
 8002ddc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002de0:	014b      	lsls	r3, r1, #5
 8002de2:	4619      	mov	r1, r3
 8002de4:	4622      	mov	r2, r4
 8002de6:	1b49      	subs	r1, r1, r5
 8002de8:	eb62 0206 	sbc.w	r2, r2, r6
 8002dec:	f04f 0300 	mov.w	r3, #0
 8002df0:	f04f 0400 	mov.w	r4, #0
 8002df4:	0194      	lsls	r4, r2, #6
 8002df6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002dfa:	018b      	lsls	r3, r1, #6
 8002dfc:	1a5b      	subs	r3, r3, r1
 8002dfe:	eb64 0402 	sbc.w	r4, r4, r2
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	00e2      	lsls	r2, r4, #3
 8002e0c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002e10:	00d9      	lsls	r1, r3, #3
 8002e12:	460b      	mov	r3, r1
 8002e14:	4614      	mov	r4, r2
 8002e16:	195b      	adds	r3, r3, r5
 8002e18:	eb44 0406 	adc.w	r4, r4, r6
 8002e1c:	f04f 0100 	mov.w	r1, #0
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	02a2      	lsls	r2, r4, #10
 8002e26:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002e2a:	0299      	lsls	r1, r3, #10
 8002e2c:	460b      	mov	r3, r1
 8002e2e:	4614      	mov	r4, r2
 8002e30:	4618      	mov	r0, r3
 8002e32:	4621      	mov	r1, r4
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f04f 0400 	mov.w	r4, #0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	4623      	mov	r3, r4
 8002e3e:	f7fd ff2b 	bl	8000c98 <__aeabi_uldivmod>
 8002e42:	4603      	mov	r3, r0
 8002e44:	460c      	mov	r4, r1
 8002e46:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e48:	4b0a      	ldr	r3, [pc, #40]	; (8002e74 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	0c1b      	lsrs	r3, r3, #16
 8002e4e:	f003 0303 	and.w	r3, r3, #3
 8002e52:	3301      	adds	r3, #1
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002e58:	68fa      	ldr	r2, [r7, #12]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e60:	60bb      	str	r3, [r7, #8]
      break;
 8002e62:	e002      	b.n	8002e6a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e64:	4b04      	ldr	r3, [pc, #16]	; (8002e78 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002e66:	60bb      	str	r3, [r7, #8]
      break;
 8002e68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e6a:	68bb      	ldr	r3, [r7, #8]
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e74:	40023800 	.word	0x40023800
 8002e78:	00f42400 	.word	0x00f42400

08002e7c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0301 	and.w	r3, r3, #1
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d075      	beq.n	8002f80 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e94:	4ba2      	ldr	r3, [pc, #648]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 030c 	and.w	r3, r3, #12
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d00c      	beq.n	8002eba <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ea0:	4b9f      	ldr	r3, [pc, #636]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002ea8:	2b08      	cmp	r3, #8
 8002eaa:	d112      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eac:	4b9c      	ldr	r3, [pc, #624]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb8:	d10b      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eba:	4b99      	ldr	r3, [pc, #612]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d05b      	beq.n	8002f7e <HAL_RCC_OscConfig+0x102>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d157      	bne.n	8002f7e <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e20b      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eda:	d106      	bne.n	8002eea <HAL_RCC_OscConfig+0x6e>
 8002edc:	4b90      	ldr	r3, [pc, #576]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a8f      	ldr	r2, [pc, #572]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002ee2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee6:	6013      	str	r3, [r2, #0]
 8002ee8:	e01d      	b.n	8002f26 <HAL_RCC_OscConfig+0xaa>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ef2:	d10c      	bne.n	8002f0e <HAL_RCC_OscConfig+0x92>
 8002ef4:	4b8a      	ldr	r3, [pc, #552]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a89      	ldr	r2, [pc, #548]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002efa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002efe:	6013      	str	r3, [r2, #0]
 8002f00:	4b87      	ldr	r3, [pc, #540]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a86      	ldr	r2, [pc, #536]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	e00b      	b.n	8002f26 <HAL_RCC_OscConfig+0xaa>
 8002f0e:	4b84      	ldr	r3, [pc, #528]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a83      	ldr	r2, [pc, #524]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f18:	6013      	str	r3, [r2, #0]
 8002f1a:	4b81      	ldr	r3, [pc, #516]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a80      	ldr	r2, [pc, #512]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f20:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f24:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d013      	beq.n	8002f56 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2e:	f7fe f899 	bl	8001064 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f36:	f7fe f895 	bl	8001064 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b64      	cmp	r3, #100	; 0x64
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e1d0      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f48:	4b75      	ldr	r3, [pc, #468]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0f0      	beq.n	8002f36 <HAL_RCC_OscConfig+0xba>
 8002f54:	e014      	b.n	8002f80 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f56:	f7fe f885 	bl	8001064 <HAL_GetTick>
 8002f5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5c:	e008      	b.n	8002f70 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f5e:	f7fe f881 	bl	8001064 <HAL_GetTick>
 8002f62:	4602      	mov	r2, r0
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	2b64      	cmp	r3, #100	; 0x64
 8002f6a:	d901      	bls.n	8002f70 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e1bc      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f70:	4b6b      	ldr	r3, [pc, #428]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1f0      	bne.n	8002f5e <HAL_RCC_OscConfig+0xe2>
 8002f7c:	e000      	b.n	8002f80 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d063      	beq.n	8003054 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f8c:	4b64      	ldr	r3, [pc, #400]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f003 030c 	and.w	r3, r3, #12
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00b      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f98:	4b61      	ldr	r3, [pc, #388]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d11c      	bne.n	8002fde <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fa4:	4b5e      	ldr	r3, [pc, #376]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d116      	bne.n	8002fde <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fb0:	4b5b      	ldr	r3, [pc, #364]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x14c>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e190      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc8:	4b55      	ldr	r3, [pc, #340]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	691b      	ldr	r3, [r3, #16]
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	4952      	ldr	r1, [pc, #328]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fdc:	e03a      	b.n	8003054 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d020      	beq.n	8003028 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe6:	4b4f      	ldr	r3, [pc, #316]	; (8003124 <HAL_RCC_OscConfig+0x2a8>)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe f83a 	bl	8001064 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ff4:	f7fe f836 	bl	8001064 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b02      	cmp	r3, #2
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e171      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003006:	4b46      	ldr	r3, [pc, #280]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d0f0      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003012:	4b43      	ldr	r3, [pc, #268]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	493f      	ldr	r1, [pc, #252]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]
 8003026:	e015      	b.n	8003054 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003028:	4b3e      	ldr	r3, [pc, #248]	; (8003124 <HAL_RCC_OscConfig+0x2a8>)
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302e:	f7fe f819 	bl	8001064 <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003036:	f7fe f815 	bl	8001064 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e150      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003048:	4b35      	ldr	r3, [pc, #212]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1f0      	bne.n	8003036 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0308 	and.w	r3, r3, #8
 800305c:	2b00      	cmp	r3, #0
 800305e:	d030      	beq.n	80030c2 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d016      	beq.n	8003096 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003068:	4b2f      	ldr	r3, [pc, #188]	; (8003128 <HAL_RCC_OscConfig+0x2ac>)
 800306a:	2201      	movs	r2, #1
 800306c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306e:	f7fd fff9 	bl	8001064 <HAL_GetTick>
 8003072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003076:	f7fd fff5 	bl	8001064 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e130      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003088:	4b25      	ldr	r3, [pc, #148]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 800308a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d0f0      	beq.n	8003076 <HAL_RCC_OscConfig+0x1fa>
 8003094:	e015      	b.n	80030c2 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003096:	4b24      	ldr	r3, [pc, #144]	; (8003128 <HAL_RCC_OscConfig+0x2ac>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309c:	f7fd ffe2 	bl	8001064 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030a4:	f7fd ffde 	bl	8001064 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e119      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b6:	4b1a      	ldr	r3, [pc, #104]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 80030b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0304 	and.w	r3, r3, #4
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 809f 	beq.w	800320e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030d0:	2300      	movs	r3, #0
 80030d2:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030d4:	4b12      	ldr	r3, [pc, #72]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 80030d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d10f      	bne.n	8003100 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030e0:	2300      	movs	r3, #0
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	4b0e      	ldr	r3, [pc, #56]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 80030e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e8:	4a0d      	ldr	r2, [pc, #52]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 80030ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ee:	6413      	str	r3, [r2, #64]	; 0x40
 80030f0:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <HAL_RCC_OscConfig+0x2a4>)
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80030fc:	2301      	movs	r3, #1
 80030fe:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003100:	4b0a      	ldr	r3, [pc, #40]	; (800312c <HAL_RCC_OscConfig+0x2b0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003108:	2b00      	cmp	r3, #0
 800310a:	d120      	bne.n	800314e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800310c:	4b07      	ldr	r3, [pc, #28]	; (800312c <HAL_RCC_OscConfig+0x2b0>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a06      	ldr	r2, [pc, #24]	; (800312c <HAL_RCC_OscConfig+0x2b0>)
 8003112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003116:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003118:	f7fd ffa4 	bl	8001064 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800311e:	e010      	b.n	8003142 <HAL_RCC_OscConfig+0x2c6>
 8003120:	40023800 	.word	0x40023800
 8003124:	42470000 	.word	0x42470000
 8003128:	42470e80 	.word	0x42470e80
 800312c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003130:	f7fd ff98 	bl	8001064 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e0d3      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003142:	4b6c      	ldr	r3, [pc, #432]	; (80032f4 <HAL_RCC_OscConfig+0x478>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800314a:	2b00      	cmp	r3, #0
 800314c:	d0f0      	beq.n	8003130 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d106      	bne.n	8003164 <HAL_RCC_OscConfig+0x2e8>
 8003156:	4b68      	ldr	r3, [pc, #416]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315a:	4a67      	ldr	r2, [pc, #412]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	6713      	str	r3, [r2, #112]	; 0x70
 8003162:	e01c      	b.n	800319e <HAL_RCC_OscConfig+0x322>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	2b05      	cmp	r3, #5
 800316a:	d10c      	bne.n	8003186 <HAL_RCC_OscConfig+0x30a>
 800316c:	4b62      	ldr	r3, [pc, #392]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 800316e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003170:	4a61      	ldr	r2, [pc, #388]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003172:	f043 0304 	orr.w	r3, r3, #4
 8003176:	6713      	str	r3, [r2, #112]	; 0x70
 8003178:	4b5f      	ldr	r3, [pc, #380]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 800317a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317c:	4a5e      	ldr	r2, [pc, #376]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 800317e:	f043 0301 	orr.w	r3, r3, #1
 8003182:	6713      	str	r3, [r2, #112]	; 0x70
 8003184:	e00b      	b.n	800319e <HAL_RCC_OscConfig+0x322>
 8003186:	4b5c      	ldr	r3, [pc, #368]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318a:	4a5b      	ldr	r2, [pc, #364]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 800318c:	f023 0301 	bic.w	r3, r3, #1
 8003190:	6713      	str	r3, [r2, #112]	; 0x70
 8003192:	4b59      	ldr	r3, [pc, #356]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003196:	4a58      	ldr	r2, [pc, #352]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003198:	f023 0304 	bic.w	r3, r3, #4
 800319c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d015      	beq.n	80031d2 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a6:	f7fd ff5d 	bl	8001064 <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ac:	e00a      	b.n	80031c4 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031ae:	f7fd ff59 	bl	8001064 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031bc:	4293      	cmp	r3, r2
 80031be:	d901      	bls.n	80031c4 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e092      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c4:	4b4c      	ldr	r3, [pc, #304]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 80031c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0ee      	beq.n	80031ae <HAL_RCC_OscConfig+0x332>
 80031d0:	e014      	b.n	80031fc <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d2:	f7fd ff47 	bl	8001064 <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d8:	e00a      	b.n	80031f0 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031da:	f7fd ff43 	bl	8001064 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d901      	bls.n	80031f0 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e07c      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f0:	4b41      	ldr	r3, [pc, #260]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 80031f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1ee      	bne.n	80031da <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031fc:	7dfb      	ldrb	r3, [r7, #23]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d105      	bne.n	800320e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003202:	4b3d      	ldr	r3, [pc, #244]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	4a3c      	ldr	r2, [pc, #240]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003208:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800320c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d068      	beq.n	80032e8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003216:	4b38      	ldr	r3, [pc, #224]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	2b08      	cmp	r3, #8
 8003220:	d060      	beq.n	80032e4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d145      	bne.n	80032b6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800322a:	4b34      	ldr	r3, [pc, #208]	; (80032fc <HAL_RCC_OscConfig+0x480>)
 800322c:	2200      	movs	r2, #0
 800322e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003230:	f7fd ff18 	bl	8001064 <HAL_GetTick>
 8003234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003236:	e008      	b.n	800324a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003238:	f7fd ff14 	bl	8001064 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b02      	cmp	r3, #2
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e04f      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800324a:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1f0      	bne.n	8003238 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69da      	ldr	r2, [r3, #28]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	431a      	orrs	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003264:	019b      	lsls	r3, r3, #6
 8003266:	431a      	orrs	r2, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	085b      	lsrs	r3, r3, #1
 800326e:	3b01      	subs	r3, #1
 8003270:	041b      	lsls	r3, r3, #16
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003278:	061b      	lsls	r3, r3, #24
 800327a:	431a      	orrs	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003280:	071b      	lsls	r3, r3, #28
 8003282:	491d      	ldr	r1, [pc, #116]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 8003284:	4313      	orrs	r3, r2
 8003286:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003288:	4b1c      	ldr	r3, [pc, #112]	; (80032fc <HAL_RCC_OscConfig+0x480>)
 800328a:	2201      	movs	r2, #1
 800328c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328e:	f7fd fee9 	bl	8001064 <HAL_GetTick>
 8003292:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003294:	e008      	b.n	80032a8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003296:	f7fd fee5 	bl	8001064 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e020      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a8:	4b13      	ldr	r3, [pc, #76]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d0f0      	beq.n	8003296 <HAL_RCC_OscConfig+0x41a>
 80032b4:	e018      	b.n	80032e8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b6:	4b11      	ldr	r3, [pc, #68]	; (80032fc <HAL_RCC_OscConfig+0x480>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032bc:	f7fd fed2 	bl	8001064 <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032c2:	e008      	b.n	80032d6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032c4:	f7fd fece 	bl	8001064 <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d901      	bls.n	80032d6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e009      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d6:	4b08      	ldr	r3, [pc, #32]	; (80032f8 <HAL_RCC_OscConfig+0x47c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f0      	bne.n	80032c4 <HAL_RCC_OscConfig+0x448>
 80032e2:	e001      	b.n	80032e8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e000      	b.n	80032ea <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3718      	adds	r7, #24
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40007000 	.word	0x40007000
 80032f8:	40023800 	.word	0x40023800
 80032fc:	42470060 	.word	0x42470060

08003300 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d101      	bne.n	8003312 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e056      	b.n	80033c0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800331e:	b2db      	uxtb	r3, r3
 8003320:	2b00      	cmp	r3, #0
 8003322:	d106      	bne.n	8003332 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f006 fdf1 	bl	8009f14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2202      	movs	r2, #2
 8003336:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003348:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	431a      	orrs	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	431a      	orrs	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	431a      	orrs	r2, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	ea42 0103 	orr.w	r1, r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	430a      	orrs	r2, r1
 8003388:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	0c1b      	lsrs	r3, r3, #16
 8003390:	f003 0104 	and.w	r1, r3, #4
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08c      	sub	sp, #48	; 0x30
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	607a      	str	r2, [r7, #4]
 80033d4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80033d6:	2301      	movs	r3, #1
 80033d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80033da:	2300      	movs	r3, #0
 80033dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d101      	bne.n	80033ee <HAL_SPI_TransmitReceive+0x26>
 80033ea:	2302      	movs	r3, #2
 80033ec:	e18a      	b.n	8003704 <HAL_SPI_TransmitReceive+0x33c>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033f6:	f7fd fe35 	bl	8001064 <HAL_GetTick>
 80033fa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003402:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800340c:	887b      	ldrh	r3, [r7, #2]
 800340e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003410:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003414:	2b01      	cmp	r3, #1
 8003416:	d00f      	beq.n	8003438 <HAL_SPI_TransmitReceive+0x70>
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800341e:	d107      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d103      	bne.n	8003430 <HAL_SPI_TransmitReceive+0x68>
 8003428:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800342c:	2b04      	cmp	r3, #4
 800342e:	d003      	beq.n	8003438 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003430:	2302      	movs	r3, #2
 8003432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003436:	e15b      	b.n	80036f0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d005      	beq.n	800344a <HAL_SPI_TransmitReceive+0x82>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d002      	beq.n	800344a <HAL_SPI_TransmitReceive+0x82>
 8003444:	887b      	ldrh	r3, [r7, #2]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d103      	bne.n	8003452 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003450:	e14e      	b.n	80036f0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003458:	b2db      	uxtb	r3, r3
 800345a:	2b04      	cmp	r3, #4
 800345c:	d003      	beq.n	8003466 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2205      	movs	r2, #5
 8003462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	887a      	ldrh	r2, [r7, #2]
 8003476:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	887a      	ldrh	r2, [r7, #2]
 800347c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	68ba      	ldr	r2, [r7, #8]
 8003482:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	887a      	ldrh	r2, [r7, #2]
 8003488:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	887a      	ldrh	r2, [r7, #2]
 800348e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034a6:	2b40      	cmp	r3, #64	; 0x40
 80034a8:	d007      	beq.n	80034ba <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034c2:	d178      	bne.n	80035b6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <HAL_SPI_TransmitReceive+0x10a>
 80034cc:	8b7b      	ldrh	r3, [r7, #26]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d166      	bne.n	80035a0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	881a      	ldrh	r2, [r3, #0]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e2:	1c9a      	adds	r2, r3, #2
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	3b01      	subs	r3, #1
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034f6:	e053      	b.n	80035a0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	2b02      	cmp	r3, #2
 8003504:	d11b      	bne.n	800353e <HAL_SPI_TransmitReceive+0x176>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800350a:	b29b      	uxth	r3, r3
 800350c:	2b00      	cmp	r3, #0
 800350e:	d016      	beq.n	800353e <HAL_SPI_TransmitReceive+0x176>
 8003510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003512:	2b01      	cmp	r3, #1
 8003514:	d113      	bne.n	800353e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	881a      	ldrh	r2, [r3, #0]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003526:	1c9a      	adds	r2, r3, #2
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003530:	b29b      	uxth	r3, r3
 8003532:	3b01      	subs	r3, #1
 8003534:	b29a      	uxth	r2, r3
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b01      	cmp	r3, #1
 800354a:	d119      	bne.n	8003580 <HAL_SPI_TransmitReceive+0x1b8>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003550:	b29b      	uxth	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d014      	beq.n	8003580 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68da      	ldr	r2, [r3, #12]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003560:	b292      	uxth	r2, r2
 8003562:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003568:	1c9a      	adds	r2, r3, #2
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003572:	b29b      	uxth	r3, r3
 8003574:	3b01      	subs	r3, #1
 8003576:	b29a      	uxth	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800357c:	2301      	movs	r3, #1
 800357e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003580:	f7fd fd70 	bl	8001064 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800358c:	429a      	cmp	r2, r3
 800358e:	d807      	bhi.n	80035a0 <HAL_SPI_TransmitReceive+0x1d8>
 8003590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003596:	d003      	beq.n	80035a0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800359e:	e0a7      	b.n	80036f0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1a6      	bne.n	80034f8 <HAL_SPI_TransmitReceive+0x130>
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d1a1      	bne.n	80034f8 <HAL_SPI_TransmitReceive+0x130>
 80035b4:	e07c      	b.n	80036b0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <HAL_SPI_TransmitReceive+0x1fc>
 80035be:	8b7b      	ldrh	r3, [r7, #26]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d16b      	bne.n	800369c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	330c      	adds	r3, #12
 80035ce:	7812      	ldrb	r2, [r2, #0]
 80035d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	3b01      	subs	r3, #1
 80035e4:	b29a      	uxth	r2, r3
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035ea:	e057      	b.n	800369c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d11c      	bne.n	8003634 <HAL_SPI_TransmitReceive+0x26c>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d017      	beq.n	8003634 <HAL_SPI_TransmitReceive+0x26c>
 8003604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003606:	2b01      	cmp	r3, #1
 8003608:	d114      	bne.n	8003634 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	330c      	adds	r3, #12
 8003614:	7812      	ldrb	r2, [r2, #0]
 8003616:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003626:	b29b      	uxth	r3, r3
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003630:	2300      	movs	r3, #0
 8003632:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b01      	cmp	r3, #1
 8003640:	d119      	bne.n	8003676 <HAL_SPI_TransmitReceive+0x2ae>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003646:	b29b      	uxth	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d014      	beq.n	8003676 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003668:	b29b      	uxth	r3, r3
 800366a:	3b01      	subs	r3, #1
 800366c:	b29a      	uxth	r2, r3
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003672:	2301      	movs	r3, #1
 8003674:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003676:	f7fd fcf5 	bl	8001064 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003682:	429a      	cmp	r2, r3
 8003684:	d803      	bhi.n	800368e <HAL_SPI_TransmitReceive+0x2c6>
 8003686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800368c:	d102      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x2cc>
 800368e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003690:	2b00      	cmp	r3, #0
 8003692:	d103      	bne.n	800369c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800369a:	e029      	b.n	80036f0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1a2      	bne.n	80035ec <HAL_SPI_TransmitReceive+0x224>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d19d      	bne.n	80035ec <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f000 f893 	bl	80037e0 <SPI_EndRxTxTransaction>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d006      	beq.n	80036ce <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80036cc:	e010      	b.n	80036f0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10b      	bne.n	80036ee <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036d6:	2300      	movs	r3, #0
 80036d8:	617b      	str	r3, [r7, #20]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	617b      	str	r3, [r7, #20]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	e000      	b.n	80036f0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80036ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003700:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003704:	4618      	mov	r0, r3
 8003706:	3730      	adds	r7, #48	; 0x30
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}

0800370c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	603b      	str	r3, [r7, #0]
 8003718:	4613      	mov	r3, r2
 800371a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800371c:	e04c      	b.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003724:	d048      	beq.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003726:	f7fd fc9d 	bl	8001064 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	d902      	bls.n	800373c <SPI_WaitFlagStateUntilTimeout+0x30>
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d13d      	bne.n	80037b8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800374a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003754:	d111      	bne.n	800377a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800375e:	d004      	beq.n	800376a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003768:	d107      	bne.n	800377a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003778:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800377e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003782:	d10f      	bne.n	80037a4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e00f      	b.n	80037d8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4013      	ands	r3, r2
 80037c2:	68ba      	ldr	r2, [r7, #8]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	bf0c      	ite	eq
 80037c8:	2301      	moveq	r3, #1
 80037ca:	2300      	movne	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	461a      	mov	r2, r3
 80037d0:	79fb      	ldrb	r3, [r7, #7]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d1a3      	bne.n	800371e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3710      	adds	r7, #16
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b088      	sub	sp, #32
 80037e4:	af02      	add	r7, sp, #8
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80037ec:	4b1b      	ldr	r3, [pc, #108]	; (800385c <SPI_EndRxTxTransaction+0x7c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a1b      	ldr	r2, [pc, #108]	; (8003860 <SPI_EndRxTxTransaction+0x80>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	0d5b      	lsrs	r3, r3, #21
 80037f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037fc:	fb02 f303 	mul.w	r3, r2, r3
 8003800:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800380a:	d112      	bne.n	8003832 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	2200      	movs	r2, #0
 8003814:	2180      	movs	r1, #128	; 0x80
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f7ff ff78 	bl	800370c <SPI_WaitFlagStateUntilTimeout>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d016      	beq.n	8003850 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003826:	f043 0220 	orr.w	r2, r3, #32
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e00f      	b.n	8003852 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	3b01      	subs	r3, #1
 800383c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003848:	2b80      	cmp	r3, #128	; 0x80
 800384a:	d0f2      	beq.n	8003832 <SPI_EndRxTxTransaction+0x52>
 800384c:	e000      	b.n	8003850 <SPI_EndRxTxTransaction+0x70>
        break;
 800384e:	bf00      	nop
  }

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3718      	adds	r7, #24
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	20000008 	.word	0x20000008
 8003860:	165e9f81 	.word	0x165e9f81

08003864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e01d      	b.n	80038b2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800387c:	b2db      	uxtb	r3, r3
 800387e:	2b00      	cmp	r3, #0
 8003880:	d106      	bne.n	8003890 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f006 fe2a 	bl	800a4e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2202      	movs	r2, #2
 8003894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3304      	adds	r3, #4
 80038a0:	4619      	mov	r1, r3
 80038a2:	4610      	mov	r0, r2
 80038a4:	f000 faee 	bl	8003e84 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b085      	sub	sp, #20
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f042 0201 	orr.w	r2, r2, #1
 80038d0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b06      	cmp	r3, #6
 80038e2:	d007      	beq.n	80038f4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0201 	orr.w	r2, r2, #1
 80038f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b082      	sub	sp, #8
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d101      	bne.n	8003914 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e01d      	b.n	8003950 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b00      	cmp	r3, #0
 800391e:	d106      	bne.n	800392e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f006 fda5 	bl	800a478 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2202      	movs	r2, #2
 8003932:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	3304      	adds	r3, #4
 800393e:	4619      	mov	r1, r3
 8003940:	4610      	mov	r0, r2
 8003942:	f000 fa9f 	bl	8003e84 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2201      	movs	r2, #1
 8003968:	6839      	ldr	r1, [r7, #0]
 800396a:	4618      	mov	r0, r3
 800396c:	f000 fcda 	bl	8004324 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a15      	ldr	r2, [pc, #84]	; (80039cc <HAL_TIM_PWM_Start+0x74>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d004      	beq.n	8003984 <HAL_TIM_PWM_Start+0x2c>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a14      	ldr	r2, [pc, #80]	; (80039d0 <HAL_TIM_PWM_Start+0x78>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d101      	bne.n	8003988 <HAL_TIM_PWM_Start+0x30>
 8003984:	2301      	movs	r3, #1
 8003986:	e000      	b.n	800398a <HAL_TIM_PWM_Start+0x32>
 8003988:	2300      	movs	r3, #0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d007      	beq.n	800399e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800399c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2b06      	cmp	r3, #6
 80039ae:	d007      	beq.n	80039c0 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40010000 	.word	0x40010000
 80039d0:	40010400 	.word	0x40010400

080039d4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2200      	movs	r2, #0
 80039e4:	6839      	ldr	r1, [r7, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fc9c 	bl	8004324 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a22      	ldr	r2, [pc, #136]	; (8003a7c <HAL_TIM_PWM_Stop+0xa8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d004      	beq.n	8003a00 <HAL_TIM_PWM_Stop+0x2c>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a21      	ldr	r2, [pc, #132]	; (8003a80 <HAL_TIM_PWM_Stop+0xac>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d101      	bne.n	8003a04 <HAL_TIM_PWM_Stop+0x30>
 8003a00:	2301      	movs	r3, #1
 8003a02:	e000      	b.n	8003a06 <HAL_TIM_PWM_Stop+0x32>
 8003a04:	2300      	movs	r3, #0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d017      	beq.n	8003a3a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6a1a      	ldr	r2, [r3, #32]
 8003a10:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10f      	bne.n	8003a3a <HAL_TIM_PWM_Stop+0x66>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	6a1a      	ldr	r2, [r3, #32]
 8003a20:	f240 4344 	movw	r3, #1092	; 0x444
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d107      	bne.n	8003a3a <HAL_TIM_PWM_Stop+0x66>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6a1a      	ldr	r2, [r3, #32]
 8003a40:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a44:	4013      	ands	r3, r2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10f      	bne.n	8003a6a <HAL_TIM_PWM_Stop+0x96>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6a1a      	ldr	r2, [r3, #32]
 8003a50:	f240 4344 	movw	r3, #1092	; 0x444
 8003a54:	4013      	ands	r3, r2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d107      	bne.n	8003a6a <HAL_TIM_PWM_Stop+0x96>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0201 	bic.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3708      	adds	r7, #8
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	40010000 	.word	0x40010000
 8003a80:	40010400 	.word	0x40010400

08003a84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	691b      	ldr	r3, [r3, #16]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d122      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d11b      	bne.n	8003ae0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f06f 0202 	mvn.w	r2, #2
 8003ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	699b      	ldr	r3, [r3, #24]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 f9be 	bl	8003e48 <HAL_TIM_IC_CaptureCallback>
 8003acc:	e005      	b.n	8003ada <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f9b0 	bl	8003e34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	f000 f9c1 	bl	8003e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d122      	bne.n	8003b34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b04      	cmp	r3, #4
 8003afa:	d11b      	bne.n	8003b34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0204 	mvn.w	r2, #4
 8003b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2202      	movs	r2, #2
 8003b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	699b      	ldr	r3, [r3, #24]
 8003b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f994 	bl	8003e48 <HAL_TIM_IC_CaptureCallback>
 8003b20:	e005      	b.n	8003b2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f986 	bl	8003e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f997 	bl	8003e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	691b      	ldr	r3, [r3, #16]
 8003b3a:	f003 0308 	and.w	r3, r3, #8
 8003b3e:	2b08      	cmp	r3, #8
 8003b40:	d122      	bne.n	8003b88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b08      	cmp	r3, #8
 8003b4e:	d11b      	bne.n	8003b88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f06f 0208 	mvn.w	r2, #8
 8003b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2204      	movs	r2, #4
 8003b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	f003 0303 	and.w	r3, r3, #3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d003      	beq.n	8003b76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f96a 	bl	8003e48 <HAL_TIM_IC_CaptureCallback>
 8003b74:	e005      	b.n	8003b82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f000 f95c 	bl	8003e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f96d 	bl	8003e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b10      	cmp	r3, #16
 8003b94:	d122      	bne.n	8003bdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	f003 0310 	and.w	r3, r3, #16
 8003ba0:	2b10      	cmp	r3, #16
 8003ba2:	d11b      	bne.n	8003bdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f06f 0210 	mvn.w	r2, #16
 8003bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2208      	movs	r2, #8
 8003bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	69db      	ldr	r3, [r3, #28]
 8003bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 f940 	bl	8003e48 <HAL_TIM_IC_CaptureCallback>
 8003bc8:	e005      	b.n	8003bd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 f932 	bl	8003e34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f943 	bl	8003e5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	f003 0301 	and.w	r3, r3, #1
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d10e      	bne.n	8003c08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d107      	bne.n	8003c08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f06f 0201 	mvn.w	r2, #1
 8003c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f000 f90c 	bl	8003e20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c12:	2b80      	cmp	r3, #128	; 0x80
 8003c14:	d10e      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c20:	2b80      	cmp	r3, #128	; 0x80
 8003c22:	d107      	bne.n	8003c34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fbec 	bl	800440c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c3e:	2b40      	cmp	r3, #64	; 0x40
 8003c40:	d10e      	bne.n	8003c60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68db      	ldr	r3, [r3, #12]
 8003c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4c:	2b40      	cmp	r3, #64	; 0x40
 8003c4e:	d107      	bne.n	8003c60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f908 	bl	8003e70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f003 0320 	and.w	r3, r3, #32
 8003c6a:	2b20      	cmp	r3, #32
 8003c6c:	d10e      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f003 0320 	and.w	r3, r3, #32
 8003c78:	2b20      	cmp	r3, #32
 8003c7a:	d107      	bne.n	8003c8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f06f 0220 	mvn.w	r2, #32
 8003c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 fbb6 	bl	80043f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e0b4      	b.n	8003e18 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2202      	movs	r2, #2
 8003cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b0c      	cmp	r3, #12
 8003cc2:	f200 809f 	bhi.w	8003e04 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003cc6:	a201      	add	r2, pc, #4	; (adr r2, 8003ccc <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ccc:	08003d01 	.word	0x08003d01
 8003cd0:	08003e05 	.word	0x08003e05
 8003cd4:	08003e05 	.word	0x08003e05
 8003cd8:	08003e05 	.word	0x08003e05
 8003cdc:	08003d41 	.word	0x08003d41
 8003ce0:	08003e05 	.word	0x08003e05
 8003ce4:	08003e05 	.word	0x08003e05
 8003ce8:	08003e05 	.word	0x08003e05
 8003cec:	08003d83 	.word	0x08003d83
 8003cf0:	08003e05 	.word	0x08003e05
 8003cf4:	08003e05 	.word	0x08003e05
 8003cf8:	08003e05 	.word	0x08003e05
 8003cfc:	08003dc3 	.word	0x08003dc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68b9      	ldr	r1, [r7, #8]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 f95c 	bl	8003fc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	699a      	ldr	r2, [r3, #24]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0208 	orr.w	r2, r2, #8
 8003d1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	699a      	ldr	r2, [r3, #24]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0204 	bic.w	r2, r2, #4
 8003d2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6999      	ldr	r1, [r3, #24]
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	619a      	str	r2, [r3, #24]
      break;
 8003d3e:	e062      	b.n	8003e06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 f9ac 	bl	80040a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	699a      	ldr	r2, [r3, #24]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6999      	ldr	r1, [r3, #24]
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	021a      	lsls	r2, r3, #8
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	619a      	str	r2, [r3, #24]
      break;
 8003d80:	e041      	b.n	8003e06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68b9      	ldr	r1, [r7, #8]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f000 fa01 	bl	8004190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	69da      	ldr	r2, [r3, #28]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0208 	orr.w	r2, r2, #8
 8003d9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	69da      	ldr	r2, [r3, #28]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 0204 	bic.w	r2, r2, #4
 8003dac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	69d9      	ldr	r1, [r3, #28]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	691a      	ldr	r2, [r3, #16]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	61da      	str	r2, [r3, #28]
      break;
 8003dc0:	e021      	b.n	8003e06 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f000 fa55 	bl	8004278 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	69da      	ldr	r2, [r3, #28]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ddc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	69d9      	ldr	r1, [r3, #28]
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	021a      	lsls	r2, r3, #8
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	61da      	str	r2, [r3, #28]
      break;
 8003e02:	e000      	b.n	8003e06 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003e04:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e50:	bf00      	nop
 8003e52:	370c      	adds	r7, #12
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a40      	ldr	r2, [pc, #256]	; (8003f98 <TIM_Base_SetConfig+0x114>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d013      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ea2:	d00f      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a3d      	ldr	r2, [pc, #244]	; (8003f9c <TIM_Base_SetConfig+0x118>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d00b      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	4a3c      	ldr	r2, [pc, #240]	; (8003fa0 <TIM_Base_SetConfig+0x11c>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d007      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	4a3b      	ldr	r2, [pc, #236]	; (8003fa4 <TIM_Base_SetConfig+0x120>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d003      	beq.n	8003ec4 <TIM_Base_SetConfig+0x40>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a3a      	ldr	r2, [pc, #232]	; (8003fa8 <TIM_Base_SetConfig+0x124>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d108      	bne.n	8003ed6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	4a2f      	ldr	r2, [pc, #188]	; (8003f98 <TIM_Base_SetConfig+0x114>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d02b      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ee4:	d027      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	4a2c      	ldr	r2, [pc, #176]	; (8003f9c <TIM_Base_SetConfig+0x118>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d023      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a2b      	ldr	r2, [pc, #172]	; (8003fa0 <TIM_Base_SetConfig+0x11c>)
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	d01f      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	4a2a      	ldr	r2, [pc, #168]	; (8003fa4 <TIM_Base_SetConfig+0x120>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d01b      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	4a29      	ldr	r2, [pc, #164]	; (8003fa8 <TIM_Base_SetConfig+0x124>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d017      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a28      	ldr	r2, [pc, #160]	; (8003fac <TIM_Base_SetConfig+0x128>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d013      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a27      	ldr	r2, [pc, #156]	; (8003fb0 <TIM_Base_SetConfig+0x12c>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d00f      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	4a26      	ldr	r2, [pc, #152]	; (8003fb4 <TIM_Base_SetConfig+0x130>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00b      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4a25      	ldr	r2, [pc, #148]	; (8003fb8 <TIM_Base_SetConfig+0x134>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d007      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	4a24      	ldr	r2, [pc, #144]	; (8003fbc <TIM_Base_SetConfig+0x138>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d003      	beq.n	8003f36 <TIM_Base_SetConfig+0xb2>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <TIM_Base_SetConfig+0x13c>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d108      	bne.n	8003f48 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	68fa      	ldr	r2, [r7, #12]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4a0a      	ldr	r2, [pc, #40]	; (8003f98 <TIM_Base_SetConfig+0x114>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d003      	beq.n	8003f7c <TIM_Base_SetConfig+0xf8>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a0c      	ldr	r2, [pc, #48]	; (8003fa8 <TIM_Base_SetConfig+0x124>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d103      	bne.n	8003f84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	615a      	str	r2, [r3, #20]
}
 8003f8a:	bf00      	nop
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40010000 	.word	0x40010000
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	40000800 	.word	0x40000800
 8003fa4:	40000c00 	.word	0x40000c00
 8003fa8:	40010400 	.word	0x40010400
 8003fac:	40014000 	.word	0x40014000
 8003fb0:	40014400 	.word	0x40014400
 8003fb4:	40014800 	.word	0x40014800
 8003fb8:	40001800 	.word	0x40001800
 8003fbc:	40001c00 	.word	0x40001c00
 8003fc0:	40002000 	.word	0x40002000

08003fc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b087      	sub	sp, #28
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
 8003fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	f023 0201 	bic.w	r2, r3, #1
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	699b      	ldr	r3, [r3, #24]
 8003fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	f023 0303 	bic.w	r3, r3, #3
 8003ffa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004006:	697b      	ldr	r3, [r7, #20]
 8004008:	f023 0302 	bic.w	r3, r3, #2
 800400c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	697a      	ldr	r2, [r7, #20]
 8004014:	4313      	orrs	r3, r2
 8004016:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a20      	ldr	r2, [pc, #128]	; (800409c <TIM_OC1_SetConfig+0xd8>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d003      	beq.n	8004028 <TIM_OC1_SetConfig+0x64>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a1f      	ldr	r2, [pc, #124]	; (80040a0 <TIM_OC1_SetConfig+0xdc>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d10c      	bne.n	8004042 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	f023 0308 	bic.w	r3, r3, #8
 800402e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	4313      	orrs	r3, r2
 8004038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	f023 0304 	bic.w	r3, r3, #4
 8004040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a15      	ldr	r2, [pc, #84]	; (800409c <TIM_OC1_SetConfig+0xd8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d003      	beq.n	8004052 <TIM_OC1_SetConfig+0x8e>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a14      	ldr	r2, [pc, #80]	; (80040a0 <TIM_OC1_SetConfig+0xdc>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d111      	bne.n	8004076 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	693a      	ldr	r2, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4313      	orrs	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	693a      	ldr	r2, [r7, #16]
 800407a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	68fa      	ldr	r2, [r7, #12]
 8004080:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	697a      	ldr	r2, [r7, #20]
 800408e:	621a      	str	r2, [r3, #32]
}
 8004090:	bf00      	nop
 8004092:	371c      	adds	r7, #28
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	40010000 	.word	0x40010000
 80040a0:	40010400 	.word	0x40010400

080040a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b087      	sub	sp, #28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	f023 0210 	bic.w	r2, r3, #16
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	021b      	lsls	r3, r3, #8
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f023 0320 	bic.w	r3, r3, #32
 80040ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a22      	ldr	r2, [pc, #136]	; (8004188 <TIM_OC2_SetConfig+0xe4>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d003      	beq.n	800410c <TIM_OC2_SetConfig+0x68>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a21      	ldr	r2, [pc, #132]	; (800418c <TIM_OC2_SetConfig+0xe8>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d10d      	bne.n	8004128 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004112:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	4313      	orrs	r3, r2
 800411e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004126:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a17      	ldr	r2, [pc, #92]	; (8004188 <TIM_OC2_SetConfig+0xe4>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_OC2_SetConfig+0x94>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a16      	ldr	r2, [pc, #88]	; (800418c <TIM_OC2_SetConfig+0xe8>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d113      	bne.n	8004160 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800413e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	621a      	str	r2, [r3, #32]
}
 800417a:	bf00      	nop
 800417c:	371c      	adds	r7, #28
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40010000 	.word	0x40010000
 800418c:	40010400 	.word	0x40010400

08004190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f023 0303 	bic.w	r3, r3, #3
 80041c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	697a      	ldr	r2, [r7, #20]
 80041e2:	4313      	orrs	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a21      	ldr	r2, [pc, #132]	; (8004270 <TIM_OC3_SetConfig+0xe0>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d003      	beq.n	80041f6 <TIM_OC3_SetConfig+0x66>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a20      	ldr	r2, [pc, #128]	; (8004274 <TIM_OC3_SetConfig+0xe4>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d10d      	bne.n	8004212 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	021b      	lsls	r3, r3, #8
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	4313      	orrs	r3, r2
 8004208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a16      	ldr	r2, [pc, #88]	; (8004270 <TIM_OC3_SetConfig+0xe0>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d003      	beq.n	8004222 <TIM_OC3_SetConfig+0x92>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	4a15      	ldr	r2, [pc, #84]	; (8004274 <TIM_OC3_SetConfig+0xe4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d113      	bne.n	800424a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004228:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004230:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	011b      	lsls	r3, r3, #4
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	621a      	str	r2, [r3, #32]
}
 8004264:	bf00      	nop
 8004266:	371c      	adds	r7, #28
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40010000 	.word	0x40010000
 8004274:	40010400 	.word	0x40010400

08004278 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004278:	b480      	push	{r7}
 800427a:	b087      	sub	sp, #28
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69db      	ldr	r3, [r3, #28]
 800429e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	021b      	lsls	r3, r3, #8
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	031b      	lsls	r3, r3, #12
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a12      	ldr	r2, [pc, #72]	; (800431c <TIM_OC4_SetConfig+0xa4>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d003      	beq.n	80042e0 <TIM_OC4_SetConfig+0x68>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a11      	ldr	r2, [pc, #68]	; (8004320 <TIM_OC4_SetConfig+0xa8>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d109      	bne.n	80042f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	695b      	ldr	r3, [r3, #20]
 80042ec:	019b      	lsls	r3, r3, #6
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	621a      	str	r2, [r3, #32]
}
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	40010000 	.word	0x40010000
 8004320:	40010400 	.word	0x40010400

08004324 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	f003 031f 	and.w	r3, r3, #31
 8004336:	2201      	movs	r2, #1
 8004338:	fa02 f303 	lsl.w	r3, r2, r3
 800433c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6a1a      	ldr	r2, [r3, #32]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	43db      	mvns	r3, r3
 8004346:	401a      	ands	r2, r3
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a1a      	ldr	r2, [r3, #32]
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f003 031f 	and.w	r3, r3, #31
 8004356:	6879      	ldr	r1, [r7, #4]
 8004358:	fa01 f303 	lsl.w	r3, r1, r3
 800435c:	431a      	orrs	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	621a      	str	r2, [r3, #32]
}
 8004362:	bf00      	nop
 8004364:	371c      	adds	r7, #28
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800436e:	b480      	push	{r7}
 8004370:	b085      	sub	sp, #20
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
 8004376:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800437e:	2b01      	cmp	r3, #1
 8004380:	d101      	bne.n	8004386 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004382:	2302      	movs	r3, #2
 8004384:	e032      	b.n	80043ec <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2202      	movs	r2, #2
 8004392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	4313      	orrs	r3, r2
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043be:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3714      	adds	r7, #20
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 8004426:	4b21      	ldr	r3, [pc, #132]	; (80044ac <_DoInit+0x8c>)
 8004428:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2203      	movs	r2, #3
 800442e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2203      	movs	r2, #3
 8004434:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a1d      	ldr	r2, [pc, #116]	; (80044b0 <_DoInit+0x90>)
 800443a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a1d      	ldr	r2, [pc, #116]	; (80044b4 <_DoInit+0x94>)
 8004440:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004448:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a14      	ldr	r2, [pc, #80]	; (80044b0 <_DoInit+0x90>)
 8004460:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a14      	ldr	r2, [pc, #80]	; (80044b8 <_DoInit+0x98>)
 8004466:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2210      	movs	r2, #16
 800446c:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3307      	adds	r3, #7
 8004484:	4a0d      	ldr	r2, [pc, #52]	; (80044bc <_DoInit+0x9c>)
 8004486:	6810      	ldr	r0, [r2, #0]
 8004488:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a0c      	ldr	r2, [pc, #48]	; (80044c0 <_DoInit+0xa0>)
 800448e:	6810      	ldr	r0, [r2, #0]
 8004490:	6018      	str	r0, [r3, #0]
 8004492:	8891      	ldrh	r1, [r2, #4]
 8004494:	7992      	ldrb	r2, [r2, #6]
 8004496:	8099      	strh	r1, [r3, #4]
 8004498:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2220      	movs	r2, #32
 800449e:	719a      	strb	r2, [r3, #6]
}
 80044a0:	bf00      	nop
 80044a2:	370c      	adds	r7, #12
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	200006cc 	.word	0x200006cc
 80044b0:	0800d530 	.word	0x0800d530
 80044b4:	20000254 	.word	0x20000254
 80044b8:	20000654 	.word	0x20000654
 80044bc:	0800d53c 	.word	0x0800d53c
 80044c0:	0800d540 	.word	0x0800d540

080044c4 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b088      	sub	sp, #32
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
  char*    pDst;
#endif
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 80044d0:	2300      	movs	r3, #0
 80044d2:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	691b      	ldr	r3, [r3, #16]
 80044de:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d905      	bls.n	80044f4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	3b01      	subs	r3, #1
 80044f0:	61fb      	str	r3, [r7, #28]
 80044f2:	e007      	b.n	8004504 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	6939      	ldr	r1, [r7, #16]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	1acb      	subs	r3, r1, r3
 80044fe:	4413      	add	r3, r2
 8004500:	3b01      	subs	r3, #1
 8004502:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	69fa      	ldr	r2, [r7, #28]
 800450e:	4293      	cmp	r3, r2
 8004510:	bf28      	it	cs
 8004512:	4613      	movcs	r3, r2
 8004514:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004516:	69fa      	ldr	r2, [r7, #28]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	4293      	cmp	r3, r2
 800451c:	bf28      	it	cs
 800451e:	4613      	movcs	r3, r2
 8004520:	61fb      	str	r3, [r7, #28]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	4413      	add	r3, r2
 800452a:	69fa      	ldr	r2, [r7, #28]
 800452c:	68b9      	ldr	r1, [r7, #8]
 800452e:	4618      	mov	r0, r3
 8004530:	f006 fc12 	bl	800ad58 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004534:	69ba      	ldr	r2, [r7, #24]
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	4413      	add	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 800453c:	68ba      	ldr	r2, [r7, #8]
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	4413      	add	r3, r2
 8004542:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	4413      	add	r3, r2
 8004552:	617b      	str	r3, [r7, #20]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	697a      	ldr	r2, [r7, #20]
 800455a:	429a      	cmp	r2, r3
 800455c:	d101      	bne.n	8004562 <_WriteBlocking+0x9e>
      WrOff = 0u;
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	697a      	ldr	r2, [r7, #20]
 8004566:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1b5      	bne.n	80044da <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 800456e:	69bb      	ldr	r3, [r7, #24]
}
 8004570:	4618      	mov	r0, r3
 8004572:	3720      	adds	r7, #32
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b088      	sub	sp, #32
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  unsigned Rem;
#if SEGGER_RTT_MEMCPY_USE_BYTELOOP
  char*    pDst;
#endif

  WrOff = pRing->WrOff;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	689a      	ldr	r2, [r3, #8]
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	429a      	cmp	r2, r3
 800459a:	d90e      	bls.n	80045ba <_WriteNoCheck+0x42>
    while (NumBytes--) {
      *pDst++ = *pData++;
    };
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytes);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	4413      	add	r3, r2
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	68b9      	ldr	r1, [r7, #8]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f006 fbd5 	bl	800ad58 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 80045ae:	69fa      	ldr	r2, [r7, #28]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	441a      	add	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	60da      	str	r2, [r3, #12]
    NumBytesAtOnce = NumBytes - Rem;
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80045b8:	e01a      	b.n	80045f0 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	4413      	add	r3, r2
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	68b9      	ldr	r1, [r7, #8]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f006 fbc4 	bl	800ad58 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80045d0:	687a      	ldr	r2, [r7, #4]
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	617b      	str	r3, [r7, #20]
    SEGGER_RTT_MEMCPY(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6858      	ldr	r0, [r3, #4]
 80045dc:	68ba      	ldr	r2, [r7, #8]
 80045de:	69bb      	ldr	r3, [r7, #24]
 80045e0:	4413      	add	r3, r2
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	4619      	mov	r1, r3
 80045e6:	f006 fbb7 	bl	800ad58 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	60da      	str	r2, [r3, #12]
}
 80045f0:	bf00      	nop
 80045f2:	3720      	adds	r7, #32
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	429a      	cmp	r2, r3
 8004612:	d808      	bhi.n	8004626 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	689a      	ldr	r2, [r3, #8]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1ad2      	subs	r2, r2, r3
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	4413      	add	r3, r2
 8004620:	3b01      	subs	r3, #1
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	e004      	b.n	8004630 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004630:	697b      	ldr	r3, [r7, #20]
}
 8004632:	4618      	mov	r0, r3
 8004634:	371c      	adds	r7, #28
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
	...

08004640 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004640:	b580      	push	{r7, lr}
 8004642:	b088      	sub	sp, #32
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	4613      	mov	r3, r2
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	4413      	add	r3, r2
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	4a1e      	ldr	r2, [pc, #120]	; (80046d8 <SEGGER_RTT_WriteNoLock+0x98>)
 800465e:	4413      	add	r3, r2
 8004660:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	2b01      	cmp	r3, #1
 8004668:	d017      	beq.n	800469a <SEGGER_RTT_WriteNoLock+0x5a>
 800466a:	2b01      	cmp	r3, #1
 800466c:	d302      	bcc.n	8004674 <SEGGER_RTT_WriteNoLock+0x34>
 800466e:	2b02      	cmp	r3, #2
 8004670:	d023      	beq.n	80046ba <SEGGER_RTT_WriteNoLock+0x7a>
 8004672:	e029      	b.n	80046c8 <SEGGER_RTT_WriteNoLock+0x88>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004674:	6978      	ldr	r0, [r7, #20]
 8004676:	f7ff ffbf 	bl	80045f8 <_GetAvailWriteSpace>
 800467a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	429a      	cmp	r2, r3
 8004682:	d202      	bcs.n	800468a <SEGGER_RTT_WriteNoLock+0x4a>
      Status = 0u;
 8004684:	2300      	movs	r3, #0
 8004686:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004688:	e021      	b.n	80046ce <SEGGER_RTT_WriteNoLock+0x8e>
      Status = NumBytes;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	69b9      	ldr	r1, [r7, #24]
 8004692:	6978      	ldr	r0, [r7, #20]
 8004694:	f7ff ff70 	bl	8004578 <_WriteNoCheck>
    break;
 8004698:	e019      	b.n	80046ce <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800469a:	6978      	ldr	r0, [r7, #20]
 800469c:	f7ff ffac 	bl	80045f8 <_GetAvailWriteSpace>
 80046a0:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	4293      	cmp	r3, r2
 80046a8:	bf28      	it	cs
 80046aa:	4613      	movcs	r3, r2
 80046ac:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80046ae:	69fa      	ldr	r2, [r7, #28]
 80046b0:	69b9      	ldr	r1, [r7, #24]
 80046b2:	6978      	ldr	r0, [r7, #20]
 80046b4:	f7ff ff60 	bl	8004578 <_WriteNoCheck>
    break;
 80046b8:	e009      	b.n	80046ce <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	69b9      	ldr	r1, [r7, #24]
 80046be:	6978      	ldr	r0, [r7, #20]
 80046c0:	f7ff ff00 	bl	80044c4 <_WriteBlocking>
 80046c4:	61f8      	str	r0, [r7, #28]
    break;
 80046c6:	e002      	b.n	80046ce <SEGGER_RTT_WriteNoLock+0x8e>
  default:
    Status = 0u;
 80046c8:	2300      	movs	r3, #0
 80046ca:	61fb      	str	r3, [r7, #28]
    break;
 80046cc:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80046ce:	69fb      	ldr	r3, [r7, #28]
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3720      	adds	r7, #32
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	200006cc 	.word	0x200006cc

080046dc <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 80046e8:	4b0d      	ldr	r3, [pc, #52]	; (8004720 <SEGGER_RTT_Write+0x44>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d101      	bne.n	80046f4 <SEGGER_RTT_Write+0x18>
 80046f0:	f7ff fe96 	bl	8004420 <_DoInit>
  SEGGER_RTT_LOCK();
 80046f4:	f3ef 8311 	mrs	r3, BASEPRI
 80046f8:	f04f 0120 	mov.w	r1, #32
 80046fc:	f381 8811 	msr	BASEPRI, r1
 8004700:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	68b9      	ldr	r1, [r7, #8]
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f7ff ff9a 	bl	8004640 <SEGGER_RTT_WriteNoLock>
 800470c:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8004714:	693b      	ldr	r3, [r7, #16]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	200006cc 	.word	0x200006cc

08004724 <SEGGER_RTT_ConfigUpBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigUpBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004724:	b580      	push	{r7, lr}
 8004726:	b086      	sub	sp, #24
 8004728:	af00      	add	r7, sp, #0
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	60b9      	str	r1, [r7, #8]
 800472e:	607a      	str	r2, [r7, #4]
 8004730:	603b      	str	r3, [r7, #0]
  int r;

  INIT();
 8004732:	4b30      	ldr	r3, [pc, #192]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <SEGGER_RTT_ConfigUpBuffer+0x1a>
 800473a:	f7ff fe71 	bl	8004420 <_DoInit>
  if (BufferIndex < (unsigned)_SEGGER_RTT.MaxNumUpBuffers) {
 800473e:	4b2d      	ldr	r3, [pc, #180]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004740:	691b      	ldr	r3, [r3, #16]
 8004742:	461a      	mov	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4293      	cmp	r3, r2
 8004748:	d24c      	bcs.n	80047e4 <SEGGER_RTT_ConfigUpBuffer+0xc0>
    SEGGER_RTT_LOCK();
 800474a:	f3ef 8311 	mrs	r3, BASEPRI
 800474e:	f04f 0120 	mov.w	r1, #32
 8004752:	f381 8811 	msr	BASEPRI, r1
 8004756:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d032      	beq.n	80047c4 <SEGGER_RTT_ConfigUpBuffer+0xa0>
      _SEGGER_RTT.aUp[BufferIndex].sName        = sName;
 800475e:	4925      	ldr	r1, [pc, #148]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	1c5a      	adds	r2, r3, #1
 8004764:	4613      	mov	r3, r2
 8004766:	005b      	lsls	r3, r3, #1
 8004768:	4413      	add	r3, r2
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	440b      	add	r3, r1
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004772:	4920      	ldr	r1, [pc, #128]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	4613      	mov	r3, r2
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	4413      	add	r3, r2
 800477e:	00db      	lsls	r3, r3, #3
 8004780:	440b      	add	r3, r1
 8004782:	3304      	adds	r3, #4
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004788:	491a      	ldr	r1, [pc, #104]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800478a:	68fa      	ldr	r2, [r7, #12]
 800478c:	4613      	mov	r3, r2
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	4413      	add	r3, r2
 8004792:	00db      	lsls	r3, r3, #3
 8004794:	440b      	add	r3, r1
 8004796:	3320      	adds	r3, #32
 8004798:	683a      	ldr	r2, [r7, #0]
 800479a:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].RdOff        = 0u;
 800479c:	4915      	ldr	r1, [pc, #84]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	4613      	mov	r3, r2
 80047a2:	005b      	lsls	r3, r3, #1
 80047a4:	4413      	add	r3, r2
 80047a6:	00db      	lsls	r3, r3, #3
 80047a8:	440b      	add	r3, r1
 80047aa:	3328      	adds	r3, #40	; 0x28
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
      _SEGGER_RTT.aUp[BufferIndex].WrOff        = 0u;
 80047b0:	4910      	ldr	r1, [pc, #64]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4613      	mov	r3, r2
 80047b6:	005b      	lsls	r3, r3, #1
 80047b8:	4413      	add	r3, r2
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	440b      	add	r3, r1
 80047be:	3324      	adds	r3, #36	; 0x24
 80047c0:	2200      	movs	r2, #0
 80047c2:	601a      	str	r2, [r3, #0]
    }
    _SEGGER_RTT.aUp[BufferIndex].Flags          = Flags;
 80047c4:	490b      	ldr	r1, [pc, #44]	; (80047f4 <SEGGER_RTT_ConfigUpBuffer+0xd0>)
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	4613      	mov	r3, r2
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	4413      	add	r3, r2
 80047ce:	00db      	lsls	r3, r3, #3
 80047d0:	440b      	add	r3, r1
 80047d2:	332c      	adds	r3, #44	; 0x2c
 80047d4:	6a3a      	ldr	r2, [r7, #32]
 80047d6:	601a      	str	r2, [r3, #0]
    SEGGER_RTT_UNLOCK();
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80047de:	2300      	movs	r3, #0
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	e002      	b.n	80047ea <SEGGER_RTT_ConfigUpBuffer+0xc6>
  } else {
    r = -1;
 80047e4:	f04f 33ff 	mov.w	r3, #4294967295
 80047e8:	617b      	str	r3, [r7, #20]
  }
  return r;
 80047ea:	697b      	ldr	r3, [r7, #20]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3718      	adds	r7, #24
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	200006cc 	.word	0x200006cc

080047f8 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
  _DoInit();
 80047fc:	f7ff fe10 	bl	8004420 <_DoInit>
}
 8004800:	bf00      	nop
 8004802:	bd80      	pop	{r7, pc}

08004804 <queue_pop>:
	uint16_t queue[QUEUE_SIZE];
	uint16_t head; //
	uint16_t tail; //
} queue_t;

void queue_pop(queue_t *q, uint8_t *x, uint8_t *y) {
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
	uint16_t box;
	box = q->queue[q->head];
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f8b3 31fe 	ldrh.w	r3, [r3, #510]	; 0x1fe
 8004816:	461a      	mov	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800481e:	82fb      	strh	r3, [r7, #22]
	q->head++;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f8b3 31fe 	ldrh.w	r3, [r3, #510]	; 0x1fe
 8004826:	3301      	adds	r3, #1
 8004828:	b29a      	uxth	r2, r3
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f8a3 21fe 	strh.w	r2, [r3, #510]	; 0x1fe
	if (q->head == QUEUE_SIZE) {
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f8b3 31fe 	ldrh.w	r3, [r3, #510]	; 0x1fe
 8004836:	2bff      	cmp	r3, #255	; 0xff
 8004838:	d103      	bne.n	8004842 <queue_pop+0x3e>
		q->head = 0;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	f8a3 21fe 	strh.w	r2, [r3, #510]	; 0x1fe
	}
	*y = (uint8_t) box / 16;
 8004842:	8afb      	ldrh	r3, [r7, #22]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	091b      	lsrs	r3, r3, #4
 8004848:	b2da      	uxtb	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	701a      	strb	r2, [r3, #0]
	*x = (uint8_t) box % 16;
 800484e:	8afb      	ldrh	r3, [r7, #22]
 8004850:	b2db      	uxtb	r3, r3
 8004852:	f003 030f 	and.w	r3, r3, #15
 8004856:	b2da      	uxtb	r2, r3
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	701a      	strb	r2, [r3, #0]
//	//myprintf("pop,x:%d,y:%d\n",*x,*y);
}
 800485c:	bf00      	nop
 800485e:	371c      	adds	r7, #28
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <queue_push>:

void queue_push(queue_t *q, uint8_t x, uint8_t y) {
 8004868:	b480      	push	{r7}
 800486a:	b085      	sub	sp, #20
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	460b      	mov	r3, r1
 8004872:	70fb      	strb	r3, [r7, #3]
 8004874:	4613      	mov	r3, r2
 8004876:	70bb      	strb	r3, [r7, #2]
	uint16_t box;
	box = (uint16_t) (y * 16 + x);
 8004878:	78bb      	ldrb	r3, [r7, #2]
 800487a:	b29b      	uxth	r3, r3
 800487c:	011b      	lsls	r3, r3, #4
 800487e:	b29a      	uxth	r2, r3
 8004880:	78fb      	ldrb	r3, [r7, #3]
 8004882:	b29b      	uxth	r3, r3
 8004884:	4413      	add	r3, r2
 8004886:	81fb      	strh	r3, [r7, #14]
	q->queue[q->tail] = box;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f8b3 3200 	ldrh.w	r3, [r3, #512]	; 0x200
 800488e:	4619      	mov	r1, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	89fa      	ldrh	r2, [r7, #14]
 8004894:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
	q->tail++;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f8b3 3200 	ldrh.w	r3, [r3, #512]	; 0x200
 800489e:	3301      	adds	r3, #1
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f8a3 2200 	strh.w	r2, [r3, #512]	; 0x200
	if (q->tail == QUEUE_SIZE) {
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f8b3 3200 	ldrh.w	r3, [r3, #512]	; 0x200
 80048ae:	2bff      	cmp	r3, #255	; 0xff
 80048b0:	d103      	bne.n	80048ba <queue_push+0x52>
		q->tail = 0;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f8a3 2200 	strh.w	r2, [r3, #512]	; 0x200
	}
//	//myprintf("pop,x:%d,y:%d\n",x,y);
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
	...

080048c8 <adachi_map>:

void adachi_map(uint8_t goal_x, uint8_t goal_y, uint8_t goal_scale,
		singlewalldata_t walldata) {
 80048c8:	b082      	sub	sp, #8
 80048ca:	b590      	push	{r4, r7, lr}
 80048cc:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	4604      	mov	r4, r0
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80048dc:	1dfb      	adds	r3, r7, #7
 80048de:	4622      	mov	r2, r4
 80048e0:	701a      	strb	r2, [r3, #0]
 80048e2:	1dbb      	adds	r3, r7, #6
 80048e4:	4602      	mov	r2, r0
 80048e6:	701a      	strb	r2, [r3, #0]
 80048e8:	1d7b      	adds	r3, r7, #5
 80048ea:	460a      	mov	r2, r1
 80048ec:	701a      	strb	r2, [r3, #0]
	uint16_t step;
	queue_t q;
//	uint8_t test = 0;

//	moter_flag = 1;
	q.head = 0;
 80048ee:	f107 0308 	add.w	r3, r7, #8
 80048f2:	2200      	movs	r2, #0
 80048f4:	f8a3 21fe 	strh.w	r2, [r3, #510]	; 0x1fe
	q.tail = 0;
 80048f8:	f107 0308 	add.w	r3, r7, #8
 80048fc:	2200      	movs	r2, #0
 80048fe:	f8a3 2200 	strh.w	r2, [r3, #512]	; 0x200

	for (x_adachi = 0; x_adachi < 16; x_adachi++) {
 8004902:	2300      	movs	r3, #0
 8004904:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
 8004908:	e01f      	b.n	800494a <adachi_map+0x82>
		for (y_adachi = 0; y_adachi < 16; y_adachi++) {
 800490a:	2300      	movs	r3, #0
 800490c:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
 8004910:	e011      	b.n	8004936 <adachi_map+0x6e>
			step_map[x_adachi][y_adachi] = 0xffff;
 8004912:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004916:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800491a:	4611      	mov	r1, r2
 800491c:	4ad0      	ldr	r2, [pc, #832]	; (8004c60 <adachi_map+0x398>)
 800491e:	011b      	lsls	r3, r3, #4
 8004920:	440b      	add	r3, r1
 8004922:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004926:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (y_adachi = 0; y_adachi < 16; y_adachi++) {
 800492a:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800492e:	3301      	adds	r3, #1
 8004930:	b2db      	uxtb	r3, r3
 8004932:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
 8004936:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800493a:	2b0f      	cmp	r3, #15
 800493c:	d9e9      	bls.n	8004912 <adachi_map+0x4a>
	for (x_adachi = 0; x_adachi < 16; x_adachi++) {
 800493e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004942:	3301      	adds	r3, #1
 8004944:	b2db      	uxtb	r3, r3
 8004946:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
 800494a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800494e:	2b0f      	cmp	r3, #15
 8004950:	d9db      	bls.n	800490a <adachi_map+0x42>
		}
	}

	if (goal_scale == 1) {
 8004952:	1d7b      	adds	r3, r7, #5
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d11e      	bne.n	8004998 <adachi_map+0xd0>
		step_map[goal_x][goal_y] = 0;
 800495a:	1dfb      	adds	r3, r7, #7
 800495c:	781a      	ldrb	r2, [r3, #0]
 800495e:	1dbb      	adds	r3, r7, #6
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	49bf      	ldr	r1, [pc, #764]	; (8004c60 <adachi_map+0x398>)
 8004964:	0112      	lsls	r2, r2, #4
 8004966:	4413      	add	r3, r2
 8004968:	2200      	movs	r2, #0
 800496a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 800496e:	1dfb      	adds	r3, r7, #7
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8004976:	1dbb      	adds	r3, r7, #6
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004984:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004988:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800498c:	f107 0308 	add.w	r3, r7, #8
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff ff69 	bl	8004868 <queue_push>
 8004996:	e1ac      	b.n	8004cf2 <adachi_map+0x42a>
	} else if (goal_scale == 4) {
 8004998:	1d7b      	adds	r3, r7, #5
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	2b04      	cmp	r3, #4
 800499e:	f040 8085 	bne.w	8004aac <adachi_map+0x1e4>
		step_map[goal_x][goal_y] = 0;
 80049a2:	1dfb      	adds	r3, r7, #7
 80049a4:	781a      	ldrb	r2, [r3, #0]
 80049a6:	1dbb      	adds	r3, r7, #6
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	49ad      	ldr	r1, [pc, #692]	; (8004c60 <adachi_map+0x398>)
 80049ac:	0112      	lsls	r2, r2, #4
 80049ae:	4413      	add	r3, r2
 80049b0:	2200      	movs	r2, #0
 80049b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 80049b6:	1dfb      	adds	r3, r7, #7
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 80049be:	1dbb      	adds	r3, r7, #6
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 80049c6:	2300      	movs	r3, #0
 80049c8:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 80049cc:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 80049d0:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80049d4:	f107 0308 	add.w	r3, r7, #8
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff ff45 	bl	8004868 <queue_push>
		step_map[goal_x + 1][goal_y] = 0;
 80049de:	1dfb      	adds	r3, r7, #7
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	1c5a      	adds	r2, r3, #1
 80049e4:	1dbb      	adds	r3, r7, #6
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	499d      	ldr	r1, [pc, #628]	; (8004c60 <adachi_map+0x398>)
 80049ea:	0112      	lsls	r2, r2, #4
 80049ec:	4413      	add	r3, r2
 80049ee:	2200      	movs	r2, #0
 80049f0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x + 1;
 80049f4:	1dfb      	adds	r3, r7, #7
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	3301      	adds	r3, #1
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8004a00:	1dbb      	adds	r3, r7, #6
 8004a02:	781b      	ldrb	r3, [r3, #0]
 8004a04:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004a0e:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004a12:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004a16:	f107 0308 	add.w	r3, r7, #8
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7ff ff24 	bl	8004868 <queue_push>
		step_map[goal_x][goal_y + 1] = 0;
 8004a20:	1dfb      	adds	r3, r7, #7
 8004a22:	781a      	ldrb	r2, [r3, #0]
 8004a24:	1dbb      	adds	r3, r7, #6
 8004a26:	781b      	ldrb	r3, [r3, #0]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	498d      	ldr	r1, [pc, #564]	; (8004c60 <adachi_map+0x398>)
 8004a2c:	0112      	lsls	r2, r2, #4
 8004a2e:	4413      	add	r3, r2
 8004a30:	2200      	movs	r2, #0
 8004a32:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 8004a36:	1dfb      	adds	r3, r7, #7
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y + 1;
 8004a3e:	1dbb      	adds	r3, r7, #6
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	3301      	adds	r3, #1
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004a50:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004a54:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004a58:	f107 0308 	add.w	r3, r7, #8
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7ff ff03 	bl	8004868 <queue_push>
		step_map[goal_x + 1][goal_y + 1] = 0;
 8004a62:	1dfb      	adds	r3, r7, #7
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	1c5a      	adds	r2, r3, #1
 8004a68:	1dbb      	adds	r3, r7, #6
 8004a6a:	781b      	ldrb	r3, [r3, #0]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	497c      	ldr	r1, [pc, #496]	; (8004c60 <adachi_map+0x398>)
 8004a70:	0112      	lsls	r2, r2, #4
 8004a72:	4413      	add	r3, r2
 8004a74:	2200      	movs	r2, #0
 8004a76:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x + 1;
 8004a7a:	1dfb      	adds	r3, r7, #7
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y + 1;
 8004a86:	1dbb      	adds	r3, r7, #6
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004a92:	2300      	movs	r3, #0
 8004a94:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004a98:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004a9c:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004aa0:	f107 0308 	add.w	r3, r7, #8
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7ff fedf 	bl	8004868 <queue_push>
 8004aaa:	e122      	b.n	8004cf2 <adachi_map+0x42a>
	} else if (goal_scale == 100) {
 8004aac:	1d7b      	adds	r3, r7, #5
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	2b64      	cmp	r3, #100	; 0x64
 8004ab2:	d144      	bne.n	8004b3e <adachi_map+0x276>
		step_map[goal_x][goal_y] = 0;
 8004ab4:	1dfb      	adds	r3, r7, #7
 8004ab6:	781a      	ldrb	r2, [r3, #0]
 8004ab8:	1dbb      	adds	r3, r7, #6
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	4968      	ldr	r1, [pc, #416]	; (8004c60 <adachi_map+0x398>)
 8004abe:	0112      	lsls	r2, r2, #4
 8004ac0:	4413      	add	r3, r2
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 8004ac8:	1dfb      	adds	r3, r7, #7
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8004ad0:	1dbb      	adds	r3, r7, #6
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004ad8:	2300      	movs	r3, #0
 8004ada:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004ade:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004ae2:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004ae6:	f107 0308 	add.w	r3, r7, #8
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff febc 	bl	8004868 <queue_push>
		if (goal_y < 15) {
 8004af0:	1dbb      	adds	r3, r7, #6
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	2b0e      	cmp	r3, #14
 8004af6:	f200 80fc 	bhi.w	8004cf2 <adachi_map+0x42a>
			step_map[goal_x][goal_y + 1] = 0;
 8004afa:	1dfb      	adds	r3, r7, #7
 8004afc:	781a      	ldrb	r2, [r3, #0]
 8004afe:	1dbb      	adds	r3, r7, #6
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	3301      	adds	r3, #1
 8004b04:	4956      	ldr	r1, [pc, #344]	; (8004c60 <adachi_map+0x398>)
 8004b06:	0112      	lsls	r2, r2, #4
 8004b08:	4413      	add	r3, r2
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			x_adachi = goal_x;
 8004b10:	1dfb      	adds	r3, r7, #7
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
			y_adachi = goal_y + 1;
 8004b18:	1dbb      	adds	r3, r7, #6
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
			step = 0;
 8004b24:	2300      	movs	r3, #0
 8004b26:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
			queue_push(&q, x_adachi, y_adachi);
 8004b2a:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004b2e:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004b32:	f107 0308 	add.w	r3, r7, #8
 8004b36:	4618      	mov	r0, r3
 8004b38:	f7ff fe96 	bl	8004868 <queue_push>
 8004b3c:	e0d9      	b.n	8004cf2 <adachi_map+0x42a>
		}
	} else if (goal_scale == 101) {
 8004b3e:	1d7b      	adds	r3, r7, #5
 8004b40:	781b      	ldrb	r3, [r3, #0]
 8004b42:	2b65      	cmp	r3, #101	; 0x65
 8004b44:	d144      	bne.n	8004bd0 <adachi_map+0x308>
		step_map[goal_x][goal_y] = 0;
 8004b46:	1dfb      	adds	r3, r7, #7
 8004b48:	781a      	ldrb	r2, [r3, #0]
 8004b4a:	1dbb      	adds	r3, r7, #6
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	4944      	ldr	r1, [pc, #272]	; (8004c60 <adachi_map+0x398>)
 8004b50:	0112      	lsls	r2, r2, #4
 8004b52:	4413      	add	r3, r2
 8004b54:	2200      	movs	r2, #0
 8004b56:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 8004b5a:	1dfb      	adds	r3, r7, #7
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8004b62:	1dbb      	adds	r3, r7, #6
 8004b64:	781b      	ldrb	r3, [r3, #0]
 8004b66:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004b70:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004b74:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004b78:	f107 0308 	add.w	r3, r7, #8
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff fe73 	bl	8004868 <queue_push>
		if (goal_x > 0) {
 8004b82:	1dfb      	adds	r3, r7, #7
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	f000 80b3 	beq.w	8004cf2 <adachi_map+0x42a>
			step_map[goal_x - 1][goal_y] = 0;
 8004b8c:	1dfb      	adds	r3, r7, #7
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	1e5a      	subs	r2, r3, #1
 8004b92:	1dbb      	adds	r3, r7, #6
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	4932      	ldr	r1, [pc, #200]	; (8004c60 <adachi_map+0x398>)
 8004b98:	0112      	lsls	r2, r2, #4
 8004b9a:	4413      	add	r3, r2
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			x_adachi = goal_x - 1;
 8004ba2:	1dfb      	adds	r3, r7, #7
 8004ba4:	781b      	ldrb	r3, [r3, #0]
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
			y_adachi = goal_y;
 8004bae:	1dbb      	adds	r3, r7, #6
 8004bb0:	781b      	ldrb	r3, [r3, #0]
 8004bb2:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
			step = 0;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
			queue_push(&q, x_adachi, y_adachi);
 8004bbc:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004bc0:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004bc4:	f107 0308 	add.w	r3, r7, #8
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f7ff fe4d 	bl	8004868 <queue_push>
 8004bce:	e090      	b.n	8004cf2 <adachi_map+0x42a>
		}
	} else if (goal_scale == 102) {
 8004bd0:	1d7b      	adds	r3, r7, #5
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	2b66      	cmp	r3, #102	; 0x66
 8004bd6:	d145      	bne.n	8004c64 <adachi_map+0x39c>
		step_map[goal_x][goal_y] = 0;
 8004bd8:	1dfb      	adds	r3, r7, #7
 8004bda:	781a      	ldrb	r2, [r3, #0]
 8004bdc:	1dbb      	adds	r3, r7, #6
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	491f      	ldr	r1, [pc, #124]	; (8004c60 <adachi_map+0x398>)
 8004be2:	0112      	lsls	r2, r2, #4
 8004be4:	4413      	add	r3, r2
 8004be6:	2200      	movs	r2, #0
 8004be8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 8004bec:	1dfb      	adds	r3, r7, #7
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8004bf4:	1dbb      	adds	r3, r7, #6
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004c02:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004c06:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004c0a:	f107 0308 	add.w	r3, r7, #8
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f7ff fe2a 	bl	8004868 <queue_push>
		if (goal_y > 0) {
 8004c14:	1dbb      	adds	r3, r7, #6
 8004c16:	781b      	ldrb	r3, [r3, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d06a      	beq.n	8004cf2 <adachi_map+0x42a>
			step_map[goal_x][goal_y - 1] = 0;
 8004c1c:	1dfb      	adds	r3, r7, #7
 8004c1e:	781a      	ldrb	r2, [r3, #0]
 8004c20:	1dbb      	adds	r3, r7, #6
 8004c22:	781b      	ldrb	r3, [r3, #0]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	490e      	ldr	r1, [pc, #56]	; (8004c60 <adachi_map+0x398>)
 8004c28:	0112      	lsls	r2, r2, #4
 8004c2a:	4413      	add	r3, r2
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			x_adachi = goal_x;
 8004c32:	1dfb      	adds	r3, r7, #7
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
			y_adachi = goal_y - 1;
 8004c3a:	1dbb      	adds	r3, r7, #6
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
			step = 0;
 8004c46:	2300      	movs	r3, #0
 8004c48:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
			queue_push(&q, x_adachi, y_adachi);
 8004c4c:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004c50:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004c54:	f107 0308 	add.w	r3, r7, #8
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f7ff fe05 	bl	8004868 <queue_push>
 8004c5e:	e048      	b.n	8004cf2 <adachi_map+0x42a>
 8004c60:	20000a90 	.word	0x20000a90
		}
	} else if (goal_scale == 103) {
 8004c64:	1d7b      	adds	r3, r7, #5
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	2b67      	cmp	r3, #103	; 0x67
 8004c6a:	d142      	bne.n	8004cf2 <adachi_map+0x42a>
		step_map[goal_x][goal_y] = 0;
 8004c6c:	1dfb      	adds	r3, r7, #7
 8004c6e:	781a      	ldrb	r2, [r3, #0]
 8004c70:	1dbb      	adds	r3, r7, #6
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	49a3      	ldr	r1, [pc, #652]	; (8004f04 <adachi_map+0x63c>)
 8004c76:	0112      	lsls	r2, r2, #4
 8004c78:	4413      	add	r3, r2
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 8004c80:	1dfb      	adds	r3, r7, #7
 8004c82:	781b      	ldrb	r3, [r3, #0]
 8004c84:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8004c88:	1dbb      	adds	r3, r7, #6
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8004c90:	2300      	movs	r3, #0
 8004c92:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8004c96:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004c9a:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004c9e:	f107 0308 	add.w	r3, r7, #8
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7ff fde0 	bl	8004868 <queue_push>
		if (goal_x < 15) {
 8004ca8:	1dfb      	adds	r3, r7, #7
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b0e      	cmp	r3, #14
 8004cae:	d820      	bhi.n	8004cf2 <adachi_map+0x42a>
			step_map[goal_x + 1][goal_y] = 0;
 8004cb0:	1dfb      	adds	r3, r7, #7
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	1c5a      	adds	r2, r3, #1
 8004cb6:	1dbb      	adds	r3, r7, #6
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	4992      	ldr	r1, [pc, #584]	; (8004f04 <adachi_map+0x63c>)
 8004cbc:	0112      	lsls	r2, r2, #4
 8004cbe:	4413      	add	r3, r2
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			x_adachi = goal_x + 1;
 8004cc6:	1dfb      	adds	r3, r7, #7
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	3301      	adds	r3, #1
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
			y_adachi = goal_y;
 8004cd2:	1dbb      	adds	r3, r7, #6
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
			step = 0;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
			queue_push(&q, x_adachi, y_adachi);
 8004ce0:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004ce4:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004ce8:	f107 0308 	add.w	r3, r7, #8
 8004cec:	4618      	mov	r0, r3
 8004cee:	f7ff fdbb 	bl	8004868 <queue_push>
		}
	}

	do {
		flag = 0;
 8004cf2:	4b85      	ldr	r3, [pc, #532]	; (8004f08 <adachi_map+0x640>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	701a      	strb	r2, [r3, #0]
		queue_pop(&q, &x_adachi, &y_adachi);
 8004cf8:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 8004cfc:	f207 210d 	addw	r1, r7, #525	; 0x20d
 8004d00:	f107 0308 	add.w	r3, r7, #8
 8004d04:	4618      	mov	r0, r3
 8004d06:	f7ff fd7d 	bl	8004804 <queue_pop>

		step = step_map[x_adachi][y_adachi];
 8004d0a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004d0e:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004d12:	4611      	mov	r1, r2
 8004d14:	4a7b      	ldr	r2, [pc, #492]	; (8004f04 <adachi_map+0x63c>)
 8004d16:	011b      	lsls	r3, r3, #4
 8004d18:	440b      	add	r3, r1
 8004d1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d1e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

		if ((getWall(x_adachi, y_adachi, North, &walldata) == 0)
 8004d22:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004d26:	4618      	mov	r0, r3
 8004d28:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8004d32:	2200      	movs	r2, #0
 8004d34:	f005 ff46 	bl	800abc4 <getWall>
 8004d38:	4603      	mov	r3, r0
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d179      	bne.n	8004e32 <adachi_map+0x56a>
				&& (step_map[x_adachi][y_adachi + 1] > step + 1)
 8004d3e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004d42:	461a      	mov	r2, r3
 8004d44:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004d48:	3301      	adds	r3, #1
 8004d4a:	496e      	ldr	r1, [pc, #440]	; (8004f04 <adachi_map+0x63c>)
 8004d4c:	0112      	lsls	r2, r2, #4
 8004d4e:	4413      	add	r3, r2
 8004d50:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004d54:	461a      	mov	r2, r3
 8004d56:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	dd68      	ble.n	8004e32 <adachi_map+0x56a>
				&& ((y_adachi + 1) < 16)) {
 8004d60:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004d64:	3301      	adds	r3, #1
 8004d66:	2b0f      	cmp	r3, #15
 8004d68:	dc63      	bgt.n	8004e32 <adachi_map+0x56a>
			if (((step_map[x_adachi][y_adachi - 1] == step - 1)
 8004d6a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004d6e:	461a      	mov	r2, r3
 8004d70:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004d74:	3b01      	subs	r3, #1
 8004d76:	4963      	ldr	r1, [pc, #396]	; (8004f04 <adachi_map+0x63c>)
 8004d78:	0112      	lsls	r2, r2, #4
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004d80:	461a      	mov	r2, r3
 8004d82:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004d86:	3b01      	subs	r3, #1
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d010      	beq.n	8004dae <adachi_map+0x4e6>
					|| (step_map[x_adachi][y_adachi - 1] == step - 2))
 8004d8c:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004d90:	461a      	mov	r2, r3
 8004d92:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004d96:	3b01      	subs	r3, #1
 8004d98:	495a      	ldr	r1, [pc, #360]	; (8004f04 <adachi_map+0x63c>)
 8004d9a:	0112      	lsls	r2, r2, #4
 8004d9c:	4413      	add	r3, r2
 8004d9e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004da2:	461a      	mov	r2, r3
 8004da4:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004da8:	3b02      	subs	r3, #2
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d123      	bne.n	8004df6 <adachi_map+0x52e>
					&& (y_adachi - 1) >= 0
 8004dae:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004db2:	3b01      	subs	r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	db1e      	blt.n	8004df6 <adachi_map+0x52e>
					&& getWall(x_adachi, y_adachi, South, &walldata) == 0) {
 8004db8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8004dc8:	2202      	movs	r2, #2
 8004dca:	f005 fefb 	bl	800abc4 <getWall>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d110      	bne.n	8004df6 <adachi_map+0x52e>
				step_map[x_adachi][y_adachi + 1] = step + 1;
 8004dd4:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004dd8:	461c      	mov	r4, r3
 8004dda:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004dde:	3301      	adds	r3, #1
 8004de0:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8004de4:	3201      	adds	r2, #1
 8004de6:	b290      	uxth	r0, r2
 8004de8:	4946      	ldr	r1, [pc, #280]	; (8004f04 <adachi_map+0x63c>)
 8004dea:	0122      	lsls	r2, r4, #4
 8004dec:	4413      	add	r3, r2
 8004dee:	4602      	mov	r2, r0
 8004df0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8004df4:	e00f      	b.n	8004e16 <adachi_map+0x54e>
			} else {
				step_map[x_adachi][y_adachi + 1] = step + 1;
 8004df6:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004dfa:	461c      	mov	r4, r3
 8004dfc:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004e00:	3301      	adds	r3, #1
 8004e02:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8004e06:	3201      	adds	r2, #1
 8004e08:	b290      	uxth	r0, r2
 8004e0a:	493e      	ldr	r1, [pc, #248]	; (8004f04 <adachi_map+0x63c>)
 8004e0c:	0122      	lsls	r2, r4, #4
 8004e0e:	4413      	add	r3, r2
 8004e10:	4602      	mov	r2, r0
 8004e12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			}
			queue_push(&q, x_adachi, y_adachi + 1);
 8004e16:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8004e1a:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004e1e:	3301      	adds	r3, #1
 8004e20:	b2da      	uxtb	r2, r3
 8004e22:	f107 0308 	add.w	r3, r7, #8
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff fd1e 	bl	8004868 <queue_push>
			flag = 10;
 8004e2c:	4b36      	ldr	r3, [pc, #216]	; (8004f08 <adachi_map+0x640>)
 8004e2e:	220a      	movs	r2, #10
 8004e30:	701a      	strb	r2, [r3, #0]
		}
		if ((getWall(x_adachi, y_adachi, West, &walldata) == 0)
 8004e32:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004e36:	4618      	mov	r0, r3
 8004e38:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8004e42:	2201      	movs	r2, #1
 8004e44:	f005 febe 	bl	800abc4 <getWall>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d17b      	bne.n	8004f46 <adachi_map+0x67e>
				&& (step_map[x_adachi - 1][y_adachi] > step + 1)
 8004e4e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004e52:	3b01      	subs	r3, #1
 8004e54:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004e58:	4611      	mov	r1, r2
 8004e5a:	4a2a      	ldr	r2, [pc, #168]	; (8004f04 <adachi_map+0x63c>)
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	440b      	add	r3, r1
 8004e60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e64:	461a      	mov	r2, r3
 8004e66:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	dd6a      	ble.n	8004f46 <adachi_map+0x67e>
				&& ((x_adachi - 1) >= 0)) {
 8004e70:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004e74:	3b01      	subs	r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	db65      	blt.n	8004f46 <adachi_map+0x67e>
			if (((step_map[x_adachi + 1][y_adachi] == step - 1)
 8004e7a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004e7e:	3301      	adds	r3, #1
 8004e80:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004e84:	4611      	mov	r1, r2
 8004e86:	4a1f      	ldr	r2, [pc, #124]	; (8004f04 <adachi_map+0x63c>)
 8004e88:	011b      	lsls	r3, r3, #4
 8004e8a:	440b      	add	r3, r1
 8004e8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e90:	461a      	mov	r2, r3
 8004e92:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004e96:	3b01      	subs	r3, #1
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d010      	beq.n	8004ebe <adachi_map+0x5f6>
					|| (step_map[x_adachi + 1][y_adachi] == step - 2))
 8004e9c:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004ea6:	4611      	mov	r1, r2
 8004ea8:	4a16      	ldr	r2, [pc, #88]	; (8004f04 <adachi_map+0x63c>)
 8004eaa:	011b      	lsls	r3, r3, #4
 8004eac:	440b      	add	r3, r1
 8004eae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004eb8:	3b02      	subs	r3, #2
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d126      	bne.n	8004f0c <adachi_map+0x644>
					&& (x_adachi + 1) < 16
 8004ebe:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	2b0f      	cmp	r3, #15
 8004ec6:	dc21      	bgt.n	8004f0c <adachi_map+0x644>
					&& getWall(x_adachi, y_adachi, East, &walldata) == 0) {
 8004ec8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8004ed8:	2203      	movs	r2, #3
 8004eda:	f005 fe73 	bl	800abc4 <getWall>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d113      	bne.n	8004f0c <adachi_map+0x644>
				step_map[x_adachi - 1][y_adachi] = step + 1;
 8004ee4:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004eee:	4610      	mov	r0, r2
 8004ef0:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8004ef4:	3201      	adds	r2, #1
 8004ef6:	b291      	uxth	r1, r2
 8004ef8:	4a02      	ldr	r2, [pc, #8]	; (8004f04 <adachi_map+0x63c>)
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	4403      	add	r3, r0
 8004efe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8004f02:	e012      	b.n	8004f2a <adachi_map+0x662>
 8004f04:	20000a90 	.word	0x20000a90
 8004f08:	2001934c 	.word	0x2001934c
			} else {
				step_map[x_adachi - 1][y_adachi] = step + 1;
 8004f0c:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004f10:	3b01      	subs	r3, #1
 8004f12:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004f16:	4610      	mov	r0, r2
 8004f18:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8004f1c:	3201      	adds	r2, #1
 8004f1e:	b291      	uxth	r1, r2
 8004f20:	4a99      	ldr	r2, [pc, #612]	; (8005188 <adachi_map+0x8c0>)
 8004f22:	011b      	lsls	r3, r3, #4
 8004f24:	4403      	add	r3, r0
 8004f26:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}

			queue_push(&q, x_adachi - 1, y_adachi);
 8004f2a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b2d9      	uxtb	r1, r3
 8004f32:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8004f36:	f107 0308 	add.w	r3, r7, #8
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7ff fc94 	bl	8004868 <queue_push>
			flag = 10;
 8004f40:	4b92      	ldr	r3, [pc, #584]	; (800518c <adachi_map+0x8c4>)
 8004f42:	220a      	movs	r2, #10
 8004f44:	701a      	strb	r2, [r3, #0]
		}
		if ((getWall(x_adachi, y_adachi, South, &walldata) == 0)
 8004f46:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004f50:	4619      	mov	r1, r3
 8004f52:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8004f56:	2202      	movs	r2, #2
 8004f58:	f005 fe34 	bl	800abc4 <getWall>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d179      	bne.n	8005056 <adachi_map+0x78e>
				&& (step_map[x_adachi][y_adachi - 1] > step + 1)
 8004f62:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004f66:	461a      	mov	r2, r3
 8004f68:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	4986      	ldr	r1, [pc, #536]	; (8005188 <adachi_map+0x8c0>)
 8004f70:	0112      	lsls	r2, r2, #4
 8004f72:	4413      	add	r3, r2
 8004f74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004f7e:	3301      	adds	r3, #1
 8004f80:	429a      	cmp	r2, r3
 8004f82:	dd68      	ble.n	8005056 <adachi_map+0x78e>
				&& ((y_adachi - 1) >= 0)) {
 8004f84:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004f88:	3b01      	subs	r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	db63      	blt.n	8005056 <adachi_map+0x78e>
			if (((step_map[x_adachi][y_adachi + 1] == step - 1)
 8004f8e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004f92:	461a      	mov	r2, r3
 8004f94:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004f98:	3301      	adds	r3, #1
 8004f9a:	497b      	ldr	r1, [pc, #492]	; (8005188 <adachi_map+0x8c0>)
 8004f9c:	0112      	lsls	r2, r2, #4
 8004f9e:	4413      	add	r3, r2
 8004fa0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004faa:	3b01      	subs	r3, #1
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d010      	beq.n	8004fd2 <adachi_map+0x70a>
					|| (step_map[x_adachi][y_adachi + 1] == step - 2))
 8004fb0:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004fba:	3301      	adds	r3, #1
 8004fbc:	4972      	ldr	r1, [pc, #456]	; (8005188 <adachi_map+0x8c0>)
 8004fbe:	0112      	lsls	r2, r2, #4
 8004fc0:	4413      	add	r3, r2
 8004fc2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8004fcc:	3b02      	subs	r3, #2
 8004fce:	429a      	cmp	r2, r3
 8004fd0:	d123      	bne.n	800501a <adachi_map+0x752>
					&& (y_adachi + 1) < 16
 8004fd2:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	2b0f      	cmp	r3, #15
 8004fda:	dc1e      	bgt.n	800501a <adachi_map+0x752>
					&& getWall(x_adachi, y_adachi, North, &walldata) == 0) {
 8004fdc:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8004fec:	2200      	movs	r2, #0
 8004fee:	f005 fde9 	bl	800abc4 <getWall>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d110      	bne.n	800501a <adachi_map+0x752>
				step_map[x_adachi][y_adachi - 1] = step + 1;
 8004ff8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8004ffc:	461c      	mov	r4, r3
 8004ffe:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005002:	3b01      	subs	r3, #1
 8005004:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8005008:	3201      	adds	r2, #1
 800500a:	b290      	uxth	r0, r2
 800500c:	495e      	ldr	r1, [pc, #376]	; (8005188 <adachi_map+0x8c0>)
 800500e:	0122      	lsls	r2, r4, #4
 8005010:	4413      	add	r3, r2
 8005012:	4602      	mov	r2, r0
 8005014:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8005018:	e00f      	b.n	800503a <adachi_map+0x772>
			} else {
				step_map[x_adachi][y_adachi - 1] = step + 1;
 800501a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800501e:	461c      	mov	r4, r3
 8005020:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005024:	3b01      	subs	r3, #1
 8005026:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 800502a:	3201      	adds	r2, #1
 800502c:	b290      	uxth	r0, r2
 800502e:	4956      	ldr	r1, [pc, #344]	; (8005188 <adachi_map+0x8c0>)
 8005030:	0122      	lsls	r2, r4, #4
 8005032:	4413      	add	r3, r2
 8005034:	4602      	mov	r2, r0
 8005036:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			}
			queue_push(&q, x_adachi, y_adachi - 1);
 800503a:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 800503e:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005042:	3b01      	subs	r3, #1
 8005044:	b2da      	uxtb	r2, r3
 8005046:	f107 0308 	add.w	r3, r7, #8
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff fc0c 	bl	8004868 <queue_push>
			flag = 10;
 8005050:	4b4e      	ldr	r3, [pc, #312]	; (800518c <adachi_map+0x8c4>)
 8005052:	220a      	movs	r2, #10
 8005054:	701a      	strb	r2, [r3, #0]
		}
		if ((getWall(x_adachi, y_adachi, East, &walldata) == 0)
 8005056:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800505a:	4618      	mov	r0, r3
 800505c:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005060:	4619      	mov	r1, r3
 8005062:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8005066:	2203      	movs	r2, #3
 8005068:	f005 fdac 	bl	800abc4 <getWall>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d177      	bne.n	8005162 <adachi_map+0x89a>
				&& (step_map[x_adachi + 1][y_adachi] > step + 1)
 8005072:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005076:	3301      	adds	r3, #1
 8005078:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800507c:	4611      	mov	r1, r2
 800507e:	4a42      	ldr	r2, [pc, #264]	; (8005188 <adachi_map+0x8c0>)
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	440b      	add	r3, r1
 8005084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005088:	461a      	mov	r2, r3
 800508a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800508e:	3301      	adds	r3, #1
 8005090:	429a      	cmp	r2, r3
 8005092:	dd66      	ble.n	8005162 <adachi_map+0x89a>
				&& ((x_adachi + 1) < 16)) {
 8005094:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005098:	3301      	adds	r3, #1
 800509a:	2b0f      	cmp	r3, #15
 800509c:	dc61      	bgt.n	8005162 <adachi_map+0x89a>
			if (((step_map[x_adachi - 1][y_adachi] == step - 1)
 800509e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80050a2:	3b01      	subs	r3, #1
 80050a4:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80050a8:	4611      	mov	r1, r2
 80050aa:	4a37      	ldr	r2, [pc, #220]	; (8005188 <adachi_map+0x8c0>)
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	440b      	add	r3, r1
 80050b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050b4:	461a      	mov	r2, r3
 80050b6:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 80050ba:	3b01      	subs	r3, #1
 80050bc:	429a      	cmp	r2, r3
 80050be:	d010      	beq.n	80050e2 <adachi_map+0x81a>
					|| (step_map[x_adachi - 1][y_adachi] == step - 2))
 80050c0:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80050c4:	3b01      	subs	r3, #1
 80050c6:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80050ca:	4611      	mov	r1, r2
 80050cc:	4a2e      	ldr	r2, [pc, #184]	; (8005188 <adachi_map+0x8c0>)
 80050ce:	011b      	lsls	r3, r3, #4
 80050d0:	440b      	add	r3, r1
 80050d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050d6:	461a      	mov	r2, r3
 80050d8:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 80050dc:	3b02      	subs	r3, #2
 80050de:	429a      	cmp	r2, r3
 80050e0:	d122      	bne.n	8005128 <adachi_map+0x860>
					&& (x_adachi - 1) >= 0
 80050e2:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80050e6:	3b01      	subs	r3, #1
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	db1d      	blt.n	8005128 <adachi_map+0x860>
					&& getWall(x_adachi, y_adachi, West, &walldata) == 0) {
 80050ec:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80050f0:	4618      	mov	r0, r3
 80050f2:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80050f6:	4619      	mov	r1, r3
 80050f8:	f507 7309 	add.w	r3, r7, #548	; 0x224
 80050fc:	2201      	movs	r2, #1
 80050fe:	f005 fd61 	bl	800abc4 <getWall>
 8005102:	4603      	mov	r3, r0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10f      	bne.n	8005128 <adachi_map+0x860>
				step_map[x_adachi + 1][y_adachi] = step + 1;
 8005108:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800510c:	3301      	adds	r3, #1
 800510e:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005112:	4610      	mov	r0, r2
 8005114:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8005118:	3201      	adds	r2, #1
 800511a:	b291      	uxth	r1, r2
 800511c:	4a1a      	ldr	r2, [pc, #104]	; (8005188 <adachi_map+0x8c0>)
 800511e:	011b      	lsls	r3, r3, #4
 8005120:	4403      	add	r3, r0
 8005122:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8005126:	e00e      	b.n	8005146 <adachi_map+0x87e>
			} else {
				step_map[x_adachi + 1][y_adachi] = step + 1;
 8005128:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800512c:	3301      	adds	r3, #1
 800512e:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005132:	4610      	mov	r0, r2
 8005134:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8005138:	3201      	adds	r2, #1
 800513a:	b291      	uxth	r1, r2
 800513c:	4a12      	ldr	r2, [pc, #72]	; (8005188 <adachi_map+0x8c0>)
 800513e:	011b      	lsls	r3, r3, #4
 8005140:	4403      	add	r3, r0
 8005142:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
			queue_push(&q, x_adachi + 1, y_adachi);
 8005146:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800514a:	3301      	adds	r3, #1
 800514c:	b2d9      	uxtb	r1, r3
 800514e:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005152:	f107 0308 	add.w	r3, r7, #8
 8005156:	4618      	mov	r0, r3
 8005158:	f7ff fb86 	bl	8004868 <queue_push>
			flag = 10;
 800515c:	4b0b      	ldr	r3, [pc, #44]	; (800518c <adachi_map+0x8c4>)
 800515e:	220a      	movs	r2, #10
 8005160:	701a      	strb	r2, [r3, #0]
		}
//		//myprintf("fast	%d,%d,%d,%d\n", x_adachi, y_adachi, q.head, q.tail);
	} while (q.tail != q.head);
 8005162:	f107 0308 	add.w	r3, r7, #8
 8005166:	f8b3 2200 	ldrh.w	r2, [r3, #512]	; 0x200
 800516a:	f107 0308 	add.w	r3, r7, #8
 800516e:	f8b3 31fe 	ldrh.w	r3, [r3, #510]	; 0x1fe
 8005172:	429a      	cmp	r2, r3
 8005174:	f47f adbd 	bne.w	8004cf2 <adachi_map+0x42a>
}
 8005178:	bf00      	nop
 800517a:	f507 7705 	add.w	r7, r7, #532	; 0x214
 800517e:	46bd      	mov	sp, r7
 8005180:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005184:	b002      	add	sp, #8
 8005186:	4770      	bx	lr
 8005188:	20000a90 	.word	0x20000a90
 800518c:	2001934c 	.word	0x2001934c

08005190 <adachi_map_straight>:

void adachi_map_straight(uint8_t goal_x, uint8_t goal_y, uint8_t goal_scale,
		singlewalldata_t walldata) {
 8005190:	b082      	sub	sp, #8
 8005192:	b590      	push	{r4, r7, lr}
 8005194:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
 8005198:	af00      	add	r7, sp, #0
 800519a:	4604      	mov	r4, r0
 800519c:	4608      	mov	r0, r1
 800519e:	4611      	mov	r1, r2
 80051a0:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
 80051a4:	1dfb      	adds	r3, r7, #7
 80051a6:	4622      	mov	r2, r4
 80051a8:	701a      	strb	r2, [r3, #0]
 80051aa:	1dbb      	adds	r3, r7, #6
 80051ac:	4602      	mov	r2, r0
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	1d7b      	adds	r3, r7, #5
 80051b2:	460a      	mov	r2, r1
 80051b4:	701a      	strb	r2, [r3, #0]
	uint16_t step;
	queue_t q;
//	uint8_t test = 0;

//	moter_flag = 1;
	q.head = 0;
 80051b6:	f107 0308 	add.w	r3, r7, #8
 80051ba:	2200      	movs	r2, #0
 80051bc:	f8a3 21fe 	strh.w	r2, [r3, #510]	; 0x1fe
	q.tail = 0;
 80051c0:	f107 0308 	add.w	r3, r7, #8
 80051c4:	2200      	movs	r2, #0
 80051c6:	f8a3 2200 	strh.w	r2, [r3, #512]	; 0x200

	for (x_adachi = 0; x_adachi < 16; x_adachi++) {
 80051ca:	2300      	movs	r3, #0
 80051cc:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
 80051d0:	e01f      	b.n	8005212 <adachi_map_straight+0x82>
		for (y_adachi = 0; y_adachi < 16; y_adachi++) {
 80051d2:	2300      	movs	r3, #0
 80051d4:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
 80051d8:	e011      	b.n	80051fe <adachi_map_straight+0x6e>
			step_map[x_adachi][y_adachi] = 999;
 80051da:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80051de:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80051e2:	4611      	mov	r1, r2
 80051e4:	4aa4      	ldr	r2, [pc, #656]	; (8005478 <adachi_map_straight+0x2e8>)
 80051e6:	011b      	lsls	r3, r3, #4
 80051e8:	440b      	add	r3, r1
 80051ea:	f240 31e7 	movw	r1, #999	; 0x3e7
 80051ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (y_adachi = 0; y_adachi < 16; y_adachi++) {
 80051f2:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80051f6:	3301      	adds	r3, #1
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
 80051fe:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005202:	2b0f      	cmp	r3, #15
 8005204:	d9e9      	bls.n	80051da <adachi_map_straight+0x4a>
	for (x_adachi = 0; x_adachi < 16; x_adachi++) {
 8005206:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800520a:	3301      	adds	r3, #1
 800520c:	b2db      	uxtb	r3, r3
 800520e:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
 8005212:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005216:	2b0f      	cmp	r3, #15
 8005218:	d9db      	bls.n	80051d2 <adachi_map_straight+0x42>
		}
	}

	if (goal_scale == 1) {
 800521a:	1d7b      	adds	r3, r7, #5
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d11e      	bne.n	8005260 <adachi_map_straight+0xd0>
		step_map[goal_x][goal_y] = 0;
 8005222:	1dfb      	adds	r3, r7, #7
 8005224:	781a      	ldrb	r2, [r3, #0]
 8005226:	1dbb      	adds	r3, r7, #6
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	4993      	ldr	r1, [pc, #588]	; (8005478 <adachi_map_straight+0x2e8>)
 800522c:	0112      	lsls	r2, r2, #4
 800522e:	4413      	add	r3, r2
 8005230:	2200      	movs	r2, #0
 8005232:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 8005236:	1dfb      	adds	r3, r7, #7
 8005238:	781b      	ldrb	r3, [r3, #0]
 800523a:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 800523e:	1dbb      	adds	r3, r7, #6
 8005240:	781b      	ldrb	r3, [r3, #0]
 8005242:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8005246:	2300      	movs	r3, #0
 8005248:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 800524c:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8005250:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005254:	f107 0308 	add.w	r3, r7, #8
 8005258:	4618      	mov	r0, r3
 800525a:	f7ff fb05 	bl	8004868 <queue_push>
 800525e:	e088      	b.n	8005372 <adachi_map_straight+0x1e2>
	} else if (goal_scale == 4) {
 8005260:	1d7b      	adds	r3, r7, #5
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b04      	cmp	r3, #4
 8005266:	f040 8084 	bne.w	8005372 <adachi_map_straight+0x1e2>
		step_map[goal_x][goal_y] = 0;
 800526a:	1dfb      	adds	r3, r7, #7
 800526c:	781a      	ldrb	r2, [r3, #0]
 800526e:	1dbb      	adds	r3, r7, #6
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	4981      	ldr	r1, [pc, #516]	; (8005478 <adachi_map_straight+0x2e8>)
 8005274:	0112      	lsls	r2, r2, #4
 8005276:	4413      	add	r3, r2
 8005278:	2200      	movs	r2, #0
 800527a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 800527e:	1dfb      	adds	r3, r7, #7
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 8005286:	1dbb      	adds	r3, r7, #6
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 800528e:	2300      	movs	r3, #0
 8005290:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8005294:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8005298:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800529c:	f107 0308 	add.w	r3, r7, #8
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7ff fae1 	bl	8004868 <queue_push>
		step_map[goal_x + 1][goal_y] = 0;
 80052a6:	1dfb      	adds	r3, r7, #7
 80052a8:	781b      	ldrb	r3, [r3, #0]
 80052aa:	1c5a      	adds	r2, r3, #1
 80052ac:	1dbb      	adds	r3, r7, #6
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	4971      	ldr	r1, [pc, #452]	; (8005478 <adachi_map_straight+0x2e8>)
 80052b2:	0112      	lsls	r2, r2, #4
 80052b4:	4413      	add	r3, r2
 80052b6:	2200      	movs	r2, #0
 80052b8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x + 1;
 80052bc:	1dfb      	adds	r3, r7, #7
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	3301      	adds	r3, #1
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y;
 80052c8:	1dbb      	adds	r3, r7, #6
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 80052d0:	2300      	movs	r3, #0
 80052d2:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 80052d6:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 80052da:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80052de:	f107 0308 	add.w	r3, r7, #8
 80052e2:	4618      	mov	r0, r3
 80052e4:	f7ff fac0 	bl	8004868 <queue_push>
		step_map[goal_x][goal_y + 1] = 0;
 80052e8:	1dfb      	adds	r3, r7, #7
 80052ea:	781a      	ldrb	r2, [r3, #0]
 80052ec:	1dbb      	adds	r3, r7, #6
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	3301      	adds	r3, #1
 80052f2:	4961      	ldr	r1, [pc, #388]	; (8005478 <adachi_map_straight+0x2e8>)
 80052f4:	0112      	lsls	r2, r2, #4
 80052f6:	4413      	add	r3, r2
 80052f8:	2200      	movs	r2, #0
 80052fa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x;
 80052fe:	1dfb      	adds	r3, r7, #7
 8005300:	781b      	ldrb	r3, [r3, #0]
 8005302:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y + 1;
 8005306:	1dbb      	adds	r3, r7, #6
 8005308:	781b      	ldrb	r3, [r3, #0]
 800530a:	3301      	adds	r3, #1
 800530c:	b2db      	uxtb	r3, r3
 800530e:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 8005312:	2300      	movs	r3, #0
 8005314:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8005318:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 800531c:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005320:	f107 0308 	add.w	r3, r7, #8
 8005324:	4618      	mov	r0, r3
 8005326:	f7ff fa9f 	bl	8004868 <queue_push>
		step_map[goal_x + 1][goal_y + 1] = 0;
 800532a:	1dfb      	adds	r3, r7, #7
 800532c:	781b      	ldrb	r3, [r3, #0]
 800532e:	1c5a      	adds	r2, r3, #1
 8005330:	1dbb      	adds	r3, r7, #6
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	3301      	adds	r3, #1
 8005336:	4950      	ldr	r1, [pc, #320]	; (8005478 <adachi_map_straight+0x2e8>)
 8005338:	0112      	lsls	r2, r2, #4
 800533a:	4413      	add	r3, r2
 800533c:	2200      	movs	r2, #0
 800533e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		x_adachi = goal_x + 1;
 8005342:	1dfb      	adds	r3, r7, #7
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	3301      	adds	r3, #1
 8005348:	b2db      	uxtb	r3, r3
 800534a:	f887 320d 	strb.w	r3, [r7, #525]	; 0x20d
		y_adachi = goal_y + 1;
 800534e:	1dbb      	adds	r3, r7, #6
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	3301      	adds	r3, #1
 8005354:	b2db      	uxtb	r3, r3
 8005356:	f887 320c 	strb.w	r3, [r7, #524]	; 0x20c
		step = 0;
 800535a:	2300      	movs	r3, #0
 800535c:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e
		queue_push(&q, x_adachi, y_adachi);
 8005360:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 8005364:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005368:	f107 0308 	add.w	r3, r7, #8
 800536c:	4618      	mov	r0, r3
 800536e:	f7ff fa7b 	bl	8004868 <queue_push>
	}
	do {
		flag = 0;
 8005372:	4b42      	ldr	r3, [pc, #264]	; (800547c <adachi_map_straight+0x2ec>)
 8005374:	2200      	movs	r2, #0
 8005376:	701a      	strb	r2, [r3, #0]
		queue_pop(&q, &x_adachi, &y_adachi);
 8005378:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 800537c:	f207 210d 	addw	r1, r7, #525	; 0x20d
 8005380:	f107 0308 	add.w	r3, r7, #8
 8005384:	4618      	mov	r0, r3
 8005386:	f7ff fa3d 	bl	8004804 <queue_pop>
//		while (step + 3 < step_map[x_adachi][y_adachi]) {
//			queue_push(&q, x_adachi, y_adachi);
//			queue_pop(&q, &x_adachi, &y_adachi);
//		}

		step = step_map[x_adachi][y_adachi];
 800538a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800538e:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005392:	4611      	mov	r1, r2
 8005394:	4a38      	ldr	r2, [pc, #224]	; (8005478 <adachi_map_straight+0x2e8>)
 8005396:	011b      	lsls	r3, r3, #4
 8005398:	440b      	add	r3, r1
 800539a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800539e:	f8a7 320e 	strh.w	r3, [r7, #526]	; 0x20e

//////

		if ((getWall(x_adachi, y_adachi, North, &walldata) == 0)
 80053a2:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80053a6:	4618      	mov	r0, r3
 80053a8:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80053ac:	4619      	mov	r1, r3
 80053ae:	f507 7309 	add.w	r3, r7, #548	; 0x224
 80053b2:	2200      	movs	r2, #0
 80053b4:	f005 fc06 	bl	800abc4 <getWall>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d17e      	bne.n	80054bc <adachi_map_straight+0x32c>
				&& (step_map[x_adachi][y_adachi + 1] > step + 1)
 80053be:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80053c2:	461a      	mov	r2, r3
 80053c4:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80053c8:	3301      	adds	r3, #1
 80053ca:	492b      	ldr	r1, [pc, #172]	; (8005478 <adachi_map_straight+0x2e8>)
 80053cc:	0112      	lsls	r2, r2, #4
 80053ce:	4413      	add	r3, r2
 80053d0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80053d4:	461a      	mov	r2, r3
 80053d6:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 80053da:	3301      	adds	r3, #1
 80053dc:	429a      	cmp	r2, r3
 80053de:	dd6d      	ble.n	80054bc <adachi_map_straight+0x32c>
				&& ((y_adachi + 1) < 16)) {
 80053e0:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80053e4:	3301      	adds	r3, #1
 80053e6:	2b0f      	cmp	r3, #15
 80053e8:	dc68      	bgt.n	80054bc <adachi_map_straight+0x32c>
			if (((step_map[x_adachi][y_adachi - 1] == step - 1)
 80053ea:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80053ee:	461a      	mov	r2, r3
 80053f0:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80053f4:	3b01      	subs	r3, #1
 80053f6:	4920      	ldr	r1, [pc, #128]	; (8005478 <adachi_map_straight+0x2e8>)
 80053f8:	0112      	lsls	r2, r2, #4
 80053fa:	4413      	add	r3, r2
 80053fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005400:	461a      	mov	r2, r3
 8005402:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005406:	3b01      	subs	r3, #1
 8005408:	429a      	cmp	r2, r3
 800540a:	d010      	beq.n	800542e <adachi_map_straight+0x29e>
					|| (step_map[x_adachi][y_adachi - 1] == step - 2))
 800540c:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005410:	461a      	mov	r2, r3
 8005412:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005416:	3b01      	subs	r3, #1
 8005418:	4917      	ldr	r1, [pc, #92]	; (8005478 <adachi_map_straight+0x2e8>)
 800541a:	0112      	lsls	r2, r2, #4
 800541c:	4413      	add	r3, r2
 800541e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005422:	461a      	mov	r2, r3
 8005424:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005428:	3b02      	subs	r3, #2
 800542a:	429a      	cmp	r2, r3
 800542c:	d128      	bne.n	8005480 <adachi_map_straight+0x2f0>
					&& (y_adachi - 1) >= 0
 800542e:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005432:	3b01      	subs	r3, #1
 8005434:	2b00      	cmp	r3, #0
 8005436:	db23      	blt.n	8005480 <adachi_map_straight+0x2f0>
					&& getWall(x_adachi, y_adachi, South, &walldata) == 0) {
 8005438:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800543c:	4618      	mov	r0, r3
 800543e:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005442:	4619      	mov	r1, r3
 8005444:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8005448:	2202      	movs	r2, #2
 800544a:	f005 fbbb 	bl	800abc4 <getWall>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d115      	bne.n	8005480 <adachi_map_straight+0x2f0>
				step_map[x_adachi][y_adachi + 1] = step + 1;
 8005454:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005458:	461c      	mov	r4, r3
 800545a:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800545e:	3301      	adds	r3, #1
 8005460:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8005464:	3201      	adds	r2, #1
 8005466:	b290      	uxth	r0, r2
 8005468:	4903      	ldr	r1, [pc, #12]	; (8005478 <adachi_map_straight+0x2e8>)
 800546a:	0122      	lsls	r2, r4, #4
 800546c:	4413      	add	r3, r2
 800546e:	4602      	mov	r2, r0
 8005470:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8005474:	e014      	b.n	80054a0 <adachi_map_straight+0x310>
 8005476:	bf00      	nop
 8005478:	20000a90 	.word	0x20000a90
 800547c:	2001934c 	.word	0x2001934c
			} else {
				step_map[x_adachi][y_adachi + 1] = step + 2;
 8005480:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005484:	461c      	mov	r4, r3
 8005486:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800548a:	3301      	adds	r3, #1
 800548c:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 8005490:	3202      	adds	r2, #2
 8005492:	b290      	uxth	r0, r2
 8005494:	49dd      	ldr	r1, [pc, #884]	; (800580c <adachi_map_straight+0x67c>)
 8005496:	0122      	lsls	r2, r4, #4
 8005498:	4413      	add	r3, r2
 800549a:	4602      	mov	r2, r0
 800549c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			}
			queue_push(&q, x_adachi, y_adachi + 1);
 80054a0:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 80054a4:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80054a8:	3301      	adds	r3, #1
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	f107 0308 	add.w	r3, r7, #8
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff f9d9 	bl	8004868 <queue_push>
			flag = 10;
 80054b6:	4bd6      	ldr	r3, [pc, #856]	; (8005810 <adachi_map_straight+0x680>)
 80054b8:	220a      	movs	r2, #10
 80054ba:	701a      	strb	r2, [r3, #0]
		}
		if ((getWall(x_adachi, y_adachi, West, &walldata) == 0)
 80054bc:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80054c0:	4618      	mov	r0, r3
 80054c2:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80054c6:	4619      	mov	r1, r3
 80054c8:	f507 7309 	add.w	r3, r7, #548	; 0x224
 80054cc:	2201      	movs	r2, #1
 80054ce:	f005 fb79 	bl	800abc4 <getWall>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d177      	bne.n	80055c8 <adachi_map_straight+0x438>
				&& (step_map[x_adachi - 1][y_adachi] > step + 1)
 80054d8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80054dc:	3b01      	subs	r3, #1
 80054de:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80054e2:	4611      	mov	r1, r2
 80054e4:	4ac9      	ldr	r2, [pc, #804]	; (800580c <adachi_map_straight+0x67c>)
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	440b      	add	r3, r1
 80054ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054ee:	461a      	mov	r2, r3
 80054f0:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 80054f4:	3301      	adds	r3, #1
 80054f6:	429a      	cmp	r2, r3
 80054f8:	dd66      	ble.n	80055c8 <adachi_map_straight+0x438>
				&& ((x_adachi - 1) >= 0)) {
 80054fa:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80054fe:	3b01      	subs	r3, #1
 8005500:	2b00      	cmp	r3, #0
 8005502:	db61      	blt.n	80055c8 <adachi_map_straight+0x438>
			if (((step_map[x_adachi + 1][y_adachi] == step - 1)
 8005504:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005508:	3301      	adds	r3, #1
 800550a:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800550e:	4611      	mov	r1, r2
 8005510:	4abe      	ldr	r2, [pc, #760]	; (800580c <adachi_map_straight+0x67c>)
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	440b      	add	r3, r1
 8005516:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800551a:	461a      	mov	r2, r3
 800551c:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005520:	3b01      	subs	r3, #1
 8005522:	429a      	cmp	r2, r3
 8005524:	d010      	beq.n	8005548 <adachi_map_straight+0x3b8>
					|| (step_map[x_adachi + 1][y_adachi] == step - 2))
 8005526:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800552a:	3301      	adds	r3, #1
 800552c:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005530:	4611      	mov	r1, r2
 8005532:	4ab6      	ldr	r2, [pc, #728]	; (800580c <adachi_map_straight+0x67c>)
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	440b      	add	r3, r1
 8005538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800553c:	461a      	mov	r2, r3
 800553e:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005542:	3b02      	subs	r3, #2
 8005544:	429a      	cmp	r2, r3
 8005546:	d122      	bne.n	800558e <adachi_map_straight+0x3fe>
					&& (x_adachi + 1) < 16
 8005548:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800554c:	3301      	adds	r3, #1
 800554e:	2b0f      	cmp	r3, #15
 8005550:	dc1d      	bgt.n	800558e <adachi_map_straight+0x3fe>
					&& getWall(x_adachi, y_adachi, East, &walldata) == 0) {
 8005552:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005556:	4618      	mov	r0, r3
 8005558:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800555c:	4619      	mov	r1, r3
 800555e:	f507 7309 	add.w	r3, r7, #548	; 0x224
 8005562:	2203      	movs	r2, #3
 8005564:	f005 fb2e 	bl	800abc4 <getWall>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10f      	bne.n	800558e <adachi_map_straight+0x3fe>
				step_map[x_adachi - 1][y_adachi] = step + 1;
 800556e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005572:	3b01      	subs	r3, #1
 8005574:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005578:	4610      	mov	r0, r2
 800557a:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 800557e:	3201      	adds	r2, #1
 8005580:	b291      	uxth	r1, r2
 8005582:	4aa2      	ldr	r2, [pc, #648]	; (800580c <adachi_map_straight+0x67c>)
 8005584:	011b      	lsls	r3, r3, #4
 8005586:	4403      	add	r3, r0
 8005588:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800558c:	e00e      	b.n	80055ac <adachi_map_straight+0x41c>
			} else {
				step_map[x_adachi - 1][y_adachi] = step + 2;
 800558e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005592:	3b01      	subs	r3, #1
 8005594:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005598:	4610      	mov	r0, r2
 800559a:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 800559e:	3202      	adds	r2, #2
 80055a0:	b291      	uxth	r1, r2
 80055a2:	4a9a      	ldr	r2, [pc, #616]	; (800580c <adachi_map_straight+0x67c>)
 80055a4:	011b      	lsls	r3, r3, #4
 80055a6:	4403      	add	r3, r0
 80055a8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}

			queue_push(&q, x_adachi - 1, y_adachi);
 80055ac:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b2d9      	uxtb	r1, r3
 80055b4:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80055b8:	f107 0308 	add.w	r3, r7, #8
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff f953 	bl	8004868 <queue_push>
			flag = 10;
 80055c2:	4b93      	ldr	r3, [pc, #588]	; (8005810 <adachi_map_straight+0x680>)
 80055c4:	220a      	movs	r2, #10
 80055c6:	701a      	strb	r2, [r3, #0]
		}
		if ((getWall(x_adachi, y_adachi, South, &walldata) == 0)
 80055c8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80055cc:	4618      	mov	r0, r3
 80055ce:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80055d2:	4619      	mov	r1, r3
 80055d4:	f507 7309 	add.w	r3, r7, #548	; 0x224
 80055d8:	2202      	movs	r2, #2
 80055da:	f005 faf3 	bl	800abc4 <getWall>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d179      	bne.n	80056d8 <adachi_map_straight+0x548>
				&& (step_map[x_adachi][y_adachi - 1] > step + 1)
 80055e4:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80055e8:	461a      	mov	r2, r3
 80055ea:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80055ee:	3b01      	subs	r3, #1
 80055f0:	4986      	ldr	r1, [pc, #536]	; (800580c <adachi_map_straight+0x67c>)
 80055f2:	0112      	lsls	r2, r2, #4
 80055f4:	4413      	add	r3, r2
 80055f6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80055fa:	461a      	mov	r2, r3
 80055fc:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005600:	3301      	adds	r3, #1
 8005602:	429a      	cmp	r2, r3
 8005604:	dd68      	ble.n	80056d8 <adachi_map_straight+0x548>
				&& ((y_adachi - 1) >= 0)) {
 8005606:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800560a:	3b01      	subs	r3, #1
 800560c:	2b00      	cmp	r3, #0
 800560e:	db63      	blt.n	80056d8 <adachi_map_straight+0x548>
			if (((step_map[x_adachi][y_adachi + 1] == step - 1)
 8005610:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005614:	461a      	mov	r2, r3
 8005616:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800561a:	3301      	adds	r3, #1
 800561c:	497b      	ldr	r1, [pc, #492]	; (800580c <adachi_map_straight+0x67c>)
 800561e:	0112      	lsls	r2, r2, #4
 8005620:	4413      	add	r3, r2
 8005622:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005626:	461a      	mov	r2, r3
 8005628:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800562c:	3b01      	subs	r3, #1
 800562e:	429a      	cmp	r2, r3
 8005630:	d010      	beq.n	8005654 <adachi_map_straight+0x4c4>
					|| (step_map[x_adachi][y_adachi + 1] == step - 2))
 8005632:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005636:	461a      	mov	r2, r3
 8005638:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 800563c:	3301      	adds	r3, #1
 800563e:	4973      	ldr	r1, [pc, #460]	; (800580c <adachi_map_straight+0x67c>)
 8005640:	0112      	lsls	r2, r2, #4
 8005642:	4413      	add	r3, r2
 8005644:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005648:	461a      	mov	r2, r3
 800564a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800564e:	3b02      	subs	r3, #2
 8005650:	429a      	cmp	r2, r3
 8005652:	d123      	bne.n	800569c <adachi_map_straight+0x50c>
					&& (y_adachi + 1) < 16
 8005654:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005658:	3301      	adds	r3, #1
 800565a:	2b0f      	cmp	r3, #15
 800565c:	dc1e      	bgt.n	800569c <adachi_map_straight+0x50c>
					&& getWall(x_adachi, y_adachi, North, &walldata) == 0) {
 800565e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005662:	4618      	mov	r0, r3
 8005664:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005668:	4619      	mov	r1, r3
 800566a:	f507 7309 	add.w	r3, r7, #548	; 0x224
 800566e:	2200      	movs	r2, #0
 8005670:	f005 faa8 	bl	800abc4 <getWall>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d110      	bne.n	800569c <adachi_map_straight+0x50c>
				step_map[x_adachi][y_adachi - 1] = step + 1;
 800567a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800567e:	461c      	mov	r4, r3
 8005680:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005684:	3b01      	subs	r3, #1
 8005686:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 800568a:	3201      	adds	r2, #1
 800568c:	b290      	uxth	r0, r2
 800568e:	495f      	ldr	r1, [pc, #380]	; (800580c <adachi_map_straight+0x67c>)
 8005690:	0122      	lsls	r2, r4, #4
 8005692:	4413      	add	r3, r2
 8005694:	4602      	mov	r2, r0
 8005696:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 800569a:	e00f      	b.n	80056bc <adachi_map_straight+0x52c>
			} else {
				step_map[x_adachi][y_adachi - 1] = step + 2;
 800569c:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80056a0:	461c      	mov	r4, r3
 80056a2:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80056a6:	3b01      	subs	r3, #1
 80056a8:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 80056ac:	3202      	adds	r2, #2
 80056ae:	b290      	uxth	r0, r2
 80056b0:	4956      	ldr	r1, [pc, #344]	; (800580c <adachi_map_straight+0x67c>)
 80056b2:	0122      	lsls	r2, r4, #4
 80056b4:	4413      	add	r3, r2
 80056b6:	4602      	mov	r2, r0
 80056b8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			}
			queue_push(&q, x_adachi, y_adachi - 1);
 80056bc:	f897 120d 	ldrb.w	r1, [r7, #525]	; 0x20d
 80056c0:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80056c4:	3b01      	subs	r3, #1
 80056c6:	b2da      	uxtb	r2, r3
 80056c8:	f107 0308 	add.w	r3, r7, #8
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff f8cb 	bl	8004868 <queue_push>
			flag = 10;
 80056d2:	4b4f      	ldr	r3, [pc, #316]	; (8005810 <adachi_map_straight+0x680>)
 80056d4:	220a      	movs	r2, #10
 80056d6:	701a      	strb	r2, [r3, #0]
		}
		if ((getWall(x_adachi, y_adachi, East, &walldata) == 0)
 80056d8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80056dc:	4618      	mov	r0, r3
 80056de:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 80056e2:	4619      	mov	r1, r3
 80056e4:	f507 7309 	add.w	r3, r7, #548	; 0x224
 80056e8:	2203      	movs	r2, #3
 80056ea:	f005 fa6b 	bl	800abc4 <getWall>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d177      	bne.n	80057e4 <adachi_map_straight+0x654>
				&& (step_map[x_adachi + 1][y_adachi] > step + 1)
 80056f4:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80056f8:	3301      	adds	r3, #1
 80056fa:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80056fe:	4611      	mov	r1, r2
 8005700:	4a42      	ldr	r2, [pc, #264]	; (800580c <adachi_map_straight+0x67c>)
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	440b      	add	r3, r1
 8005706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800570a:	461a      	mov	r2, r3
 800570c:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 8005710:	3301      	adds	r3, #1
 8005712:	429a      	cmp	r2, r3
 8005714:	dd66      	ble.n	80057e4 <adachi_map_straight+0x654>
				&& ((x_adachi + 1) < 16)) {
 8005716:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800571a:	3301      	adds	r3, #1
 800571c:	2b0f      	cmp	r3, #15
 800571e:	dc61      	bgt.n	80057e4 <adachi_map_straight+0x654>
			if (((step_map[x_adachi - 1][y_adachi] == step - 1)
 8005720:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005724:	3b01      	subs	r3, #1
 8005726:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800572a:	4611      	mov	r1, r2
 800572c:	4a37      	ldr	r2, [pc, #220]	; (800580c <adachi_map_straight+0x67c>)
 800572e:	011b      	lsls	r3, r3, #4
 8005730:	440b      	add	r3, r1
 8005732:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005736:	461a      	mov	r2, r3
 8005738:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800573c:	3b01      	subs	r3, #1
 800573e:	429a      	cmp	r2, r3
 8005740:	d010      	beq.n	8005764 <adachi_map_straight+0x5d4>
					|| (step_map[x_adachi - 1][y_adachi] == step - 2))
 8005742:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005746:	3b01      	subs	r3, #1
 8005748:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 800574c:	4611      	mov	r1, r2
 800574e:	4a2f      	ldr	r2, [pc, #188]	; (800580c <adachi_map_straight+0x67c>)
 8005750:	011b      	lsls	r3, r3, #4
 8005752:	440b      	add	r3, r1
 8005754:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005758:	461a      	mov	r2, r3
 800575a:	f8b7 320e 	ldrh.w	r3, [r7, #526]	; 0x20e
 800575e:	3b02      	subs	r3, #2
 8005760:	429a      	cmp	r2, r3
 8005762:	d122      	bne.n	80057aa <adachi_map_straight+0x61a>
					&& (x_adachi - 1) >= 0
 8005764:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005768:	3b01      	subs	r3, #1
 800576a:	2b00      	cmp	r3, #0
 800576c:	db1d      	blt.n	80057aa <adachi_map_straight+0x61a>
					&& getWall(x_adachi, y_adachi, West, &walldata) == 0) {
 800576e:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 8005772:	4618      	mov	r0, r3
 8005774:	f897 320c 	ldrb.w	r3, [r7, #524]	; 0x20c
 8005778:	4619      	mov	r1, r3
 800577a:	f507 7309 	add.w	r3, r7, #548	; 0x224
 800577e:	2201      	movs	r2, #1
 8005780:	f005 fa20 	bl	800abc4 <getWall>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10f      	bne.n	80057aa <adachi_map_straight+0x61a>
				step_map[x_adachi + 1][y_adachi] = step + 1;
 800578a:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 800578e:	3301      	adds	r3, #1
 8005790:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 8005794:	4610      	mov	r0, r2
 8005796:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 800579a:	3201      	adds	r2, #1
 800579c:	b291      	uxth	r1, r2
 800579e:	4a1b      	ldr	r2, [pc, #108]	; (800580c <adachi_map_straight+0x67c>)
 80057a0:	011b      	lsls	r3, r3, #4
 80057a2:	4403      	add	r3, r0
 80057a4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80057a8:	e00e      	b.n	80057c8 <adachi_map_straight+0x638>
			} else {
				step_map[x_adachi + 1][y_adachi] = step + 2;
 80057aa:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80057ae:	3301      	adds	r3, #1
 80057b0:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80057b4:	4610      	mov	r0, r2
 80057b6:	f8b7 220e 	ldrh.w	r2, [r7, #526]	; 0x20e
 80057ba:	3202      	adds	r2, #2
 80057bc:	b291      	uxth	r1, r2
 80057be:	4a13      	ldr	r2, [pc, #76]	; (800580c <adachi_map_straight+0x67c>)
 80057c0:	011b      	lsls	r3, r3, #4
 80057c2:	4403      	add	r3, r0
 80057c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
			queue_push(&q, x_adachi + 1, y_adachi);
 80057c8:	f897 320d 	ldrb.w	r3, [r7, #525]	; 0x20d
 80057cc:	3301      	adds	r3, #1
 80057ce:	b2d9      	uxtb	r1, r3
 80057d0:	f897 220c 	ldrb.w	r2, [r7, #524]	; 0x20c
 80057d4:	f107 0308 	add.w	r3, r7, #8
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff f845 	bl	8004868 <queue_push>
			flag = 10;
 80057de:	4b0c      	ldr	r3, [pc, #48]	; (8005810 <adachi_map_straight+0x680>)
 80057e0:	220a      	movs	r2, #10
 80057e2:	701a      	strb	r2, [r3, #0]
		}
//		//myprintf("fast	%d,%d,%d,%d\n", x_adachi, y_adachi, q.head, q.tail);
	} while (q.tail != q.head);
 80057e4:	f107 0308 	add.w	r3, r7, #8
 80057e8:	f8b3 2200 	ldrh.w	r2, [r3, #512]	; 0x200
 80057ec:	f107 0308 	add.w	r3, r7, #8
 80057f0:	f8b3 31fe 	ldrh.w	r3, [r3, #510]	; 0x1fe
 80057f4:	429a      	cmp	r2, r3
 80057f6:	f47f adbc 	bne.w	8005372 <adachi_map_straight+0x1e2>
}
 80057fa:	bf00      	nop
 80057fc:	f507 7705 	add.w	r7, r7, #532	; 0x214
 8005800:	46bd      	mov	sp, r7
 8005802:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005806:	b002      	add	sp, #8
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	20000a90 	.word	0x20000a90
 8005810:	2001934c 	.word	0x2001934c

08005814 <adachi_search_run>:

void adachi_search_run(uint8_t goal_x, uint8_t goal_y, uint8_t goal_scale,
		float accel, float vel, uint8_t slalom_flag, uint8_t straight_flag) {
 8005814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005818:	b096      	sub	sp, #88	; 0x58
 800581a:	af10      	add	r7, sp, #64	; 0x40
 800581c:	4604      	mov	r4, r0
 800581e:	4608      	mov	r0, r1
 8005820:	4611      	mov	r1, r2
 8005822:	ed87 0a02 	vstr	s0, [r7, #8]
 8005826:	edc7 0a01 	vstr	s1, [r7, #4]
 800582a:	461a      	mov	r2, r3
 800582c:	4623      	mov	r3, r4
 800582e:	73fb      	strb	r3, [r7, #15]
 8005830:	4603      	mov	r3, r0
 8005832:	73bb      	strb	r3, [r7, #14]
 8005834:	460b      	mov	r3, r1
 8005836:	737b      	strb	r3, [r7, #13]
 8005838:	4613      	mov	r3, r2
 800583a:	733b      	strb	r3, [r7, #12]
	uint8_t flag; //flag 0:,1:2:U()3:4:U
	go_entrance(accel, vel);
 800583c:	edd7 0a01 	vldr	s1, [r7, #4]
 8005840:	ed97 0a02 	vldr	s0, [r7, #8]
 8005844:	f002 f80c 	bl	8007860 <go_entrance>
	coordinate();
 8005848:	f004 fabe 	bl	8009dc8 <coordinate>
	addWall();
 800584c:	f005 f88c 	bl	800a968 <addWall>
	moter_flag = 1;
 8005850:	4bb4      	ldr	r3, [pc, #720]	; (8005b24 <adachi_search_run+0x310>)
 8005852:	2201      	movs	r2, #1
 8005854:	701a      	strb	r2, [r3, #0]
	while (failsafe_flag == 0) {
 8005856:	e15a      	b.n	8005b0e <adachi_search_run+0x2fa>
		if (step_map[x.now][y.now] ==  0xffff) {
 8005858:	4bb3      	ldr	r3, [pc, #716]	; (8005b28 <adachi_search_run+0x314>)
 800585a:	781b      	ldrb	r3, [r3, #0]
 800585c:	4618      	mov	r0, r3
 800585e:	4bb3      	ldr	r3, [pc, #716]	; (8005b2c <adachi_search_run+0x318>)
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	4619      	mov	r1, r3
 8005864:	4ab2      	ldr	r2, [pc, #712]	; (8005b30 <adachi_search_run+0x31c>)
 8005866:	0103      	lsls	r3, r0, #4
 8005868:	440b      	add	r3, r1
 800586a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800586e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005872:	4293      	cmp	r3, r2
 8005874:	d109      	bne.n	800588a <adachi_search_run+0x76>
			stop90(accel, vel);
 8005876:	edd7 0a01 	vldr	s1, [r7, #4]
 800587a:	ed97 0a02 	vldr	s0, [r7, #8]
 800587e:	f002 fbb5 	bl	8007fec <stop90>
			failsafe_flag = 1;
 8005882:	4bac      	ldr	r3, [pc, #688]	; (8005b34 <adachi_search_run+0x320>)
 8005884:	2201      	movs	r2, #1
 8005886:	701a      	strb	r2, [r3, #0]
			break;
 8005888:	e146      	b.n	8005b18 <adachi_search_run+0x304>
		}
		if (straight_flag == 1) {
 800588a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800588e:	2b01      	cmp	r3, #1
 8005890:	d120      	bne.n	80058d4 <adachi_search_run+0xc0>
			adachi_map_straight(goal_x, goal_y, goal_scale, walldata.real);
 8005892:	4ba9      	ldr	r3, [pc, #676]	; (8005b38 <adachi_search_run+0x324>)
 8005894:	f897 900d 	ldrb.w	r9, [r7, #13]
 8005898:	f897 800e 	ldrb.w	r8, [r7, #14]
 800589c:	f897 e00f 	ldrb.w	lr, [r7, #15]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	f04f 0a00 	mov.w	sl, #0
 80058a6:	4692      	mov	sl, r2
 80058a8:	1d1c      	adds	r4, r3, #4
 80058aa:	466e      	mov	r6, sp
 80058ac:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 80058b0:	4635      	mov	r5, r6
 80058b2:	4623      	mov	r3, r4
 80058b4:	6818      	ldr	r0, [r3, #0]
 80058b6:	6859      	ldr	r1, [r3, #4]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058be:	3410      	adds	r4, #16
 80058c0:	3610      	adds	r6, #16
 80058c2:	4564      	cmp	r4, ip
 80058c4:	d1f4      	bne.n	80058b0 <adachi_search_run+0x9c>
 80058c6:	4653      	mov	r3, sl
 80058c8:	464a      	mov	r2, r9
 80058ca:	4641      	mov	r1, r8
 80058cc:	4670      	mov	r0, lr
 80058ce:	f7ff fc5f 	bl	8005190 <adachi_map_straight>
 80058d2:	e01f      	b.n	8005914 <adachi_search_run+0x100>
		} else {
			adachi_map(goal_x, goal_y, goal_scale, walldata.real);
 80058d4:	4b98      	ldr	r3, [pc, #608]	; (8005b38 <adachi_search_run+0x324>)
 80058d6:	f897 900d 	ldrb.w	r9, [r7, #13]
 80058da:	f897 800e 	ldrb.w	r8, [r7, #14]
 80058de:	f897 e00f 	ldrb.w	lr, [r7, #15]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	f04f 0a00 	mov.w	sl, #0
 80058e8:	4692      	mov	sl, r2
 80058ea:	1d1c      	adds	r4, r3, #4
 80058ec:	466e      	mov	r6, sp
 80058ee:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 80058f2:	4635      	mov	r5, r6
 80058f4:	4623      	mov	r3, r4
 80058f6:	6818      	ldr	r0, [r3, #0]
 80058f8:	6859      	ldr	r1, [r3, #4]
 80058fa:	689a      	ldr	r2, [r3, #8]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005900:	3410      	adds	r4, #16
 8005902:	3610      	adds	r6, #16
 8005904:	4564      	cmp	r4, ip
 8005906:	d1f4      	bne.n	80058f2 <adachi_search_run+0xde>
 8005908:	4653      	mov	r3, sl
 800590a:	464a      	mov	r2, r9
 800590c:	4641      	mov	r1, r8
 800590e:	4670      	mov	r0, lr
 8005910:	f7fe ffda 	bl	80048c8 <adachi_map>
		}

		if ((goal_scale == 1) && ((x.now == goal_x && y.now == goal_y))) {
 8005914:	7b7b      	ldrb	r3, [r7, #13]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d14b      	bne.n	80059b2 <adachi_search_run+0x19e>
 800591a:	4b83      	ldr	r3, [pc, #524]	; (8005b28 <adachi_search_run+0x314>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	7bfa      	ldrb	r2, [r7, #15]
 8005920:	429a      	cmp	r2, r3
 8005922:	d146      	bne.n	80059b2 <adachi_search_run+0x19e>
 8005924:	4b81      	ldr	r3, [pc, #516]	; (8005b2c <adachi_search_run+0x318>)
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	7bba      	ldrb	r2, [r7, #14]
 800592a:	429a      	cmp	r2, r3
 800592c:	d141      	bne.n	80059b2 <adachi_search_run+0x19e>
			if (getWall(goal_x, goal_y, direction, &walldata.real)) {
 800592e:	7bf8      	ldrb	r0, [r7, #15]
 8005930:	7bb9      	ldrb	r1, [r7, #14]
 8005932:	4b82      	ldr	r3, [pc, #520]	; (8005b3c <adachi_search_run+0x328>)
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	461a      	mov	r2, r3
 8005938:	4b7f      	ldr	r3, [pc, #508]	; (8005b38 <adachi_search_run+0x324>)
 800593a:	f005 f943 	bl	800abc4 <getWall>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d02f      	beq.n	80059a4 <adachi_search_run+0x190>
				set_straight(45.0, accel, vel, vel, 0.0);
 8005944:	ed9f 2a7e 	vldr	s4, [pc, #504]	; 8005b40 <adachi_search_run+0x32c>
 8005948:	edd7 1a01 	vldr	s3, [r7, #4]
 800594c:	ed97 1a01 	vldr	s2, [r7, #4]
 8005950:	edd7 0a02 	vldr	s1, [r7, #8]
 8005954:	ed9f 0a7b 	vldr	s0, [pc, #492]	; 8005b44 <adachi_search_run+0x330>
 8005958:	f003 f8d2 	bl	8008b00 <set_straight>
				wait_straight();
 800595c:	f003 f9c4 	bl	8008ce8 <wait_straight>
				HAL_Delay(50);
 8005960:	2032      	movs	r0, #50	; 0x32
 8005962:	f7fb fb8b 	bl	800107c <HAL_Delay>
				set_rotation(180.0, nomal_rotation.accel,
 8005966:	4b78      	ldr	r3, [pc, #480]	; (8005b48 <adachi_search_run+0x334>)
 8005968:	edd3 7a03 	vldr	s15, [r3, #12]
 800596c:	4b76      	ldr	r3, [pc, #472]	; (8005b48 <adachi_search_run+0x334>)
 800596e:	ed93 7a00 	vldr	s14, [r3]
 8005972:	eddf 1a73 	vldr	s3, [pc, #460]	; 8005b40 <adachi_search_run+0x32c>
 8005976:	eeb0 1a47 	vmov.f32	s2, s14
 800597a:	eef0 0a67 	vmov.f32	s1, s15
 800597e:	ed9f 0a73 	vldr	s0, [pc, #460]	; 8005b4c <adachi_search_run+0x338>
 8005982:	f003 f8f7 	bl	8008b74 <set_rotation>
						nomal_rotation.vel_search, 0.0);
				wait_rotation();
 8005986:	f003 f9ef 	bl	8008d68 <wait_rotation>
				HAL_Delay(50);
 800598a:	2032      	movs	r0, #50	; 0x32
 800598c:	f7fb fb76 	bl	800107c <HAL_Delay>
				back_100();
 8005990:	f002 f9a4 	bl	8007cdc <back_100>
				HAL_Delay(50);
 8005994:	2032      	movs	r0, #50	; 0x32
 8005996:	f7fb fb71 	bl	800107c <HAL_Delay>
				rotation_deviation.cumulative = 0.0;
 800599a:	4b6d      	ldr	r3, [pc, #436]	; (8005b50 <adachi_search_run+0x33c>)
 800599c:	f04f 0200 	mov.w	r2, #0
 80059a0:	605a      	str	r2, [r3, #4]
			} else {
				non_ketuate_goal(accel, vel);
			}
			break;
 80059a2:	e0b9      	b.n	8005b18 <adachi_search_run+0x304>
				non_ketuate_goal(accel, vel);
 80059a4:	edd7 0a01 	vldr	s1, [r7, #4]
 80059a8:	ed97 0a02 	vldr	s0, [r7, #8]
 80059ac:	f002 f9b6 	bl	8007d1c <non_ketuate_goal>
			break;
 80059b0:	e0b2      	b.n	8005b18 <adachi_search_run+0x304>
		}
		if ((goal_scale == 4)
 80059b2:	7b7b      	ldrb	r3, [r7, #13]
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d13e      	bne.n	8005a36 <adachi_search_run+0x222>
				&& ((x.now == goal_x && y.now == goal_y)
 80059b8:	4b5b      	ldr	r3, [pc, #364]	; (8005b28 <adachi_search_run+0x314>)
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	7bfa      	ldrb	r2, [r7, #15]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d104      	bne.n	80059cc <adachi_search_run+0x1b8>
 80059c2:	4b5a      	ldr	r3, [pc, #360]	; (8005b2c <adachi_search_run+0x318>)
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	7bba      	ldrb	r2, [r7, #14]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d025      	beq.n	8005a18 <adachi_search_run+0x204>
						|| (x.now == goal_x + 1 && y.now == goal_y)
 80059cc:	4b56      	ldr	r3, [pc, #344]	; (8005b28 <adachi_search_run+0x314>)
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	461a      	mov	r2, r3
 80059d2:	7bfb      	ldrb	r3, [r7, #15]
 80059d4:	3301      	adds	r3, #1
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d104      	bne.n	80059e4 <adachi_search_run+0x1d0>
 80059da:	4b54      	ldr	r3, [pc, #336]	; (8005b2c <adachi_search_run+0x318>)
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	7bba      	ldrb	r2, [r7, #14]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d019      	beq.n	8005a18 <adachi_search_run+0x204>
						|| (x.now == goal_x && y.now == goal_y + 1)
 80059e4:	4b50      	ldr	r3, [pc, #320]	; (8005b28 <adachi_search_run+0x314>)
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	7bfa      	ldrb	r2, [r7, #15]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d106      	bne.n	80059fc <adachi_search_run+0x1e8>
 80059ee:	4b4f      	ldr	r3, [pc, #316]	; (8005b2c <adachi_search_run+0x318>)
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	461a      	mov	r2, r3
 80059f4:	7bbb      	ldrb	r3, [r7, #14]
 80059f6:	3301      	adds	r3, #1
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d00d      	beq.n	8005a18 <adachi_search_run+0x204>
						|| (x.now == goal_x + 1 && y.now == goal_y + 1))) {
 80059fc:	4b4a      	ldr	r3, [pc, #296]	; (8005b28 <adachi_search_run+0x314>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	7bfb      	ldrb	r3, [r7, #15]
 8005a04:	3301      	adds	r3, #1
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d115      	bne.n	8005a36 <adachi_search_run+0x222>
 8005a0a:	4b48      	ldr	r3, [pc, #288]	; (8005b2c <adachi_search_run+0x318>)
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	7bbb      	ldrb	r3, [r7, #14]
 8005a12:	3301      	adds	r3, #1
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d10e      	bne.n	8005a36 <adachi_search_run+0x222>
			set_straight(135.0, accel, vel, vel, 0.0);
 8005a18:	ed9f 2a49 	vldr	s4, [pc, #292]	; 8005b40 <adachi_search_run+0x32c>
 8005a1c:	edd7 1a01 	vldr	s3, [r7, #4]
 8005a20:	ed97 1a01 	vldr	s2, [r7, #4]
 8005a24:	edd7 0a02 	vldr	s1, [r7, #8]
 8005a28:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8005b54 <adachi_search_run+0x340>
 8005a2c:	f003 f868 	bl	8008b00 <set_straight>
							wait_straight();
 8005a30:	f003 f95a 	bl	8008ce8 <wait_straight>
//				set_straight(-50.0, 500, 150, 0.0, 0.0);
//				wall_control_flag = 0;
//				wait_straight();
//				HAL_Delay(50);
//			}
			break;
 8005a34:	e070      	b.n	8005b18 <adachi_search_run+0x304>
		}
		flag = how_to_move(direction, (int8_t) x.now, (int8_t) y.now,
 8005a36:	4b41      	ldr	r3, [pc, #260]	; (8005b3c <adachi_search_run+0x328>)
 8005a38:	f893 e000 	ldrb.w	lr, [r3]
 8005a3c:	4b3a      	ldr	r3, [pc, #232]	; (8005b28 <adachi_search_run+0x314>)
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	fa4f f883 	sxtb.w	r8, r3
 8005a44:	4b39      	ldr	r3, [pc, #228]	; (8005b2c <adachi_search_run+0x318>)
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	fa4f f983 	sxtb.w	r9, r3
 8005a4c:	4b3a      	ldr	r3, [pc, #232]	; (8005b38 <adachi_search_run+0x324>)
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	f04f 0a00 	mov.w	sl, #0
 8005a54:	4692      	mov	sl, r2
 8005a56:	1d1c      	adds	r4, r3, #4
 8005a58:	466e      	mov	r6, sp
 8005a5a:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 8005a5e:	4635      	mov	r5, r6
 8005a60:	4623      	mov	r3, r4
 8005a62:	6818      	ldr	r0, [r3, #0]
 8005a64:	6859      	ldr	r1, [r3, #4]
 8005a66:	689a      	ldr	r2, [r3, #8]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a6c:	3410      	adds	r4, #16
 8005a6e:	3610      	adds	r6, #16
 8005a70:	4564      	cmp	r4, ip
 8005a72:	d1f4      	bne.n	8005a5e <adachi_search_run+0x24a>
 8005a74:	4653      	mov	r3, sl
 8005a76:	464a      	mov	r2, r9
 8005a78:	4641      	mov	r1, r8
 8005a7a:	4670      	mov	r0, lr
 8005a7c:	f000 f86c 	bl	8005b58 <how_to_move>
 8005a80:	4603      	mov	r3, r0
 8005a82:	75fb      	strb	r3, [r7, #23]
				walldata.real);
		if (flag == 0) {
 8005a84:	7dfb      	ldrb	r3, [r7, #23]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d105      	bne.n	8005a96 <adachi_search_run+0x282>
			pass_180(accel, vel);
 8005a8a:	edd7 0a01 	vldr	s1, [r7, #4]
 8005a8e:	ed97 0a02 	vldr	s0, [r7, #8]
 8005a92:	f001 ffe7 	bl	8007a64 <pass_180>
		}
		if (flag == 1) {
 8005a96:	7dfb      	ldrb	r3, [r7, #23]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d10f      	bne.n	8005abc <adachi_search_run+0x2a8>
			if (slalom_flag == 0) {
 8005a9c:	7b3b      	ldrb	r3, [r7, #12]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d106      	bne.n	8005ab0 <adachi_search_run+0x29c>
				turn_left(accel, vel);
 8005aa2:	edd7 0a01 	vldr	s1, [r7, #4]
 8005aa6:	ed97 0a02 	vldr	s0, [r7, #8]
 8005aaa:	f001 fefb 	bl	80078a4 <turn_left>
 8005aae:	e005      	b.n	8005abc <adachi_search_run+0x2a8>
			} else {
//				if (vel == 600.0) {
//					slalom_left90_600(accel, nomal_run.vel_search,
//							nomal_rotation.accel, nomal_rotation.vel_search);
//				} else {
				slalom_left90(accel, vel);
 8005ab0:	edd7 0a01 	vldr	s1, [r7, #4]
 8005ab4:	ed97 0a02 	vldr	s0, [r7, #8]
 8005ab8:	f002 f96a 	bl	8007d90 <slalom_left90>
//				}
			}
		}
		if (flag == 2) {
 8005abc:	7dfb      	ldrb	r3, [r7, #23]
 8005abe:	2b02      	cmp	r3, #2
 8005ac0:	d105      	bne.n	8005ace <adachi_search_run+0x2ba>
//			ketuate_right(accel, vel);
			ketuate(accel, vel);
 8005ac2:	edd7 0a01 	vldr	s1, [r7, #4]
 8005ac6:	ed97 0a02 	vldr	s0, [r7, #8]
 8005aca:	f002 f8a5 	bl	8007c18 <ketuate>
		}
		if (flag == 3) {
 8005ace:	7dfb      	ldrb	r3, [r7, #23]
 8005ad0:	2b03      	cmp	r3, #3
 8005ad2:	d10f      	bne.n	8005af4 <adachi_search_run+0x2e0>
			if (slalom_flag == 0) {
 8005ad4:	7b3b      	ldrb	r3, [r7, #12]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d106      	bne.n	8005ae8 <adachi_search_run+0x2d4>
				turn_right(accel, vel);
 8005ada:	edd7 0a01 	vldr	s1, [r7, #4]
 8005ade:	ed97 0a02 	vldr	s0, [r7, #8]
 8005ae2:	f001 ff4f 	bl	8007984 <turn_right>
 8005ae6:	e005      	b.n	8005af4 <adachi_search_run+0x2e0>
			} else {
//				if (vel == 600.0) {
//					slalom_right90_600(accel, nomal_run.vel_search,
//							nomal_rotation.accel, nomal_rotation.vel_search);
//				} else {
				slalom_right90(accel, vel);
 8005ae8:	edd7 0a01 	vldr	s1, [r7, #4]
 8005aec:	ed97 0a02 	vldr	s0, [r7, #8]
 8005af0:	f002 f9dc 	bl	8007eac <slalom_right90>
//				}
			}
		}

		if (flag == 4) {
 8005af4:	7dfb      	ldrb	r3, [r7, #23]
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	d105      	bne.n	8005b06 <adachi_search_run+0x2f2>
			turn_180(accel, vel);
 8005afa:	edd7 0a01 	vldr	s1, [r7, #4]
 8005afe:	ed97 0a02 	vldr	s0, [r7, #8]
 8005b02:	f001 ffcb 	bl	8007a9c <turn_180>
		}
		coordinate();
 8005b06:	f004 f95f 	bl	8009dc8 <coordinate>
		addWall();
 8005b0a:	f004 ff2d 	bl	800a968 <addWall>
	while (failsafe_flag == 0) {
 8005b0e:	4b09      	ldr	r3, [pc, #36]	; (8005b34 <adachi_search_run+0x320>)
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f43f aea0 	beq.w	8005858 <adachi_search_run+0x44>
	}
}
 8005b18:	bf00      	nop
 8005b1a:	3718      	adds	r7, #24
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b22:	bf00      	nop
 8005b24:	20000682 	.word	0x20000682
 8005b28:	20000a8c 	.word	0x20000a8c
 8005b2c:	200194e8 	.word	0x200194e8
 8005b30:	20000a90 	.word	0x20000a90
 8005b34:	20000674 	.word	0x20000674
 8005b38:	2000098c 	.word	0x2000098c
 8005b3c:	20000668 	.word	0x20000668
 8005b40:	00000000 	.word	0x00000000
 8005b44:	42340000 	.word	0x42340000
 8005b48:	20000050 	.word	0x20000050
 8005b4c:	43340000 	.word	0x43340000
 8005b50:	20019480 	.word	0x20019480
 8005b54:	43070000 	.word	0x43070000

08005b58 <how_to_move>:

uint8_t how_to_move(uint8_t direction, int8_t x, int8_t y, singlewalldata_t walldata) {
 8005b58:	b082      	sub	sp, #8
 8005b5a:	b590      	push	{r4, r7, lr}
 8005b5c:	b085      	sub	sp, #20
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	627b      	str	r3, [r7, #36]	; 0x24
 8005b62:	4603      	mov	r3, r0
 8005b64:	71fb      	strb	r3, [r7, #7]
 8005b66:	460b      	mov	r3, r1
 8005b68:	71bb      	strb	r3, [r7, #6]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	717b      	strb	r3, [r7, #5]
	uint8_t flag, i;
	int8_t a, b;
	uint16_t step;
	if (direction == North) {
 8005b6e:	79fb      	ldrb	r3, [r7, #7]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d106      	bne.n	8005b82 <how_to_move+0x2a>
		i = 0;
 8005b74:	2300      	movs	r3, #0
 8005b76:	73bb      	strb	r3, [r7, #14]
		a = 1;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	737b      	strb	r3, [r7, #13]
		b = 0;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	733b      	strb	r3, [r7, #12]
 8005b80:	e01c      	b.n	8005bbc <how_to_move+0x64>
	} else if (direction == West) {
 8005b82:	79fb      	ldrb	r3, [r7, #7]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d106      	bne.n	8005b96 <how_to_move+0x3e>
		i = 1;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	73bb      	strb	r3, [r7, #14]
		a = 0;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	737b      	strb	r3, [r7, #13]
		b = 1;
 8005b90:	2301      	movs	r3, #1
 8005b92:	733b      	strb	r3, [r7, #12]
 8005b94:	e012      	b.n	8005bbc <how_to_move+0x64>
	} else if (direction == South) {
 8005b96:	79fb      	ldrb	r3, [r7, #7]
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d106      	bne.n	8005baa <how_to_move+0x52>
		i = 2;
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	73bb      	strb	r3, [r7, #14]
		a = -1;
 8005ba0:	23ff      	movs	r3, #255	; 0xff
 8005ba2:	737b      	strb	r3, [r7, #13]
		b = 0;
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	733b      	strb	r3, [r7, #12]
 8005ba8:	e008      	b.n	8005bbc <how_to_move+0x64>
	} else if (direction == East) {
 8005baa:	79fb      	ldrb	r3, [r7, #7]
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	d105      	bne.n	8005bbc <how_to_move+0x64>
		i = 3;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	73bb      	strb	r3, [r7, #14]
		a = 0;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	737b      	strb	r3, [r7, #13]
		b = -1;
 8005bb8:	23ff      	movs	r3, #255	; 0xff
 8005bba:	733b      	strb	r3, [r7, #12]
	}
	if ((y - a >= 0) && (x + b < 16)) {
 8005bbc:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8005bc0:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	db53      	blt.n	8005c72 <how_to_move+0x11a>
 8005bca:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005bce:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	2b0f      	cmp	r3, #15
 8005bd6:	dc4c      	bgt.n	8005c72 <how_to_move+0x11a>
		if ((getWall(x, y, (North + i) % 4, &walldata) == 1)
 8005bd8:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8005bdc:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005be0:	7bbb      	ldrb	r3, [r7, #14]
 8005be2:	f003 0203 	and.w	r2, r3, #3
 8005be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005bea:	f004 ffeb 	bl	800abc4 <getWall>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d12c      	bne.n	8005c4e <how_to_move+0xf6>
				&& (getWall(x, y, (East + i) % 4, &walldata) == 1)
 8005bf4:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8005bf8:	f997 4005 	ldrsb.w	r4, [r7, #5]
 8005bfc:	7bbb      	ldrb	r3, [r7, #14]
 8005bfe:	3303      	adds	r3, #3
 8005c00:	4259      	negs	r1, r3
 8005c02:	f003 0203 	and.w	r2, r3, #3
 8005c06:	f001 0303 	and.w	r3, r1, #3
 8005c0a:	bf58      	it	pl
 8005c0c:	425a      	negpl	r2, r3
 8005c0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c12:	4621      	mov	r1, r4
 8005c14:	f004 ffd6 	bl	800abc4 <getWall>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d117      	bne.n	8005c4e <how_to_move+0xf6>
				&& (getWall(x, y, (West + i) % 4, &walldata) == 1)) {
 8005c1e:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8005c22:	f997 4005 	ldrsb.w	r4, [r7, #5]
 8005c26:	7bbb      	ldrb	r3, [r7, #14]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	4259      	negs	r1, r3
 8005c2c:	f003 0203 	and.w	r2, r3, #3
 8005c30:	f001 0303 	and.w	r3, r1, #3
 8005c34:	bf58      	it	pl
 8005c36:	425a      	negpl	r2, r3
 8005c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005c3c:	4621      	mov	r1, r4
 8005c3e:	f004 ffc1 	bl	800abc4 <getWall>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d102      	bne.n	8005c4e <how_to_move+0xf6>
			flag = 2;
 8005c48:	2302      	movs	r3, #2
 8005c4a:	73fb      	strb	r3, [r7, #15]
 8005c4c:	e001      	b.n	8005c52 <how_to_move+0xfa>
		} else {
			flag = 4;
 8005c4e:	2304      	movs	r3, #4
 8005c50:	73fb      	strb	r3, [r7, #15]
		}
		step = step_map[x + b][y - a];
 8005c52:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005c56:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005c5a:	441a      	add	r2, r3
 8005c5c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005c60:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005c64:	1acb      	subs	r3, r1, r3
 8005c66:	496e      	ldr	r1, [pc, #440]	; (8005e20 <how_to_move+0x2c8>)
 8005c68:	0112      	lsls	r2, r2, #4
 8005c6a:	4413      	add	r3, r2
 8005c6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005c70:	817b      	strh	r3, [r7, #10]
	}
	if ((x - a >= 0) && (y - b >= 0)
 8005c72:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005c76:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	db3f      	blt.n	8005d00 <how_to_move+0x1a8>
 8005c80:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8005c84:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005c88:	1ad3      	subs	r3, r2, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	db38      	blt.n	8005d00 <how_to_move+0x1a8>
			&& (getWall(x, y, (West + i) % 4, &walldata) == 0)) {
 8005c8e:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8005c92:	f997 4005 	ldrsb.w	r4, [r7, #5]
 8005c96:	7bbb      	ldrb	r3, [r7, #14]
 8005c98:	3301      	adds	r3, #1
 8005c9a:	4259      	negs	r1, r3
 8005c9c:	f003 0203 	and.w	r2, r3, #3
 8005ca0:	f001 0303 	and.w	r3, r1, #3
 8005ca4:	bf58      	it	pl
 8005ca6:	425a      	negpl	r2, r3
 8005ca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005cac:	4621      	mov	r1, r4
 8005cae:	f004 ff89 	bl	800abc4 <getWall>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d123      	bne.n	8005d00 <how_to_move+0x1a8>
		if (step_map[x - a][y - b] <= step) {
 8005cb8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005cbc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005cc0:	1ad2      	subs	r2, r2, r3
 8005cc2:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005cc6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005cca:	1acb      	subs	r3, r1, r3
 8005ccc:	4954      	ldr	r1, [pc, #336]	; (8005e20 <how_to_move+0x2c8>)
 8005cce:	0112      	lsls	r2, r2, #4
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005cd6:	897a      	ldrh	r2, [r7, #10]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d311      	bcc.n	8005d00 <how_to_move+0x1a8>
			flag = 1;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	73fb      	strb	r3, [r7, #15]
			step = step_map[x - a][y - b];
 8005ce0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005ce4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005ce8:	1ad2      	subs	r2, r2, r3
 8005cea:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005cee:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005cf2:	1acb      	subs	r3, r1, r3
 8005cf4:	494a      	ldr	r1, [pc, #296]	; (8005e20 <how_to_move+0x2c8>)
 8005cf6:	0112      	lsls	r2, r2, #4
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005cfe:	817b      	strh	r3, [r7, #10]
		}
	}
	if ((x + a <= 15) && (y + b <= 15)
 8005d00:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005d04:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005d08:	4413      	add	r3, r2
 8005d0a:	2b0f      	cmp	r3, #15
 8005d0c:	dc3f      	bgt.n	8005d8e <how_to_move+0x236>
 8005d0e:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8005d12:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005d16:	4413      	add	r3, r2
 8005d18:	2b0f      	cmp	r3, #15
 8005d1a:	dc38      	bgt.n	8005d8e <how_to_move+0x236>
			&& (getWall(x, y, (East + i) % 4, &walldata) == 0)) {
 8005d1c:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8005d20:	f997 4005 	ldrsb.w	r4, [r7, #5]
 8005d24:	7bbb      	ldrb	r3, [r7, #14]
 8005d26:	3303      	adds	r3, #3
 8005d28:	4259      	negs	r1, r3
 8005d2a:	f003 0203 	and.w	r2, r3, #3
 8005d2e:	f001 0303 	and.w	r3, r1, #3
 8005d32:	bf58      	it	pl
 8005d34:	425a      	negpl	r2, r3
 8005d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	f004 ff42 	bl	800abc4 <getWall>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d123      	bne.n	8005d8e <how_to_move+0x236>
		if (step_map[x + a][y + b] <= step) {
 8005d46:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005d4a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005d4e:	441a      	add	r2, r3
 8005d50:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005d54:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005d58:	440b      	add	r3, r1
 8005d5a:	4931      	ldr	r1, [pc, #196]	; (8005e20 <how_to_move+0x2c8>)
 8005d5c:	0112      	lsls	r2, r2, #4
 8005d5e:	4413      	add	r3, r2
 8005d60:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005d64:	897a      	ldrh	r2, [r7, #10]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d311      	bcc.n	8005d8e <how_to_move+0x236>
			flag = 3;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	73fb      	strb	r3, [r7, #15]
			step = step_map[x + a][y + b];
 8005d6e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005d72:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005d76:	441a      	add	r2, r3
 8005d78:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005d7c:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005d80:	440b      	add	r3, r1
 8005d82:	4927      	ldr	r1, [pc, #156]	; (8005e20 <how_to_move+0x2c8>)
 8005d84:	0112      	lsls	r2, r2, #4
 8005d86:	4413      	add	r3, r2
 8005d88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005d8c:	817b      	strh	r3, [r7, #10]
		}
	}
	if ((y + a <= 15) && (x - b >= 0)
 8005d8e:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8005d92:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005d96:	4413      	add	r3, r2
 8005d98:	2b0f      	cmp	r3, #15
 8005d9a:	dc38      	bgt.n	8005e0e <how_to_move+0x2b6>
 8005d9c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005da0:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	db31      	blt.n	8005e0e <how_to_move+0x2b6>
			&& (getWall(x, y, (North + i) % 4, &walldata) == 0)) {
 8005daa:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8005dae:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005db2:	7bbb      	ldrb	r3, [r7, #14]
 8005db4:	f003 0203 	and.w	r2, r3, #3
 8005db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005dbc:	f004 ff02 	bl	800abc4 <getWall>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d123      	bne.n	8005e0e <how_to_move+0x2b6>
		if (step_map[x - b][y + a] <= step) {
 8005dc6:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005dca:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005dce:	1ad2      	subs	r2, r2, r3
 8005dd0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005dd4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005dd8:	440b      	add	r3, r1
 8005dda:	4911      	ldr	r1, [pc, #68]	; (8005e20 <how_to_move+0x2c8>)
 8005ddc:	0112      	lsls	r2, r2, #4
 8005dde:	4413      	add	r3, r2
 8005de0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005de4:	897a      	ldrh	r2, [r7, #10]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d311      	bcc.n	8005e0e <how_to_move+0x2b6>
			flag = 0;
 8005dea:	2300      	movs	r3, #0
 8005dec:	73fb      	strb	r3, [r7, #15]
			step = step_map[x - b][y + a];
 8005dee:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005df2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8005df6:	1ad2      	subs	r2, r2, r3
 8005df8:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8005dfc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005e00:	440b      	add	r3, r1
 8005e02:	4907      	ldr	r1, [pc, #28]	; (8005e20 <how_to_move+0x2c8>)
 8005e04:	0112      	lsls	r2, r2, #4
 8005e06:	4413      	add	r3, r2
 8005e08:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005e0c:	817b      	strh	r3, [r7, #10]
		}
	}
	return flag;
 8005e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3714      	adds	r7, #20
 8005e14:	46bd      	mov	sp, r7
 8005e16:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005e1a:	b002      	add	sp, #8
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	20000a90 	.word	0x20000a90

08005e24 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8005e2a:	463b      	mov	r3, r7
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	601a      	str	r2, [r3, #0]
 8005e30:	605a      	str	r2, [r3, #4]
 8005e32:	609a      	str	r2, [r3, #8]
 8005e34:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8005e36:	4b57      	ldr	r3, [pc, #348]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e38:	4a57      	ldr	r2, [pc, #348]	; (8005f98 <MX_ADC1_Init+0x174>)
 8005e3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005e3c:	4b55      	ldr	r3, [pc, #340]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005e42:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005e44:	4b53      	ldr	r3, [pc, #332]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e46:	2200      	movs	r2, #0
 8005e48:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005e4a:	4b52      	ldr	r3, [pc, #328]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8005e50:	4b50      	ldr	r3, [pc, #320]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8005e56:	4b4f      	ldr	r3, [pc, #316]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e58:	2201      	movs	r2, #1
 8005e5a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8005e5e:	4b4d      	ldr	r3, [pc, #308]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e60:	2201      	movs	r2, #1
 8005e62:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005e64:	4b4b      	ldr	r3, [pc, #300]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005e6a:	4b4a      	ldr	r3, [pc, #296]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e6c:	4a4b      	ldr	r2, [pc, #300]	; (8005f9c <MX_ADC1_Init+0x178>)
 8005e6e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005e70:	4b48      	ldr	r3, [pc, #288]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e72:	2200      	movs	r2, #0
 8005e74:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 9;
 8005e76:	4b47      	ldr	r3, [pc, #284]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e78:	2209      	movs	r2, #9
 8005e7a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005e7c:	4b45      	ldr	r3, [pc, #276]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005e84:	4b43      	ldr	r3, [pc, #268]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e86:	2201      	movs	r2, #1
 8005e88:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005e8a:	4842      	ldr	r0, [pc, #264]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005e8c:	f7fb f918 	bl	80010c0 <HAL_ADC_Init>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d001      	beq.n	8005e9a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8005e96:	f001 f8f7 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ea6:	463b      	mov	r3, r7
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	483a      	ldr	r0, [pc, #232]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005eac:	f7fb fa34 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8005eb6:	f001 f8e7 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 2;
 8005eba:	2302      	movs	r3, #2
 8005ebc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ebe:	463b      	mov	r3, r7
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	4834      	ldr	r0, [pc, #208]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005ec4:	f7fb fa28 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8005ece:	f001 f8db 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005ed2:	2302      	movs	r3, #2
 8005ed4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005eda:	463b      	mov	r3, r7
 8005edc:	4619      	mov	r1, r3
 8005ede:	482d      	ldr	r0, [pc, #180]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005ee0:	f7fb fa1a 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8005eea:	f001 f8cd 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 4;
 8005eee:	2304      	movs	r3, #4
 8005ef0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005ef2:	463b      	mov	r3, r7
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	4827      	ldr	r0, [pc, #156]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005ef8:	f7fb fa0e 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8005f02:	f001 f8c1 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005f06:	2301      	movs	r3, #1
 8005f08:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8005f0a:	2305      	movs	r3, #5
 8005f0c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f0e:	463b      	mov	r3, r7
 8005f10:	4619      	mov	r1, r3
 8005f12:	4820      	ldr	r0, [pc, #128]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005f14:	f7fb fa00 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8005f1e:	f001 f8b3 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 6;
 8005f22:	2306      	movs	r3, #6
 8005f24:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f26:	463b      	mov	r3, r7
 8005f28:	4619      	mov	r1, r3
 8005f2a:	481a      	ldr	r0, [pc, #104]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005f2c:	f7fb f9f4 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8005f36:	f001 f8a7 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8005f3e:	2307      	movs	r3, #7
 8005f40:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f42:	463b      	mov	r3, r7
 8005f44:	4619      	mov	r1, r3
 8005f46:	4813      	ldr	r0, [pc, #76]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005f48:	f7fb f9e6 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d001      	beq.n	8005f56 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 8005f52:	f001 f899 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Rank = 8;
 8005f56:	2308      	movs	r3, #8
 8005f58:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f5a:	463b      	mov	r3, r7
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	480d      	ldr	r0, [pc, #52]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005f60:	f7fb f9da 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 8005f6a:	f001 f88d 	bl	8007088 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8005f6e:	2309      	movs	r3, #9
 8005f70:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8005f72:	2309      	movs	r3, #9
 8005f74:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f76:	463b      	mov	r3, r7
 8005f78:	4619      	mov	r1, r3
 8005f7a:	4806      	ldr	r0, [pc, #24]	; (8005f94 <MX_ADC1_Init+0x170>)
 8005f7c:	f7fb f9cc 	bl	8001318 <HAL_ADC_ConfigChannel>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d001      	beq.n	8005f8a <MX_ADC1_Init+0x166>
  {
    Error_Handler();
 8005f86:	f001 f87f 	bl	8007088 <Error_Handler>
  }

}
 8005f8a:	bf00      	nop
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	20000774 	.word	0x20000774
 8005f98:	40012000 	.word	0x40012000
 8005f9c:	0f000001 	.word	0x0f000001

08005fa0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b08a      	sub	sp, #40	; 0x28
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005fa8:	f107 0314 	add.w	r3, r7, #20
 8005fac:	2200      	movs	r2, #0
 8005fae:	601a      	str	r2, [r3, #0]
 8005fb0:	605a      	str	r2, [r3, #4]
 8005fb2:	609a      	str	r2, [r3, #8]
 8005fb4:	60da      	str	r2, [r3, #12]
 8005fb6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a3b      	ldr	r2, [pc, #236]	; (80060ac <HAL_ADC_MspInit+0x10c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d170      	bne.n	80060a4 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	613b      	str	r3, [r7, #16]
 8005fc6:	4b3a      	ldr	r3, [pc, #232]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8005fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fca:	4a39      	ldr	r2, [pc, #228]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8005fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8005fd2:	4b37      	ldr	r3, [pc, #220]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8005fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60fb      	str	r3, [r7, #12]
 8005fe2:	4b33      	ldr	r3, [pc, #204]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe6:	4a32      	ldr	r2, [pc, #200]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8005fe8:	f043 0301 	orr.w	r3, r3, #1
 8005fec:	6313      	str	r3, [r2, #48]	; 0x30
 8005fee:	4b30      	ldr	r3, [pc, #192]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8005ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	60fb      	str	r3, [r7, #12]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60bb      	str	r3, [r7, #8]
 8005ffe:	4b2c      	ldr	r3, [pc, #176]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8006000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006002:	4a2b      	ldr	r2, [pc, #172]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 8006004:	f043 0302 	orr.w	r3, r3, #2
 8006008:	6313      	str	r3, [r2, #48]	; 0x30
 800600a:	4b29      	ldr	r3, [pc, #164]	; (80060b0 <HAL_ADC_MspInit+0x110>)
 800600c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	60bb      	str	r3, [r7, #8]
 8006014:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = SEN_RF_Pin|SEN_R_Pin|SEN_L_Pin|SEN_LF_Pin;
 8006016:	230f      	movs	r3, #15
 8006018:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800601a:	2303      	movs	r3, #3
 800601c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800601e:	2300      	movs	r3, #0
 8006020:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006022:	f107 0314 	add.w	r3, r7, #20
 8006026:	4619      	mov	r1, r3
 8006028:	4822      	ldr	r0, [pc, #136]	; (80060b4 <HAL_ADC_MspInit+0x114>)
 800602a:	f7fc fb91 	bl	8002750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Battery_Pin;
 800602e:	2302      	movs	r3, #2
 8006030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006032:	2303      	movs	r3, #3
 8006034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006036:	2300      	movs	r3, #0
 8006038:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Battery_GPIO_Port, &GPIO_InitStruct);
 800603a:	f107 0314 	add.w	r3, r7, #20
 800603e:	4619      	mov	r1, r3
 8006040:	481d      	ldr	r0, [pc, #116]	; (80060b8 <HAL_ADC_MspInit+0x118>)
 8006042:	f7fc fb85 	bl	8002750 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006046:	4b1d      	ldr	r3, [pc, #116]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006048:	4a1d      	ldr	r2, [pc, #116]	; (80060c0 <HAL_ADC_MspInit+0x120>)
 800604a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800604c:	4b1b      	ldr	r3, [pc, #108]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 800604e:	2200      	movs	r2, #0
 8006050:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006052:	4b1a      	ldr	r3, [pc, #104]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006054:	2200      	movs	r2, #0
 8006056:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006058:	4b18      	ldr	r3, [pc, #96]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 800605a:	2200      	movs	r2, #0
 800605c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800605e:	4b17      	ldr	r3, [pc, #92]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006060:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006064:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006066:	4b15      	ldr	r3, [pc, #84]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006068:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800606c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800606e:	4b13      	ldr	r3, [pc, #76]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006070:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006074:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8006076:	4b11      	ldr	r3, [pc, #68]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006078:	2200      	movs	r2, #0
 800607a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800607c:	4b0f      	ldr	r3, [pc, #60]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 800607e:	2200      	movs	r2, #0
 8006080:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006082:	4b0e      	ldr	r3, [pc, #56]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 8006084:	2200      	movs	r2, #0
 8006086:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006088:	480c      	ldr	r0, [pc, #48]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 800608a:	f7fb fd07 	bl	8001a9c <HAL_DMA_Init>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d001      	beq.n	8006098 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 8006094:	f000 fff8 	bl	8007088 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a08      	ldr	r2, [pc, #32]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 800609c:	639a      	str	r2, [r3, #56]	; 0x38
 800609e:	4a07      	ldr	r2, [pc, #28]	; (80060bc <HAL_ADC_MspInit+0x11c>)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80060a4:	bf00      	nop
 80060a6:	3728      	adds	r7, #40	; 0x28
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}
 80060ac:	40012000 	.word	0x40012000
 80060b0:	40023800 	.word	0x40023800
 80060b4:	40020000 	.word	0x40020000
 80060b8:	40020400 	.word	0x40020400
 80060bc:	200007bc 	.word	0x200007bc
 80060c0:	40026410 	.word	0x40026410

080060c4 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
//	printf("%d\n", g_ADCBuffer[0]);
//	Batt = (float) g_ADCBuffer[0] / 4095 * 3.3 * 2;
//	printf("Batt=%.4f\n", Batt);
//	printf("\n");

}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr

080060d8 <calculation_counter>:
 */

#include "buzzer.h"
#include "variable.h"

uint16_t calculation_counter(uint16_t Hz) { //
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	4603      	mov	r3, r0
 80060e0:	80fb      	strh	r3, [r7, #6]
	uint16_t count; //
	if (Hz == 0) {
 80060e2:	88fb      	ldrh	r3, [r7, #6]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d102      	bne.n	80060ee <calculation_counter+0x16>
		count = 0;
 80060e8:	2300      	movs	r3, #0
 80060ea:	81fb      	strh	r3, [r7, #14]
 80060ec:	e006      	b.n	80060fc <calculation_counter+0x24>
	} else {
		count = (1000000 / Hz - 1);
 80060ee:	88fb      	ldrh	r3, [r7, #6]
 80060f0:	4a06      	ldr	r2, [pc, #24]	; (800610c <calculation_counter+0x34>)
 80060f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	3b01      	subs	r3, #1
 80060fa:	81fb      	strh	r3, [r7, #14]
	}
	return count;
 80060fc:	89fb      	ldrh	r3, [r7, #14]
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3714      	adds	r7, #20
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	000f4240 	.word	0x000f4240

08006110 <set_buzzer>:

void set_buzzer(uint8_t index, uint16_t Hz, uint16_t ms) {
 8006110:	b590      	push	{r4, r7, lr}
 8006112:	b083      	sub	sp, #12
 8006114:	af00      	add	r7, sp, #0
 8006116:	4603      	mov	r3, r0
 8006118:	71fb      	strb	r3, [r7, #7]
 800611a:	460b      	mov	r3, r1
 800611c:	80bb      	strh	r3, [r7, #4]
 800611e:	4613      	mov	r3, r2
 8006120:	807b      	strh	r3, [r7, #2]
	buzzer_index = 0;
 8006122:	4b10      	ldr	r3, [pc, #64]	; (8006164 <set_buzzer+0x54>)
 8006124:	2200      	movs	r2, #0
 8006126:	701a      	strb	r2, [r3, #0]
	buzzer_count = 0;
 8006128:	4b0f      	ldr	r3, [pc, #60]	; (8006168 <set_buzzer+0x58>)
 800612a:	2200      	movs	r2, #0
 800612c:	801a      	strh	r2, [r3, #0]
	buzzer[index].ms = ms;
 800612e:	79fb      	ldrb	r3, [r7, #7]
 8006130:	4a0e      	ldr	r2, [pc, #56]	; (800616c <set_buzzer+0x5c>)
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	4413      	add	r3, r2
 8006136:	887a      	ldrh	r2, [r7, #2]
 8006138:	805a      	strh	r2, [r3, #2]
	buzzer[index].autoreload = calculation_counter(Hz);
 800613a:	79fc      	ldrb	r4, [r7, #7]
 800613c:	88bb      	ldrh	r3, [r7, #4]
 800613e:	4618      	mov	r0, r3
 8006140:	f7ff ffca 	bl	80060d8 <calculation_counter>
 8006144:	4603      	mov	r3, r0
 8006146:	461a      	mov	r2, r3
 8006148:	4b08      	ldr	r3, [pc, #32]	; (800616c <set_buzzer+0x5c>)
 800614a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
	buzzer[index + 1].autoreload = 0xffff;
 800614e:	79fb      	ldrb	r3, [r7, #7]
 8006150:	3301      	adds	r3, #1
 8006152:	4a06      	ldr	r2, [pc, #24]	; (800616c <set_buzzer+0x5c>)
 8006154:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006158:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	bd90      	pop	{r4, r7, pc}
 8006164:	2000066a 	.word	0x2000066a
 8006168:	2000000e 	.word	0x2000000e
 800616c:	200193a4 	.word	0x200193a4

08006170 <set_buzzer_mode>:

void set_buzzer_mode(uint8_t mode) {
 8006170:	b580      	push	{r7, lr}
 8006172:	b082      	sub	sp, #8
 8006174:	af00      	add	r7, sp, #0
 8006176:	4603      	mov	r3, r0
 8006178:	71fb      	strb	r3, [r7, #7]
	buzzer_flag = 0;
 800617a:	4b30      	ldr	r3, [pc, #192]	; (800623c <set_buzzer_mode+0xcc>)
 800617c:	2200      	movs	r2, #0
 800617e:	701a      	strb	r2, [r3, #0]
	if (mode == 0) {
 8006180:	79fb      	ldrb	r3, [r7, #7]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d107      	bne.n	8006196 <set_buzzer_mode+0x26>
		set_buzzer(0, C_4, 600);
 8006186:	f44f 7216 	mov.w	r2, #600	; 0x258
 800618a:	f44f 7183 	mov.w	r1, #262	; 0x106
 800618e:	2000      	movs	r0, #0
 8006190:	f7ff ffbe 	bl	8006110 <set_buzzer>
 8006194:	e04b      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 1) {
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d107      	bne.n	80061ac <set_buzzer_mode+0x3c>
		set_buzzer(0, D_4, 600);
 800619c:	f44f 7216 	mov.w	r2, #600	; 0x258
 80061a0:	f44f 7193 	mov.w	r1, #294	; 0x126
 80061a4:	2000      	movs	r0, #0
 80061a6:	f7ff ffb3 	bl	8006110 <set_buzzer>
 80061aa:	e040      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 2) {
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d107      	bne.n	80061c2 <set_buzzer_mode+0x52>
		set_buzzer(0, E_4, 600);
 80061b2:	f44f 7216 	mov.w	r2, #600	; 0x258
 80061b6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80061ba:	2000      	movs	r0, #0
 80061bc:	f7ff ffa8 	bl	8006110 <set_buzzer>
 80061c0:	e035      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 3) {
 80061c2:	79fb      	ldrb	r3, [r7, #7]
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d107      	bne.n	80061d8 <set_buzzer_mode+0x68>
		set_buzzer(0, F_4, 600);
 80061c8:	f44f 7216 	mov.w	r2, #600	; 0x258
 80061cc:	f240 115d 	movw	r1, #349	; 0x15d
 80061d0:	2000      	movs	r0, #0
 80061d2:	f7ff ff9d 	bl	8006110 <set_buzzer>
 80061d6:	e02a      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 4) {
 80061d8:	79fb      	ldrb	r3, [r7, #7]
 80061da:	2b04      	cmp	r3, #4
 80061dc:	d107      	bne.n	80061ee <set_buzzer_mode+0x7e>
		set_buzzer(0, G_4, 600);
 80061de:	f44f 7216 	mov.w	r2, #600	; 0x258
 80061e2:	f44f 71c4 	mov.w	r1, #392	; 0x188
 80061e6:	2000      	movs	r0, #0
 80061e8:	f7ff ff92 	bl	8006110 <set_buzzer>
 80061ec:	e01f      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 5) {
 80061ee:	79fb      	ldrb	r3, [r7, #7]
 80061f0:	2b05      	cmp	r3, #5
 80061f2:	d107      	bne.n	8006204 <set_buzzer_mode+0x94>
		set_buzzer(0, A_4, 600);
 80061f4:	f44f 7216 	mov.w	r2, #600	; 0x258
 80061f8:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 80061fc:	2000      	movs	r0, #0
 80061fe:	f7ff ff87 	bl	8006110 <set_buzzer>
 8006202:	e014      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 6) {
 8006204:	79fb      	ldrb	r3, [r7, #7]
 8006206:	2b06      	cmp	r3, #6
 8006208:	d107      	bne.n	800621a <set_buzzer_mode+0xaa>
		set_buzzer(0, B_4, 600);
 800620a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800620e:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
 8006212:	2000      	movs	r0, #0
 8006214:	f7ff ff7c 	bl	8006110 <set_buzzer>
 8006218:	e009      	b.n	800622e <set_buzzer_mode+0xbe>
	} else if (mode == 7) {
 800621a:	79fb      	ldrb	r3, [r7, #7]
 800621c:	2b07      	cmp	r3, #7
 800621e:	d106      	bne.n	800622e <set_buzzer_mode+0xbe>
		set_buzzer(0, C_5, 600);
 8006220:	f44f 7216 	mov.w	r2, #600	; 0x258
 8006224:	f240 210b 	movw	r1, #523	; 0x20b
 8006228:	2000      	movs	r0, #0
 800622a:	f7ff ff71 	bl	8006110 <set_buzzer>
	}
	buzzer_flag = 1;
 800622e:	4b03      	ldr	r3, [pc, #12]	; (800623c <set_buzzer_mode+0xcc>)
 8006230:	2201      	movs	r2, #1
 8006232:	701a      	strb	r2, [r3, #0]
}
 8006234:	bf00      	nop
 8006236:	3708      	adds	r7, #8
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	2000066b 	.word	0x2000066b

08006240 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8006246:	2300      	movs	r3, #0
 8006248:	607b      	str	r3, [r7, #4]
 800624a:	4b0c      	ldr	r3, [pc, #48]	; (800627c <MX_DMA_Init+0x3c>)
 800624c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800624e:	4a0b      	ldr	r2, [pc, #44]	; (800627c <MX_DMA_Init+0x3c>)
 8006250:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006254:	6313      	str	r3, [r2, #48]	; 0x30
 8006256:	4b09      	ldr	r3, [pc, #36]	; (800627c <MX_DMA_Init+0x3c>)
 8006258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800625e:	607b      	str	r3, [r7, #4]
 8006260:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8006262:	2200      	movs	r2, #0
 8006264:	2100      	movs	r1, #0
 8006266:	2038      	movs	r0, #56	; 0x38
 8006268:	f7fb fbe1 	bl	8001a2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800626c:	2038      	movs	r0, #56	; 0x38
 800626e:	f7fb fbfa 	bl	8001a66 <HAL_NVIC_EnableIRQ>

}
 8006272:	bf00      	nop
 8006274:	3708      	adds	r7, #8
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
 800627a:	bf00      	nop
 800627c:	40023800 	.word	0x40023800

08006280 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b08a      	sub	sp, #40	; 0x28
 8006284:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006286:	f107 0314 	add.w	r3, r7, #20
 800628a:	2200      	movs	r2, #0
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	605a      	str	r2, [r3, #4]
 8006290:	609a      	str	r2, [r3, #8]
 8006292:	60da      	str	r2, [r3, #12]
 8006294:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006296:	2300      	movs	r3, #0
 8006298:	613b      	str	r3, [r7, #16]
 800629a:	4b48      	ldr	r3, [pc, #288]	; (80063bc <MX_GPIO_Init+0x13c>)
 800629c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800629e:	4a47      	ldr	r2, [pc, #284]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062a0:	f043 0304 	orr.w	r3, r3, #4
 80062a4:	6313      	str	r3, [r2, #48]	; 0x30
 80062a6:	4b45      	ldr	r3, [pc, #276]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062aa:	f003 0304 	and.w	r3, r3, #4
 80062ae:	613b      	str	r3, [r7, #16]
 80062b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80062b2:	2300      	movs	r3, #0
 80062b4:	60fb      	str	r3, [r7, #12]
 80062b6:	4b41      	ldr	r3, [pc, #260]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ba:	4a40      	ldr	r2, [pc, #256]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062c0:	6313      	str	r3, [r2, #48]	; 0x30
 80062c2:	4b3e      	ldr	r3, [pc, #248]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ca:	60fb      	str	r3, [r7, #12]
 80062cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80062ce:	2300      	movs	r3, #0
 80062d0:	60bb      	str	r3, [r7, #8]
 80062d2:	4b3a      	ldr	r3, [pc, #232]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d6:	4a39      	ldr	r2, [pc, #228]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062d8:	f043 0301 	orr.w	r3, r3, #1
 80062dc:	6313      	str	r3, [r2, #48]	; 0x30
 80062de:	4b37      	ldr	r3, [pc, #220]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	60bb      	str	r3, [r7, #8]
 80062e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80062ea:	2300      	movs	r3, #0
 80062ec:	607b      	str	r3, [r7, #4]
 80062ee:	4b33      	ldr	r3, [pc, #204]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f2:	4a32      	ldr	r2, [pc, #200]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062f4:	f043 0302 	orr.w	r3, r3, #2
 80062f8:	6313      	str	r3, [r2, #48]	; 0x30
 80062fa:	4b30      	ldr	r3, [pc, #192]	; (80063bc <MX_GPIO_Init+0x13c>)
 80062fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062fe:	f003 0302 	and.w	r3, r3, #2
 8006302:	607b      	str	r3, [r7, #4]
 8006304:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, UI_LED_CENTER_Pin|SENLED_R_Pin, GPIO_PIN_RESET);
 8006306:	2200      	movs	r2, #0
 8006308:	f44f 4120 	mov.w	r1, #40960	; 0xa000
 800630c:	482c      	ldr	r0, [pc, #176]	; (80063c0 <MX_GPIO_Init+0x140>)
 800630e:	f7fc fbc9 	bl	8002aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|FLAG_LED_Pin 
 8006312:	2200      	movs	r2, #0
 8006314:	f641 2170 	movw	r1, #6768	; 0x1a70
 8006318:	482a      	ldr	r0, [pc, #168]	; (80063c4 <MX_GPIO_Init+0x144>)
 800631a:	f7fc fbc3 	bl	8002aa4 <HAL_GPIO_WritePin>
                          |UI_LED_RIGHT_Pin|SENLED_RF_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UI_LED_LEFT_GPIO_Port, UI_LED_LEFT_Pin, GPIO_PIN_RESET);
 800631e:	2200      	movs	r2, #0
 8006320:	2101      	movs	r1, #1
 8006322:	4829      	ldr	r0, [pc, #164]	; (80063c8 <MX_GPIO_Init+0x148>)
 8006324:	f7fc fbbe 	bl	8002aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, GPIO_PIN_SET);
 8006328:	2201      	movs	r2, #1
 800632a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800632e:	4825      	ldr	r0, [pc, #148]	; (80063c4 <MX_GPIO_Init+0x144>)
 8006330:	f7fc fbb8 	bl	8002aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin|MOTER_L_CWCCW_Pin, GPIO_PIN_SET);
 8006334:	2201      	movs	r2, #1
 8006336:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800633a:	4823      	ldr	r0, [pc, #140]	; (80063c8 <MX_GPIO_Init+0x148>)
 800633c:	f7fc fbb2 	bl	8002aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = UI_LED_CENTER_Pin|SENLED_R_Pin;
 8006340:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8006344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006346:	2301      	movs	r3, #1
 8006348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800634a:	2300      	movs	r3, #0
 800634c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800634e:	2300      	movs	r3, #0
 8006350:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006352:	f107 0314 	add.w	r3, r7, #20
 8006356:	4619      	mov	r1, r3
 8006358:	4819      	ldr	r0, [pc, #100]	; (80063c0 <MX_GPIO_Init+0x140>)
 800635a:	f7fc f9f9 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = UI_LED_LEFT_BO_Pin|SENLED_L_Pin|SENLED_LF_Pin|CS_GYRO_Pin 
 800635e:	f641 3370 	movw	r3, #7024	; 0x1b70
 8006362:	617b      	str	r3, [r7, #20]
                          |FLAG_LED_Pin|UI_LED_RIGHT_Pin|SENLED_RF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006364:	2301      	movs	r3, #1
 8006366:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006368:	2300      	movs	r3, #0
 800636a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800636c:	2300      	movs	r3, #0
 800636e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006370:	f107 0314 	add.w	r3, r7, #20
 8006374:	4619      	mov	r1, r3
 8006376:	4813      	ldr	r0, [pc, #76]	; (80063c4 <MX_GPIO_Init+0x144>)
 8006378:	f7fc f9ea 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = UI_LED_LEFT_Pin|CS_R_EN_Pin|CS_L_EN_Pin|MOTER_R_CWCCW_Pin 
 800637c:	f240 33c1 	movw	r3, #961	; 0x3c1
 8006380:	617b      	str	r3, [r7, #20]
                          |MOTER_L_CWCCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006382:	2301      	movs	r3, #1
 8006384:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006386:	2300      	movs	r3, #0
 8006388:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800638a:	2300      	movs	r3, #0
 800638c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800638e:	f107 0314 	add.w	r3, r7, #20
 8006392:	4619      	mov	r1, r3
 8006394:	480c      	ldr	r0, [pc, #48]	; (80063c8 <MX_GPIO_Init+0x148>)
 8006396:	f7fc f9db 	bl	8002750 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 800639a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800639e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80063a0:	2300      	movs	r3, #0
 80063a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80063a4:	2301      	movs	r3, #1
 80063a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 80063a8:	f107 0314 	add.w	r3, r7, #20
 80063ac:	4619      	mov	r1, r3
 80063ae:	4806      	ldr	r0, [pc, #24]	; (80063c8 <MX_GPIO_Init+0x148>)
 80063b0:	f7fc f9ce 	bl	8002750 <HAL_GPIO_Init>

}
 80063b4:	bf00      	nop
 80063b6:	3728      	adds	r7, #40	; 0x28
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}
 80063bc:	40023800 	.word	0x40023800
 80063c0:	40020800 	.word	0x40020800
 80063c4:	40020000 	.word	0x40020000
 80063c8:	40020400 	.word	0x40020400

080063cc <interrupt_1ms>:
#include "interrupt.h"

void buzzer_1ms(void);
void adc_1ms(void);

void interrupt_1ms(void) {
 80063cc:	b5b0      	push	{r4, r5, r7, lr}
 80063ce:	b086      	sub	sp, #24
 80063d0:	af06      	add	r7, sp, #24

	//encoder
	real_L.vel = read_vel(LEFT); //mm/sec
 80063d2:	2000      	movs	r0, #0
 80063d4:	f003 f84c 	bl	8009470 <read_vel>
 80063d8:	eef0 7a40 	vmov.f32	s15, s0
 80063dc:	4baa      	ldr	r3, [pc, #680]	; (8006688 <interrupt_1ms+0x2bc>)
 80063de:	edc3 7a01 	vstr	s15, [r3, #4]
	real_R.vel = read_vel(RIGHT);
 80063e2:	2001      	movs	r0, #1
 80063e4:	f003 f844 	bl	8009470 <read_vel>
 80063e8:	eef0 7a40 	vmov.f32	s15, s0
 80063ec:	4ba7      	ldr	r3, [pc, #668]	; (800668c <interrupt_1ms+0x2c0>)
 80063ee:	edc3 7a01 	vstr	s15, [r3, #4]
	integral_1ms(&real_L.dis, &real_L.vel);
 80063f2:	49a7      	ldr	r1, [pc, #668]	; (8006690 <interrupt_1ms+0x2c4>)
 80063f4:	48a7      	ldr	r0, [pc, #668]	; (8006694 <interrupt_1ms+0x2c8>)
 80063f6:	f003 f9c7 	bl	8009788 <integral_1ms>
	integral_1ms(&real_R.dis, &real_R.vel);
 80063fa:	49a7      	ldr	r1, [pc, #668]	; (8006698 <interrupt_1ms+0x2cc>)
 80063fc:	48a7      	ldr	r0, [pc, #668]	; (800669c <interrupt_1ms+0x2d0>)
 80063fe:	f003 f9c3 	bl	8009788 <integral_1ms>
	//encoder
//buzzer
	buzzer_1ms();
 8006402:	f000 f99b 	bl	800673c <buzzer_1ms>
//buzzer

	if (log_flag == 1) {
 8006406:	4ba6      	ldr	r3, [pc, #664]	; (80066a0 <interrupt_1ms+0x2d4>)
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d101      	bne.n	8006412 <interrupt_1ms+0x46>
		log_sampling();
 800640e:	f002 f95d 	bl	80086cc <log_sampling>
	}

//ADC
	if (SEN_check_flag == 1) {
 8006412:	4ba4      	ldr	r3, [pc, #656]	; (80066a4 <interrupt_1ms+0x2d8>)
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d101      	bne.n	800641e <interrupt_1ms+0x52>
		adc_1ms();
 800641a:	f000 fa05 	bl	8006828 <adc_1ms>
	}
//ADC

//failsafe //|| failsafe_accel > 3.0  real_R.vel > 2000.0 || real_L.vel > 2000.0||
	if ((rotation_deviation.cumulative > 20000.0 //200000
 800641e:	4ba2      	ldr	r3, [pc, #648]	; (80066a8 <interrupt_1ms+0x2dc>)
 8006420:	edd3 7a01 	vldr	s15, [r3, #4]
 8006424:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 80066ac <interrupt_1ms+0x2e0>
 8006428:	eef4 7ac7 	vcmpe.f32	s15, s14
 800642c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006430:	dc09      	bgt.n	8006446 <interrupt_1ms+0x7a>
	|| rotation_deviation.cumulative < -20000.0)
 8006432:	4b9d      	ldr	r3, [pc, #628]	; (80066a8 <interrupt_1ms+0x2dc>)
 8006434:	edd3 7a01 	vldr	s15, [r3, #4]
 8006438:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 80066b0 <interrupt_1ms+0x2e4>
 800643c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006444:	d50a      	bpl.n	800645c <interrupt_1ms+0x90>
			&& translation_parameter.back_rightturn_flag == 0
 8006446:	4b9b      	ldr	r3, [pc, #620]	; (80066b4 <interrupt_1ms+0x2e8>)
 8006448:	f993 3018 	ldrsb.w	r3, [r3, #24]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d105      	bne.n	800645c <interrupt_1ms+0x90>
			&& failsafe_flag == 0) { //|| failsafe_accel > 39.2
 8006450:	4b99      	ldr	r3, [pc, #612]	; (80066b8 <interrupt_1ms+0x2ec>)
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <interrupt_1ms+0x90>
		failsafe();
 8006458:	f000 fb9a 	bl	8006b90 <failsafe>
//		printf("R_vel=%6.2f,L_vel=%6.2f,rot_dev=%9.2f,acc=%5.2f\n", real_R.vel,
//				real_L.vel, rotation_deviation.cumulative, failsafe_accel);
	}

	//failsafe
	if (failsafe_flag == 1 && failsafe_counter < 1000) {
 800645c:	4b96      	ldr	r3, [pc, #600]	; (80066b8 <interrupt_1ms+0x2ec>)
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	2b01      	cmp	r3, #1
 8006462:	d12c      	bne.n	80064be <interrupt_1ms+0xf2>
 8006464:	4b95      	ldr	r3, [pc, #596]	; (80066bc <interrupt_1ms+0x2f0>)
 8006466:	881b      	ldrh	r3, [r3, #0]
 8006468:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800646c:	d227      	bcs.n	80064be <interrupt_1ms+0xf2>
		//	ui_led_3bit(7);
		ideal_translation.accel = 0.0;
 800646e:	4b94      	ldr	r3, [pc, #592]	; (80066c0 <interrupt_1ms+0x2f4>)
 8006470:	f04f 0200 	mov.w	r2, #0
 8006474:	601a      	str	r2, [r3, #0]
		ideal_translation.vel = 0.0;
 8006476:	4b92      	ldr	r3, [pc, #584]	; (80066c0 <interrupt_1ms+0x2f4>)
 8006478:	f04f 0200 	mov.w	r2, #0
 800647c:	605a      	str	r2, [r3, #4]
		run_left_deviation.cumulative = 0.0;
 800647e:	4b91      	ldr	r3, [pc, #580]	; (80066c4 <interrupt_1ms+0x2f8>)
 8006480:	f04f 0200 	mov.w	r2, #0
 8006484:	605a      	str	r2, [r3, #4]
		run_right_deviation.cumulative = 0.0;
 8006486:	4b90      	ldr	r3, [pc, #576]	; (80066c8 <interrupt_1ms+0x2fc>)
 8006488:	f04f 0200 	mov.w	r2, #0
 800648c:	605a      	str	r2, [r3, #4]
		failsafe_counter++;
 800648e:	4b8b      	ldr	r3, [pc, #556]	; (80066bc <interrupt_1ms+0x2f0>)
 8006490:	881b      	ldrh	r3, [r3, #0]
 8006492:	3301      	adds	r3, #1
 8006494:	b29a      	uxth	r2, r3
 8006496:	4b89      	ldr	r3, [pc, #548]	; (80066bc <interrupt_1ms+0x2f0>)
 8006498:	801a      	strh	r2, [r3, #0]

		PID_control(&ideal_translation, &real_L, &real_R, &run_left_deviation,
 800649a:	2300      	movs	r3, #0
 800649c:	9304      	str	r3, [sp, #16]
 800649e:	4b8b      	ldr	r3, [pc, #556]	; (80066cc <interrupt_1ms+0x300>)
 80064a0:	9303      	str	r3, [sp, #12]
 80064a2:	4b84      	ldr	r3, [pc, #528]	; (80066b4 <interrupt_1ms+0x2e8>)
 80064a4:	9302      	str	r3, [sp, #8]
 80064a6:	4b8a      	ldr	r3, [pc, #552]	; (80066d0 <interrupt_1ms+0x304>)
 80064a8:	9301      	str	r3, [sp, #4]
 80064aa:	4b87      	ldr	r3, [pc, #540]	; (80066c8 <interrupt_1ms+0x2fc>)
 80064ac:	9300      	str	r3, [sp, #0]
 80064ae:	4b85      	ldr	r3, [pc, #532]	; (80066c4 <interrupt_1ms+0x2f8>)
 80064b0:	4a76      	ldr	r2, [pc, #472]	; (800668c <interrupt_1ms+0x2c0>)
 80064b2:	4975      	ldr	r1, [pc, #468]	; (8006688 <interrupt_1ms+0x2bc>)
 80064b4:	4882      	ldr	r0, [pc, #520]	; (80066c0 <interrupt_1ms+0x2f4>)
 80064b6:	f002 ff15 	bl	80092e4 <PID_control>
				&run_right_deviation, &run_gain, &translation_parameter, &duty,
				0);
		duty_to_moter();
 80064ba:	f002 fd99 	bl	8008ff0 <duty_to_moter>
	}

	if (mode & 0x80) { //in_mode
 80064be:	4b85      	ldr	r3, [pc, #532]	; (80066d4 <interrupt_1ms+0x308>)
 80064c0:	781b      	ldrb	r3, [r3, #0]
 80064c2:	b25b      	sxtb	r3, r3
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f280 812d 	bge.w	8006724 <interrupt_1ms+0x358>
		//gyro
		real_rotation.vel = read_gyro();
 80064ca:	f001 ff1d 	bl	8008308 <read_gyro>
 80064ce:	eef0 7a40 	vmov.f32	s15, s0
 80064d2:	4b81      	ldr	r3, [pc, #516]	; (80066d8 <interrupt_1ms+0x30c>)
 80064d4:	edc3 7a01 	vstr	s15, [r3, #4]
		integral_1ms(&real_rotation.dis, &real_rotation.vel); //
 80064d8:	4980      	ldr	r1, [pc, #512]	; (80066dc <interrupt_1ms+0x310>)
 80064da:	4881      	ldr	r0, [pc, #516]	; (80066e0 <interrupt_1ms+0x314>)
 80064dc:	f003 f954 	bl	8009788 <integral_1ms>
		//gyro
		failsafe_accel = read_accel();
 80064e0:	f001 ff5e 	bl	80083a0 <read_accel>
 80064e4:	eef0 7a40 	vmov.f32	s15, s0
 80064e8:	4b7e      	ldr	r3, [pc, #504]	; (80066e4 <interrupt_1ms+0x318>)
 80064ea:	edc3 7a00 	vstr	s15, [r3]

		if (angle_calibration_flag == 1) {
 80064ee:	4b7e      	ldr	r3, [pc, #504]	; (80066e8 <interrupt_1ms+0x31c>)
 80064f0:	781b      	ldrb	r3, [r3, #0]
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d118      	bne.n	8006528 <interrupt_1ms+0x15c>
			angle_calibration_counter++;
 80064f6:	4b7d      	ldr	r3, [pc, #500]	; (80066ec <interrupt_1ms+0x320>)
 80064f8:	881b      	ldrh	r3, [r3, #0]
 80064fa:	3301      	adds	r3, #1
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	4b7b      	ldr	r3, [pc, #492]	; (80066ec <interrupt_1ms+0x320>)
 8006500:	801a      	strh	r2, [r3, #0]
			angle_calibration_integral += real_rotation.vel;
 8006502:	4b75      	ldr	r3, [pc, #468]	; (80066d8 <interrupt_1ms+0x30c>)
 8006504:	ed93 7a01 	vldr	s14, [r3, #4]
 8006508:	4b79      	ldr	r3, [pc, #484]	; (80066f0 <interrupt_1ms+0x324>)
 800650a:	edd3 7a00 	vldr	s15, [r3]
 800650e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006512:	4b77      	ldr	r3, [pc, #476]	; (80066f0 <interrupt_1ms+0x324>)
 8006514:	edc3 7a00 	vstr	s15, [r3]
			if (angle_calibration_counter == 2000) {
 8006518:	4b74      	ldr	r3, [pc, #464]	; (80066ec <interrupt_1ms+0x320>)
 800651a:	881b      	ldrh	r3, [r3, #0]
 800651c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006520:	d102      	bne.n	8006528 <interrupt_1ms+0x15c>
				angle_calibration_flag = 0;
 8006522:	4b71      	ldr	r3, [pc, #452]	; (80066e8 <interrupt_1ms+0x31c>)
 8006524:	2200      	movs	r2, #0
 8006526:	701a      	strb	r2, [r3, #0]
			}
		}

		wall_control();
 8006528:	f003 f9d6 	bl	80098d8 <wall_control>

//			wallcontrol_value = 0.0;

		if (moter_flag == 1 && failsafe_flag == 0) {
 800652c:	4b71      	ldr	r3, [pc, #452]	; (80066f4 <interrupt_1ms+0x328>)
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	2b01      	cmp	r3, #1
 8006532:	f040 809c 	bne.w	800666e <interrupt_1ms+0x2a2>
 8006536:	4b60      	ldr	r3, [pc, #384]	; (80066b8 <interrupt_1ms+0x2ec>)
 8006538:	781b      	ldrb	r3, [r3, #0]
 800653a:	2b00      	cmp	r3, #0
 800653c:	f040 8097 	bne.w	800666e <interrupt_1ms+0x2a2>
			if (front_wall_flag == 0) {
 8006540:	4b6d      	ldr	r3, [pc, #436]	; (80066f8 <interrupt_1ms+0x32c>)
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d149      	bne.n	80065dc <interrupt_1ms+0x210>
				if (translation_parameter.run_flag == 1) {
 8006548:	4b5a      	ldr	r3, [pc, #360]	; (80066b4 <interrupt_1ms+0x2e8>)
 800654a:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 800654e:	2b01      	cmp	r3, #1
 8006550:	d104      	bne.n	800655c <interrupt_1ms+0x190>
					control_accel(&ideal_translation, &translation_parameter,
 8006552:	2200      	movs	r2, #0
 8006554:	4957      	ldr	r1, [pc, #348]	; (80066b4 <interrupt_1ms+0x2e8>)
 8006556:	485a      	ldr	r0, [pc, #360]	; (80066c0 <interrupt_1ms+0x2f4>)
 8006558:	f002 fde0 	bl	800911c <control_accel>
							0);
				}
				if (rotation_parameter.run_flag == 1) {
 800655c:	4b67      	ldr	r3, [pc, #412]	; (80066fc <interrupt_1ms+0x330>)
 800655e:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8006562:	2b01      	cmp	r3, #1
 8006564:	d107      	bne.n	8006576 <interrupt_1ms+0x1aa>
					control_accel(&ideal_rotation, &rotation_parameter, 1);
 8006566:	2201      	movs	r2, #1
 8006568:	4964      	ldr	r1, [pc, #400]	; (80066fc <interrupt_1ms+0x330>)
 800656a:	4865      	ldr	r0, [pc, #404]	; (8006700 <interrupt_1ms+0x334>)
 800656c:	f002 fdd6 	bl	800911c <control_accel>
					integral_ideal(&ideal_rotation);
 8006570:	4863      	ldr	r0, [pc, #396]	; (8006700 <interrupt_1ms+0x334>)
 8006572:	f003 f939 	bl	80097e8 <integral_ideal>
				}

				PID_control(&ideal_translation, &real_L, &real_R,
 8006576:	2300      	movs	r3, #0
 8006578:	9304      	str	r3, [sp, #16]
 800657a:	4b54      	ldr	r3, [pc, #336]	; (80066cc <interrupt_1ms+0x300>)
 800657c:	9303      	str	r3, [sp, #12]
 800657e:	4b4d      	ldr	r3, [pc, #308]	; (80066b4 <interrupt_1ms+0x2e8>)
 8006580:	9302      	str	r3, [sp, #8]
 8006582:	4b53      	ldr	r3, [pc, #332]	; (80066d0 <interrupt_1ms+0x304>)
 8006584:	9301      	str	r3, [sp, #4]
 8006586:	4b50      	ldr	r3, [pc, #320]	; (80066c8 <interrupt_1ms+0x2fc>)
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	4b4e      	ldr	r3, [pc, #312]	; (80066c4 <interrupt_1ms+0x2f8>)
 800658c:	4a3f      	ldr	r2, [pc, #252]	; (800668c <interrupt_1ms+0x2c0>)
 800658e:	493e      	ldr	r1, [pc, #248]	; (8006688 <interrupt_1ms+0x2bc>)
 8006590:	484b      	ldr	r0, [pc, #300]	; (80066c0 <interrupt_1ms+0x2f4>)
 8006592:	f002 fea7 	bl	80092e4 <PID_control>
						&run_left_deviation, &run_right_deviation, &run_gain,
						&translation_parameter, &duty, 0);
				if (translation_parameter.back_rightturn_flag == 0
 8006596:	4b47      	ldr	r3, [pc, #284]	; (80066b4 <interrupt_1ms+0x2e8>)
 8006598:	f993 3018 	ldrsb.w	r3, [r3, #24]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d009      	beq.n	80065b4 <interrupt_1ms+0x1e8>
						|| ideal_translation.vel > 50.0) {
 80065a0:	4b47      	ldr	r3, [pc, #284]	; (80066c0 <interrupt_1ms+0x2f4>)
 80065a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80065a6:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8006704 <interrupt_1ms+0x338>
 80065aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80065ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065b2:	dd0f      	ble.n	80065d4 <interrupt_1ms+0x208>
					PID_control(&ideal_rotation, &real_rotation, &real_rotation,
 80065b4:	2301      	movs	r3, #1
 80065b6:	9304      	str	r3, [sp, #16]
 80065b8:	4b44      	ldr	r3, [pc, #272]	; (80066cc <interrupt_1ms+0x300>)
 80065ba:	9303      	str	r3, [sp, #12]
 80065bc:	4b4f      	ldr	r3, [pc, #316]	; (80066fc <interrupt_1ms+0x330>)
 80065be:	9302      	str	r3, [sp, #8]
 80065c0:	4b51      	ldr	r3, [pc, #324]	; (8006708 <interrupt_1ms+0x33c>)
 80065c2:	9301      	str	r3, [sp, #4]
 80065c4:	4b38      	ldr	r3, [pc, #224]	; (80066a8 <interrupt_1ms+0x2dc>)
 80065c6:	9300      	str	r3, [sp, #0]
 80065c8:	4b37      	ldr	r3, [pc, #220]	; (80066a8 <interrupt_1ms+0x2dc>)
 80065ca:	4a43      	ldr	r2, [pc, #268]	; (80066d8 <interrupt_1ms+0x30c>)
 80065cc:	4942      	ldr	r1, [pc, #264]	; (80066d8 <interrupt_1ms+0x30c>)
 80065ce:	484c      	ldr	r0, [pc, #304]	; (8006700 <interrupt_1ms+0x334>)
 80065d0:	f002 fe88 	bl	80092e4 <PID_control>
							&rotation_deviation, &rotation_deviation,
							&rotation_gain, &rotation_parameter, &duty, 1);
				}
				integral_ideal(&ideal_translation);
 80065d4:	483a      	ldr	r0, [pc, #232]	; (80066c0 <interrupt_1ms+0x2f4>)
 80065d6:	f003 f907 	bl	80097e8 <integral_ideal>
 80065da:	e046      	b.n	800666a <interrupt_1ms+0x29e>

			} else {
				duty.left = (int) (front_wall_gain
						* (front_wall_value_L - SEN_LF.now));
 80065dc:	4b4b      	ldr	r3, [pc, #300]	; (800670c <interrupt_1ms+0x340>)
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	4b4b      	ldr	r3, [pc, #300]	; (8006710 <interrupt_1ms+0x344>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	ee07 3a90 	vmov	s15, r3
 80065ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80065ee:	4b49      	ldr	r3, [pc, #292]	; (8006714 <interrupt_1ms+0x348>)
 80065f0:	edd3 7a00 	vldr	s15, [r3]
 80065f4:	ee67 7a27 	vmul.f32	s15, s14, s15
				duty.left = (int) (front_wall_gain
 80065f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065fc:	ee17 2a90 	vmov	r2, s15
 8006600:	4b32      	ldr	r3, [pc, #200]	; (80066cc <interrupt_1ms+0x300>)
 8006602:	601a      	str	r2, [r3, #0]
				if (duty.left > 70) {
 8006604:	4b31      	ldr	r3, [pc, #196]	; (80066cc <interrupt_1ms+0x300>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b46      	cmp	r3, #70	; 0x46
 800660a:	dd02      	ble.n	8006612 <interrupt_1ms+0x246>
					duty.left = 70;
 800660c:	4b2f      	ldr	r3, [pc, #188]	; (80066cc <interrupt_1ms+0x300>)
 800660e:	2246      	movs	r2, #70	; 0x46
 8006610:	601a      	str	r2, [r3, #0]
				}
				duty.right = (int) (front_wall_gain * 0.5
 8006612:	4b40      	ldr	r3, [pc, #256]	; (8006714 <interrupt_1ms+0x348>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4618      	mov	r0, r3
 8006618:	f7f9 ffbe 	bl	8000598 <__aeabi_f2d>
 800661c:	f04f 0200 	mov.w	r2, #0
 8006620:	4b3d      	ldr	r3, [pc, #244]	; (8006718 <interrupt_1ms+0x34c>)
 8006622:	f7fa f811 	bl	8000648 <__aeabi_dmul>
 8006626:	4603      	mov	r3, r0
 8006628:	460c      	mov	r4, r1
 800662a:	4625      	mov	r5, r4
 800662c:	461c      	mov	r4, r3
						* (front_wall_value_R - SEN_RF.now));
 800662e:	4b3b      	ldr	r3, [pc, #236]	; (800671c <interrupt_1ms+0x350>)
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	4b3b      	ldr	r3, [pc, #236]	; (8006720 <interrupt_1ms+0x354>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	4618      	mov	r0, r3
 800663a:	f7f9 ff9b 	bl	8000574 <__aeabi_i2d>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	4620      	mov	r0, r4
 8006644:	4629      	mov	r1, r5
 8006646:	f7f9 ffff 	bl	8000648 <__aeabi_dmul>
 800664a:	4603      	mov	r3, r0
 800664c:	460c      	mov	r4, r1
				duty.right = (int) (front_wall_gain * 0.5
 800664e:	4618      	mov	r0, r3
 8006650:	4621      	mov	r1, r4
 8006652:	f7fa faa9 	bl	8000ba8 <__aeabi_d2iz>
 8006656:	4602      	mov	r2, r0
 8006658:	4b1c      	ldr	r3, [pc, #112]	; (80066cc <interrupt_1ms+0x300>)
 800665a:	605a      	str	r2, [r3, #4]
				if (duty.right > 70) {
 800665c:	4b1b      	ldr	r3, [pc, #108]	; (80066cc <interrupt_1ms+0x300>)
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	2b46      	cmp	r3, #70	; 0x46
 8006662:	dd02      	ble.n	800666a <interrupt_1ms+0x29e>
					duty.right = 70;
 8006664:	4b19      	ldr	r3, [pc, #100]	; (80066cc <interrupt_1ms+0x300>)
 8006666:	2246      	movs	r2, #70	; 0x46
 8006668:	605a      	str	r2, [r3, #4]
				}
			}

			duty_to_moter();
 800666a:	f002 fcc1 	bl	8008ff0 <duty_to_moter>
		}

		if (moter_flag == 0) {
 800666e:	4b21      	ldr	r3, [pc, #132]	; (80066f4 <interrupt_1ms+0x328>)
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d15a      	bne.n	800672c <interrupt_1ms+0x360>
			duty.left = 0;
 8006676:	4b15      	ldr	r3, [pc, #84]	; (80066cc <interrupt_1ms+0x300>)
 8006678:	2200      	movs	r2, #0
 800667a:	601a      	str	r2, [r3, #0]
			duty.right = 0;
 800667c:	4b13      	ldr	r3, [pc, #76]	; (80066cc <interrupt_1ms+0x300>)
 800667e:	2200      	movs	r2, #0
 8006680:	605a      	str	r2, [r3, #4]
			duty_to_moter();
 8006682:	f002 fcb5 	bl	8008ff0 <duty_to_moter>
//	if (Batt < 3.72) {
//		low_batt_flag = 0xff;
//	} else {
//		//low_batt_flag = 0;
//	}
}
 8006686:	e051      	b.n	800672c <interrupt_1ms+0x360>
 8006688:	2001936c 	.word	0x2001936c
 800668c:	20000ca0 	.word	0x20000ca0
 8006690:	20019370 	.word	0x20019370
 8006694:	20019374 	.word	0x20019374
 8006698:	20000ca4 	.word	0x20000ca4
 800669c:	20000ca8 	.word	0x20000ca8
 80066a0:	2000068a 	.word	0x2000068a
 80066a4:	20000683 	.word	0x20000683
 80066a8:	20019480 	.word	0x20019480
 80066ac:	469c4000 	.word	0x469c4000
 80066b0:	c69c4000 	.word	0xc69c4000
 80066b4:	20019378 	.word	0x20019378
 80066b8:	20000674 	.word	0x20000674
 80066bc:	20000680 	.word	0x20000680
 80066c0:	20019420 	.word	0x20019420
 80066c4:	20019448 	.word	0x20019448
 80066c8:	20031c10 	.word	0x20031c10
 80066cc:	20031bcc 	.word	0x20031bcc
 80066d0:	2000001c 	.word	0x2000001c
 80066d4:	20000669 	.word	0x20000669
 80066d8:	200194ec 	.word	0x200194ec
 80066dc:	200194f0 	.word	0x200194f0
 80066e0:	200194f4 	.word	0x200194f4
 80066e4:	20000698 	.word	0x20000698
 80066e8:	20000690 	.word	0x20000690
 80066ec:	20031bf0 	.word	0x20031bf0
 80066f0:	20000694 	.word	0x20000694
 80066f4:	20000682 	.word	0x20000682
 80066f8:	2000069e 	.word	0x2000069e
 80066fc:	2001948c 	.word	0x2001948c
 8006700:	20000c94 	.word	0x20000c94
 8006704:	42480000 	.word	0x42480000
 8006708:	20000010 	.word	0x20000010
 800670c:	2001941c 	.word	0x2001941c
 8006710:	20031bd4 	.word	0x20031bd4
 8006714:	20019454 	.word	0x20019454
 8006718:	3fe00000 	.word	0x3fe00000
 800671c:	20019350 	.word	0x20019350
 8006720:	20019464 	.word	0x20019464
		integral_1ms(&mode_select_dis, &real_R.vel);
 8006724:	4903      	ldr	r1, [pc, #12]	; (8006734 <interrupt_1ms+0x368>)
 8006726:	4804      	ldr	r0, [pc, #16]	; (8006738 <interrupt_1ms+0x36c>)
 8006728:	f003 f82e 	bl	8009788 <integral_1ms>
}
 800672c:	bf00      	nop
 800672e:	46bd      	mov	sp, r7
 8006730:	bdb0      	pop	{r4, r5, r7, pc}
 8006732:	bf00      	nop
 8006734:	20000ca4 	.word	0x20000ca4
 8006738:	20000678 	.word	0x20000678

0800673c <buzzer_1ms>:

void buzzer_1ms(void) {
 800673c:	b580      	push	{r7, lr}
 800673e:	af00      	add	r7, sp, #0
	if (buzzer[buzzer_index].autoreload != 0xffff && buzzer_flag == 1) {
 8006740:	4b33      	ldr	r3, [pc, #204]	; (8006810 <buzzer_1ms+0xd4>)
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	461a      	mov	r2, r3
 8006746:	4b33      	ldr	r3, [pc, #204]	; (8006814 <buzzer_1ms+0xd8>)
 8006748:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 800674c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006750:	4293      	cmp	r3, r2
 8006752:	d040      	beq.n	80067d6 <buzzer_1ms+0x9a>
 8006754:	4b30      	ldr	r3, [pc, #192]	; (8006818 <buzzer_1ms+0xdc>)
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d13c      	bne.n	80067d6 <buzzer_1ms+0x9a>
		if (buzzer_count == 0) {
 800675c:	4b2f      	ldr	r3, [pc, #188]	; (800681c <buzzer_1ms+0xe0>)
 800675e:	881b      	ldrh	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d131      	bne.n	80067c8 <buzzer_1ms+0x8c>
			if (buzzer[buzzer_index].autoreload != 0) {
 8006764:	4b2a      	ldr	r3, [pc, #168]	; (8006810 <buzzer_1ms+0xd4>)
 8006766:	781b      	ldrb	r3, [r3, #0]
 8006768:	461a      	mov	r2, r3
 800676a:	4b2a      	ldr	r3, [pc, #168]	; (8006814 <buzzer_1ms+0xd8>)
 800676c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d025      	beq.n	80067c0 <buzzer_1ms+0x84>
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8006774:	2104      	movs	r1, #4
 8006776:	482a      	ldr	r0, [pc, #168]	; (8006820 <buzzer_1ms+0xe4>)
 8006778:	f7fd f92c 	bl	80039d4 <HAL_TIM_PWM_Stop>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,
 800677c:	4b24      	ldr	r3, [pc, #144]	; (8006810 <buzzer_1ms+0xd4>)
 800677e:	781b      	ldrb	r3, [r3, #0]
 8006780:	461a      	mov	r2, r3
 8006782:	4b24      	ldr	r3, [pc, #144]	; (8006814 <buzzer_1ms+0xd8>)
 8006784:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8006788:	085b      	lsrs	r3, r3, #1
 800678a:	b29a      	uxth	r2, r3
 800678c:	4b24      	ldr	r3, [pc, #144]	; (8006820 <buzzer_1ms+0xe4>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	635a      	str	r2, [r3, #52]	; 0x34
						buzzer[buzzer_index].autoreload / 2);
				__HAL_TIM_SET_AUTORELOAD(&htim3,
 8006792:	4b1f      	ldr	r3, [pc, #124]	; (8006810 <buzzer_1ms+0xd4>)
 8006794:	781b      	ldrb	r3, [r3, #0]
 8006796:	461a      	mov	r2, r3
 8006798:	4b1e      	ldr	r3, [pc, #120]	; (8006814 <buzzer_1ms+0xd8>)
 800679a:	f833 2022 	ldrh.w	r2, [r3, r2, lsl #2]
 800679e:	4b20      	ldr	r3, [pc, #128]	; (8006820 <buzzer_1ms+0xe4>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80067a4:	4b1a      	ldr	r3, [pc, #104]	; (8006810 <buzzer_1ms+0xd4>)
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	461a      	mov	r2, r3
 80067aa:	4b1a      	ldr	r3, [pc, #104]	; (8006814 <buzzer_1ms+0xd8>)
 80067ac:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 80067b0:	461a      	mov	r2, r3
 80067b2:	4b1b      	ldr	r3, [pc, #108]	; (8006820 <buzzer_1ms+0xe4>)
 80067b4:	60da      	str	r2, [r3, #12]
						buzzer[buzzer_index].autoreload);
				HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80067b6:	2104      	movs	r1, #4
 80067b8:	4819      	ldr	r0, [pc, #100]	; (8006820 <buzzer_1ms+0xe4>)
 80067ba:	f7fd f8cd 	bl	8003958 <HAL_TIM_PWM_Start>
 80067be:	e003      	b.n	80067c8 <buzzer_1ms+0x8c>
			} else {
				HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80067c0:	2104      	movs	r1, #4
 80067c2:	4817      	ldr	r0, [pc, #92]	; (8006820 <buzzer_1ms+0xe4>)
 80067c4:	f7fd f906 	bl	80039d4 <HAL_TIM_PWM_Stop>
			}
		}
		buzzer_count++;
 80067c8:	4b14      	ldr	r3, [pc, #80]	; (800681c <buzzer_1ms+0xe0>)
 80067ca:	881b      	ldrh	r3, [r3, #0]
 80067cc:	3301      	adds	r3, #1
 80067ce:	b29a      	uxth	r2, r3
 80067d0:	4b12      	ldr	r3, [pc, #72]	; (800681c <buzzer_1ms+0xe0>)
 80067d2:	801a      	strh	r2, [r3, #0]
 80067d4:	e006      	b.n	80067e4 <buzzer_1ms+0xa8>
	} else {
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80067d6:	2104      	movs	r1, #4
 80067d8:	4811      	ldr	r0, [pc, #68]	; (8006820 <buzzer_1ms+0xe4>)
 80067da:	f7fd f8fb 	bl	80039d4 <HAL_TIM_PWM_Stop>
		buzzer_count = 0;
 80067de:	4b0f      	ldr	r3, [pc, #60]	; (800681c <buzzer_1ms+0xe0>)
 80067e0:	2200      	movs	r2, #0
 80067e2:	801a      	strh	r2, [r3, #0]
	}

	if (buzzer_count == buzzer[buzzer_index].ms) {
 80067e4:	4b0a      	ldr	r3, [pc, #40]	; (8006810 <buzzer_1ms+0xd4>)
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	4a0a      	ldr	r2, [pc, #40]	; (8006814 <buzzer_1ms+0xd8>)
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	4413      	add	r3, r2
 80067ee:	885a      	ldrh	r2, [r3, #2]
 80067f0:	4b0a      	ldr	r3, [pc, #40]	; (800681c <buzzer_1ms+0xe0>)
 80067f2:	881b      	ldrh	r3, [r3, #0]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	d108      	bne.n	800680a <buzzer_1ms+0xce>
		buzzer_count = 0;
 80067f8:	4b08      	ldr	r3, [pc, #32]	; (800681c <buzzer_1ms+0xe0>)
 80067fa:	2200      	movs	r2, #0
 80067fc:	801a      	strh	r2, [r3, #0]
		buzzer_index++;
 80067fe:	4b04      	ldr	r3, [pc, #16]	; (8006810 <buzzer_1ms+0xd4>)
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	3301      	adds	r3, #1
 8006804:	b2da      	uxtb	r2, r3
 8006806:	4b02      	ldr	r3, [pc, #8]	; (8006810 <buzzer_1ms+0xd4>)
 8006808:	701a      	strb	r2, [r3, #0]
	}
}
 800680a:	bf00      	nop
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	2000066a 	.word	0x2000066a
 8006814:	200193a4 	.word	0x200193a4
 8006818:	2000066b 	.word	0x2000066b
 800681c:	2000000e 	.word	0x2000000e
 8006820:	200008cc 	.word	0x200008cc
 8006824:	00000000 	.word	0x00000000

08006828 <adc_1ms>:

void adc_1ms(void) {
 8006828:	b590      	push	{r4, r7, lr}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SENLED_RF_GPIO_Port, SENLED_RF_Pin, 0);
 800682e:	2200      	movs	r2, #0
 8006830:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006834:	488c      	ldr	r0, [pc, #560]	; (8006a68 <adc_1ms+0x240>)
 8006836:	f7fc f935 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 800683a:	2300      	movs	r3, #0
 800683c:	71fb      	strb	r3, [r7, #7]
 800683e:	e002      	b.n	8006846 <adc_1ms+0x1e>
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	3301      	adds	r3, #1
 8006844:	71fb      	strb	r3, [r7, #7]
 8006846:	79fb      	ldrb	r3, [r7, #7]
 8006848:	2b63      	cmp	r3, #99	; 0x63
 800684a:	d9f9      	bls.n	8006840 <adc_1ms+0x18>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 800684c:	2209      	movs	r2, #9
 800684e:	4987      	ldr	r1, [pc, #540]	; (8006a6c <adc_1ms+0x244>)
 8006850:	4887      	ldr	r0, [pc, #540]	; (8006a70 <adc_1ms+0x248>)
 8006852:	f7fa fc79 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));
	HAL_GPIO_WritePin(SENLED_RF_GPIO_Port, SENLED_RF_Pin, 1);
 8006856:	2201      	movs	r2, #1
 8006858:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800685c:	4882      	ldr	r0, [pc, #520]	; (8006a68 <adc_1ms+0x240>)
 800685e:	f7fc f921 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 8006862:	2300      	movs	r3, #0
 8006864:	71bb      	strb	r3, [r7, #6]
 8006866:	e002      	b.n	800686e <adc_1ms+0x46>
 8006868:	79bb      	ldrb	r3, [r7, #6]
 800686a:	3301      	adds	r3, #1
 800686c:	71bb      	strb	r3, [r7, #6]
 800686e:	79bb      	ldrb	r3, [r7, #6]
 8006870:	2b63      	cmp	r3, #99	; 0x63
 8006872:	d9f9      	bls.n	8006868 <adc_1ms+0x40>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 8006874:	2209      	movs	r2, #9
 8006876:	497d      	ldr	r1, [pc, #500]	; (8006a6c <adc_1ms+0x244>)
 8006878:	487d      	ldr	r0, [pc, #500]	; (8006a70 <adc_1ms+0x248>)
 800687a:	f7fa fc65 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));

	SEN_RF.now = (g_ADCBuffer[0] - g_ADCBuffer[1]) * 2;
 800687e:	4b7b      	ldr	r3, [pc, #492]	; (8006a6c <adc_1ms+0x244>)
 8006880:	881b      	ldrh	r3, [r3, #0]
 8006882:	461a      	mov	r2, r3
 8006884:	4b79      	ldr	r3, [pc, #484]	; (8006a6c <adc_1ms+0x244>)
 8006886:	885b      	ldrh	r3, [r3, #2]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	005b      	lsls	r3, r3, #1
 800688c:	4a79      	ldr	r2, [pc, #484]	; (8006a74 <adc_1ms+0x24c>)
 800688e:	6013      	str	r3, [r2, #0]
	SEN_RF_log.before_5ms = SEN_RF_log.before_4ms;
 8006890:	4b79      	ldr	r3, [pc, #484]	; (8006a78 <adc_1ms+0x250>)
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	4a78      	ldr	r2, [pc, #480]	; (8006a78 <adc_1ms+0x250>)
 8006896:	6113      	str	r3, [r2, #16]
	SEN_RF_log.before_4ms = SEN_RF_log.before_3ms;
 8006898:	4b77      	ldr	r3, [pc, #476]	; (8006a78 <adc_1ms+0x250>)
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	4a76      	ldr	r2, [pc, #472]	; (8006a78 <adc_1ms+0x250>)
 800689e:	60d3      	str	r3, [r2, #12]
	SEN_RF_log.before_3ms = SEN_RF_log.before_2ms;
 80068a0:	4b75      	ldr	r3, [pc, #468]	; (8006a78 <adc_1ms+0x250>)
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	4a74      	ldr	r2, [pc, #464]	; (8006a78 <adc_1ms+0x250>)
 80068a6:	6093      	str	r3, [r2, #8]
	SEN_RF_log.before_2ms = SEN_RF_log.before_1ms;
 80068a8:	4b73      	ldr	r3, [pc, #460]	; (8006a78 <adc_1ms+0x250>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a72      	ldr	r2, [pc, #456]	; (8006a78 <adc_1ms+0x250>)
 80068ae:	6053      	str	r3, [r2, #4]
	SEN_RF_log.before_1ms = SEN_RF_log.now;
 80068b0:	4b71      	ldr	r3, [pc, #452]	; (8006a78 <adc_1ms+0x250>)
 80068b2:	695b      	ldr	r3, [r3, #20]
 80068b4:	4a70      	ldr	r2, [pc, #448]	; (8006a78 <adc_1ms+0x250>)
 80068b6:	6013      	str	r3, [r2, #0]
	SEN_RF_log.now = SEN_RF.now;
 80068b8:	4b6e      	ldr	r3, [pc, #440]	; (8006a74 <adc_1ms+0x24c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a6e      	ldr	r2, [pc, #440]	; (8006a78 <adc_1ms+0x250>)
 80068be:	6153      	str	r3, [r2, #20]
	SEN_RF.diff_1ms = SEN_RF_log.now - SEN_RF_log.before_1ms;
 80068c0:	4b6d      	ldr	r3, [pc, #436]	; (8006a78 <adc_1ms+0x250>)
 80068c2:	695a      	ldr	r2, [r3, #20]
 80068c4:	4b6c      	ldr	r3, [pc, #432]	; (8006a78 <adc_1ms+0x250>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	4a6a      	ldr	r2, [pc, #424]	; (8006a74 <adc_1ms+0x24c>)
 80068cc:	6113      	str	r3, [r2, #16]
	SEN_RF.diff = SEN_RF_log.now - SEN_RF_log.before_3ms;
 80068ce:	4b6a      	ldr	r3, [pc, #424]	; (8006a78 <adc_1ms+0x250>)
 80068d0:	695a      	ldr	r2, [r3, #20]
 80068d2:	4b69      	ldr	r3, [pc, #420]	; (8006a78 <adc_1ms+0x250>)
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	4a66      	ldr	r2, [pc, #408]	; (8006a74 <adc_1ms+0x24c>)
 80068da:	60d3      	str	r3, [r2, #12]

	HAL_GPIO_WritePin(SENLED_L_GPIO_Port, SENLED_L_Pin, 0);
 80068dc:	2200      	movs	r2, #0
 80068de:	2120      	movs	r1, #32
 80068e0:	4861      	ldr	r0, [pc, #388]	; (8006a68 <adc_1ms+0x240>)
 80068e2:	f7fc f8df 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 80068e6:	2300      	movs	r3, #0
 80068e8:	717b      	strb	r3, [r7, #5]
 80068ea:	e002      	b.n	80068f2 <adc_1ms+0xca>
 80068ec:	797b      	ldrb	r3, [r7, #5]
 80068ee:	3301      	adds	r3, #1
 80068f0:	717b      	strb	r3, [r7, #5]
 80068f2:	797b      	ldrb	r3, [r7, #5]
 80068f4:	2b63      	cmp	r3, #99	; 0x63
 80068f6:	d9f9      	bls.n	80068ec <adc_1ms+0xc4>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 80068f8:	2209      	movs	r2, #9
 80068fa:	495c      	ldr	r1, [pc, #368]	; (8006a6c <adc_1ms+0x244>)
 80068fc:	485c      	ldr	r0, [pc, #368]	; (8006a70 <adc_1ms+0x248>)
 80068fe:	f7fa fc23 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));
	HAL_GPIO_WritePin(SENLED_L_GPIO_Port, SENLED_L_Pin, 1);
 8006902:	2201      	movs	r2, #1
 8006904:	2120      	movs	r1, #32
 8006906:	4858      	ldr	r0, [pc, #352]	; (8006a68 <adc_1ms+0x240>)
 8006908:	f7fc f8cc 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 800690c:	2300      	movs	r3, #0
 800690e:	713b      	strb	r3, [r7, #4]
 8006910:	e002      	b.n	8006918 <adc_1ms+0xf0>
 8006912:	793b      	ldrb	r3, [r7, #4]
 8006914:	3301      	adds	r3, #1
 8006916:	713b      	strb	r3, [r7, #4]
 8006918:	793b      	ldrb	r3, [r7, #4]
 800691a:	2b63      	cmp	r3, #99	; 0x63
 800691c:	d9f9      	bls.n	8006912 <adc_1ms+0xea>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 800691e:	2209      	movs	r2, #9
 8006920:	4952      	ldr	r1, [pc, #328]	; (8006a6c <adc_1ms+0x244>)
 8006922:	4853      	ldr	r0, [pc, #332]	; (8006a70 <adc_1ms+0x248>)
 8006924:	f7fa fc10 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));

	SEN_L.now = g_ADCBuffer[2] - g_ADCBuffer[3];
 8006928:	4b50      	ldr	r3, [pc, #320]	; (8006a6c <adc_1ms+0x244>)
 800692a:	889b      	ldrh	r3, [r3, #4]
 800692c:	461a      	mov	r2, r3
 800692e:	4b4f      	ldr	r3, [pc, #316]	; (8006a6c <adc_1ms+0x244>)
 8006930:	88db      	ldrh	r3, [r3, #6]
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	4a51      	ldr	r2, [pc, #324]	; (8006a7c <adc_1ms+0x254>)
 8006936:	6013      	str	r3, [r2, #0]
	SEN_L_log.before_5ms = SEN_L_log.before_4ms;
 8006938:	4b51      	ldr	r3, [pc, #324]	; (8006a80 <adc_1ms+0x258>)
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	4a50      	ldr	r2, [pc, #320]	; (8006a80 <adc_1ms+0x258>)
 800693e:	6113      	str	r3, [r2, #16]
	SEN_L_log.before_4ms = SEN_L_log.before_3ms;
 8006940:	4b4f      	ldr	r3, [pc, #316]	; (8006a80 <adc_1ms+0x258>)
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	4a4e      	ldr	r2, [pc, #312]	; (8006a80 <adc_1ms+0x258>)
 8006946:	60d3      	str	r3, [r2, #12]
	SEN_L_log.before_3ms = SEN_L_log.before_2ms;
 8006948:	4b4d      	ldr	r3, [pc, #308]	; (8006a80 <adc_1ms+0x258>)
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	4a4c      	ldr	r2, [pc, #304]	; (8006a80 <adc_1ms+0x258>)
 800694e:	6093      	str	r3, [r2, #8]
	SEN_L_log.before_2ms = SEN_L_log.before_1ms;
 8006950:	4b4b      	ldr	r3, [pc, #300]	; (8006a80 <adc_1ms+0x258>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a4a      	ldr	r2, [pc, #296]	; (8006a80 <adc_1ms+0x258>)
 8006956:	6053      	str	r3, [r2, #4]
	SEN_L_log.before_1ms = SEN_L_log.now;
 8006958:	4b49      	ldr	r3, [pc, #292]	; (8006a80 <adc_1ms+0x258>)
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	4a48      	ldr	r2, [pc, #288]	; (8006a80 <adc_1ms+0x258>)
 800695e:	6013      	str	r3, [r2, #0]
	SEN_L_log.now = SEN_L.now;
 8006960:	4b46      	ldr	r3, [pc, #280]	; (8006a7c <adc_1ms+0x254>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a46      	ldr	r2, [pc, #280]	; (8006a80 <adc_1ms+0x258>)
 8006966:	6153      	str	r3, [r2, #20]
	SEN_L.diff_1ms = SEN_L_log.now - SEN_L_log.before_1ms;
 8006968:	4b45      	ldr	r3, [pc, #276]	; (8006a80 <adc_1ms+0x258>)
 800696a:	695a      	ldr	r2, [r3, #20]
 800696c:	4b44      	ldr	r3, [pc, #272]	; (8006a80 <adc_1ms+0x258>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	1ad3      	subs	r3, r2, r3
 8006972:	4a42      	ldr	r2, [pc, #264]	; (8006a7c <adc_1ms+0x254>)
 8006974:	6113      	str	r3, [r2, #16]
	SEN_L.diff = SEN_L_log.now - SEN_L_log.before_3ms;
 8006976:	4b42      	ldr	r3, [pc, #264]	; (8006a80 <adc_1ms+0x258>)
 8006978:	695a      	ldr	r2, [r3, #20]
 800697a:	4b41      	ldr	r3, [pc, #260]	; (8006a80 <adc_1ms+0x258>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	4a3e      	ldr	r2, [pc, #248]	; (8006a7c <adc_1ms+0x254>)
 8006982:	60d3      	str	r3, [r2, #12]

	HAL_GPIO_WritePin(SENLED_R_GPIO_Port, SENLED_R_Pin, 0);
 8006984:	2200      	movs	r2, #0
 8006986:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800698a:	483e      	ldr	r0, [pc, #248]	; (8006a84 <adc_1ms+0x25c>)
 800698c:	f7fc f88a 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 8006990:	2300      	movs	r3, #0
 8006992:	70fb      	strb	r3, [r7, #3]
 8006994:	e002      	b.n	800699c <adc_1ms+0x174>
 8006996:	78fb      	ldrb	r3, [r7, #3]
 8006998:	3301      	adds	r3, #1
 800699a:	70fb      	strb	r3, [r7, #3]
 800699c:	78fb      	ldrb	r3, [r7, #3]
 800699e:	2b63      	cmp	r3, #99	; 0x63
 80069a0:	d9f9      	bls.n	8006996 <adc_1ms+0x16e>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 80069a2:	2209      	movs	r2, #9
 80069a4:	4931      	ldr	r1, [pc, #196]	; (8006a6c <adc_1ms+0x244>)
 80069a6:	4832      	ldr	r0, [pc, #200]	; (8006a70 <adc_1ms+0x248>)
 80069a8:	f7fa fbce 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));
	HAL_GPIO_WritePin(SENLED_R_GPIO_Port, SENLED_R_Pin, 1);
 80069ac:	2201      	movs	r2, #1
 80069ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069b2:	4834      	ldr	r0, [pc, #208]	; (8006a84 <adc_1ms+0x25c>)
 80069b4:	f7fc f876 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 80069b8:	2300      	movs	r3, #0
 80069ba:	70bb      	strb	r3, [r7, #2]
 80069bc:	e002      	b.n	80069c4 <adc_1ms+0x19c>
 80069be:	78bb      	ldrb	r3, [r7, #2]
 80069c0:	3301      	adds	r3, #1
 80069c2:	70bb      	strb	r3, [r7, #2]
 80069c4:	78bb      	ldrb	r3, [r7, #2]
 80069c6:	2b63      	cmp	r3, #99	; 0x63
 80069c8:	d9f9      	bls.n	80069be <adc_1ms+0x196>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 80069ca:	2209      	movs	r2, #9
 80069cc:	4927      	ldr	r1, [pc, #156]	; (8006a6c <adc_1ms+0x244>)
 80069ce:	4828      	ldr	r0, [pc, #160]	; (8006a70 <adc_1ms+0x248>)
 80069d0:	f7fa fbba 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));

	SEN_R.now = g_ADCBuffer[4] - g_ADCBuffer[5];
 80069d4:	4b25      	ldr	r3, [pc, #148]	; (8006a6c <adc_1ms+0x244>)
 80069d6:	891b      	ldrh	r3, [r3, #8]
 80069d8:	461a      	mov	r2, r3
 80069da:	4b24      	ldr	r3, [pc, #144]	; (8006a6c <adc_1ms+0x244>)
 80069dc:	895b      	ldrh	r3, [r3, #10]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	4a29      	ldr	r2, [pc, #164]	; (8006a88 <adc_1ms+0x260>)
 80069e2:	6013      	str	r3, [r2, #0]
	SEN_R_log.before_5ms = SEN_R_log.before_4ms;
 80069e4:	4b29      	ldr	r3, [pc, #164]	; (8006a8c <adc_1ms+0x264>)
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	4a28      	ldr	r2, [pc, #160]	; (8006a8c <adc_1ms+0x264>)
 80069ea:	6113      	str	r3, [r2, #16]
	SEN_R_log.before_4ms = SEN_R_log.before_3ms;
 80069ec:	4b27      	ldr	r3, [pc, #156]	; (8006a8c <adc_1ms+0x264>)
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	4a26      	ldr	r2, [pc, #152]	; (8006a8c <adc_1ms+0x264>)
 80069f2:	60d3      	str	r3, [r2, #12]
	SEN_R_log.before_3ms = SEN_R_log.before_2ms;
 80069f4:	4b25      	ldr	r3, [pc, #148]	; (8006a8c <adc_1ms+0x264>)
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	4a24      	ldr	r2, [pc, #144]	; (8006a8c <adc_1ms+0x264>)
 80069fa:	6093      	str	r3, [r2, #8]
	SEN_R_log.before_2ms = SEN_R_log.before_1ms;
 80069fc:	4b23      	ldr	r3, [pc, #140]	; (8006a8c <adc_1ms+0x264>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a22      	ldr	r2, [pc, #136]	; (8006a8c <adc_1ms+0x264>)
 8006a02:	6053      	str	r3, [r2, #4]
	SEN_R_log.before_1ms = SEN_R_log.now;
 8006a04:	4b21      	ldr	r3, [pc, #132]	; (8006a8c <adc_1ms+0x264>)
 8006a06:	695b      	ldr	r3, [r3, #20]
 8006a08:	4a20      	ldr	r2, [pc, #128]	; (8006a8c <adc_1ms+0x264>)
 8006a0a:	6013      	str	r3, [r2, #0]
	SEN_R_log.now = SEN_R.now;
 8006a0c:	4b1e      	ldr	r3, [pc, #120]	; (8006a88 <adc_1ms+0x260>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a1e      	ldr	r2, [pc, #120]	; (8006a8c <adc_1ms+0x264>)
 8006a12:	6153      	str	r3, [r2, #20]
	SEN_R.diff_1ms = SEN_R_log.now - SEN_R_log.before_1ms;
 8006a14:	4b1d      	ldr	r3, [pc, #116]	; (8006a8c <adc_1ms+0x264>)
 8006a16:	695a      	ldr	r2, [r3, #20]
 8006a18:	4b1c      	ldr	r3, [pc, #112]	; (8006a8c <adc_1ms+0x264>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	4a1a      	ldr	r2, [pc, #104]	; (8006a88 <adc_1ms+0x260>)
 8006a20:	6113      	str	r3, [r2, #16]
	SEN_R.diff = SEN_R_log.now - SEN_R_log.before_3ms;
 8006a22:	4b1a      	ldr	r3, [pc, #104]	; (8006a8c <adc_1ms+0x264>)
 8006a24:	695a      	ldr	r2, [r3, #20]
 8006a26:	4b19      	ldr	r3, [pc, #100]	; (8006a8c <adc_1ms+0x264>)
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	4a16      	ldr	r2, [pc, #88]	; (8006a88 <adc_1ms+0x260>)
 8006a2e:	60d3      	str	r3, [r2, #12]

	HAL_GPIO_WritePin(SENLED_LF_GPIO_Port, SENLED_LF_Pin, 0);
 8006a30:	2200      	movs	r2, #0
 8006a32:	2140      	movs	r1, #64	; 0x40
 8006a34:	480c      	ldr	r0, [pc, #48]	; (8006a68 <adc_1ms+0x240>)
 8006a36:	f7fc f835 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	707b      	strb	r3, [r7, #1]
 8006a3e:	e002      	b.n	8006a46 <adc_1ms+0x21e>
 8006a40:	787b      	ldrb	r3, [r7, #1]
 8006a42:	3301      	adds	r3, #1
 8006a44:	707b      	strb	r3, [r7, #1]
 8006a46:	787b      	ldrb	r3, [r7, #1]
 8006a48:	2b63      	cmp	r3, #99	; 0x63
 8006a4a:	d9f9      	bls.n	8006a40 <adc_1ms+0x218>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 8006a4c:	2209      	movs	r2, #9
 8006a4e:	4907      	ldr	r1, [pc, #28]	; (8006a6c <adc_1ms+0x244>)
 8006a50:	4807      	ldr	r0, [pc, #28]	; (8006a70 <adc_1ms+0x248>)
 8006a52:	f7fa fb79 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));
	HAL_GPIO_WritePin(SENLED_LF_GPIO_Port, SENLED_LF_Pin, 1);
 8006a56:	2201      	movs	r2, #1
 8006a58:	2140      	movs	r1, #64	; 0x40
 8006a5a:	4803      	ldr	r0, [pc, #12]	; (8006a68 <adc_1ms+0x240>)
 8006a5c:	f7fc f822 	bl	8002aa4 <HAL_GPIO_WritePin>
	for (uint8_t i = 0; i < 100; i++)
 8006a60:	2300      	movs	r3, #0
 8006a62:	703b      	strb	r3, [r7, #0]
 8006a64:	e017      	b.n	8006a96 <adc_1ms+0x26e>
 8006a66:	bf00      	nop
 8006a68:	40020000 	.word	0x40020000
 8006a6c:	20031bb4 	.word	0x20031bb4
 8006a70:	20000774 	.word	0x20000774
 8006a74:	20019464 	.word	0x20019464
 8006a78:	20031c28 	.word	0x20031c28
 8006a7c:	20031bf4 	.word	0x20031bf4
 8006a80:	20019354 	.word	0x20019354
 8006a84:	40020800 	.word	0x40020800
 8006a88:	2001942c 	.word	0x2001942c
 8006a8c:	20031c44 	.word	0x20031c44
 8006a90:	783b      	ldrb	r3, [r7, #0]
 8006a92:	3301      	adds	r3, #1
 8006a94:	703b      	strb	r3, [r7, #0]
 8006a96:	783b      	ldrb	r3, [r7, #0]
 8006a98:	2b63      	cmp	r3, #99	; 0x63
 8006a9a:	d9f9      	bls.n	8006a90 <adc_1ms+0x268>
		;
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 8006a9c:	2209      	movs	r2, #9
 8006a9e:	4934      	ldr	r1, [pc, #208]	; (8006b70 <adc_1ms+0x348>)
 8006aa0:	4834      	ldr	r0, [pc, #208]	; (8006b74 <adc_1ms+0x34c>)
 8006aa2:	f7fa fb51 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));

	SEN_LF.now = g_ADCBuffer[6] - g_ADCBuffer[7];
 8006aa6:	4b32      	ldr	r3, [pc, #200]	; (8006b70 <adc_1ms+0x348>)
 8006aa8:	899b      	ldrh	r3, [r3, #12]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	4b30      	ldr	r3, [pc, #192]	; (8006b70 <adc_1ms+0x348>)
 8006aae:	89db      	ldrh	r3, [r3, #14]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	4a31      	ldr	r2, [pc, #196]	; (8006b78 <adc_1ms+0x350>)
 8006ab4:	6013      	str	r3, [r2, #0]
	SEN_LF_log.before_5ms = SEN_LF_log.before_4ms;
 8006ab6:	4b31      	ldr	r3, [pc, #196]	; (8006b7c <adc_1ms+0x354>)
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	4a30      	ldr	r2, [pc, #192]	; (8006b7c <adc_1ms+0x354>)
 8006abc:	6113      	str	r3, [r2, #16]
	SEN_LF_log.before_4ms = SEN_LF_log.before_3ms;
 8006abe:	4b2f      	ldr	r3, [pc, #188]	; (8006b7c <adc_1ms+0x354>)
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	4a2e      	ldr	r2, [pc, #184]	; (8006b7c <adc_1ms+0x354>)
 8006ac4:	60d3      	str	r3, [r2, #12]
	SEN_LF_log.before_3ms = SEN_LF_log.before_2ms;
 8006ac6:	4b2d      	ldr	r3, [pc, #180]	; (8006b7c <adc_1ms+0x354>)
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	4a2c      	ldr	r2, [pc, #176]	; (8006b7c <adc_1ms+0x354>)
 8006acc:	6093      	str	r3, [r2, #8]
	SEN_LF_log.before_2ms = SEN_LF_log.before_1ms;
 8006ace:	4b2b      	ldr	r3, [pc, #172]	; (8006b7c <adc_1ms+0x354>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a2a      	ldr	r2, [pc, #168]	; (8006b7c <adc_1ms+0x354>)
 8006ad4:	6053      	str	r3, [r2, #4]
	SEN_LF_log.before_1ms = SEN_LF_log.now;
 8006ad6:	4b29      	ldr	r3, [pc, #164]	; (8006b7c <adc_1ms+0x354>)
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	4a28      	ldr	r2, [pc, #160]	; (8006b7c <adc_1ms+0x354>)
 8006adc:	6013      	str	r3, [r2, #0]
	SEN_LF_log.now = SEN_LF.now;
 8006ade:	4b26      	ldr	r3, [pc, #152]	; (8006b78 <adc_1ms+0x350>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a26      	ldr	r2, [pc, #152]	; (8006b7c <adc_1ms+0x354>)
 8006ae4:	6153      	str	r3, [r2, #20]
	SEN_LF.diff_1ms = SEN_LF_log.before_1ms;
 8006ae6:	4b25      	ldr	r3, [pc, #148]	; (8006b7c <adc_1ms+0x354>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a23      	ldr	r2, [pc, #140]	; (8006b78 <adc_1ms+0x350>)
 8006aec:	6113      	str	r3, [r2, #16]
	SEN_LF.diff = SEN_LF_log.before_3ms;
 8006aee:	4b23      	ldr	r3, [pc, #140]	; (8006b7c <adc_1ms+0x354>)
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	4a21      	ldr	r2, [pc, #132]	; (8006b78 <adc_1ms+0x350>)
 8006af4:	60d3      	str	r3, [r2, #12]

	SEN_F.now = (int) ((SEN_RF.now + SEN_LF.now) / 2);
 8006af6:	4b22      	ldr	r3, [pc, #136]	; (8006b80 <adc_1ms+0x358>)
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	4b1f      	ldr	r3, [pc, #124]	; (8006b78 <adc_1ms+0x350>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4413      	add	r3, r2
 8006b00:	0fda      	lsrs	r2, r3, #31
 8006b02:	4413      	add	r3, r2
 8006b04:	105b      	asrs	r3, r3, #1
 8006b06:	461a      	mov	r2, r3
 8006b08:	4b1e      	ldr	r3, [pc, #120]	; (8006b84 <adc_1ms+0x35c>)
 8006b0a:	601a      	str	r2, [r3, #0]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
 8006b0c:	2209      	movs	r2, #9
 8006b0e:	4918      	ldr	r1, [pc, #96]	; (8006b70 <adc_1ms+0x348>)
 8006b10:	4818      	ldr	r0, [pc, #96]	; (8006b74 <adc_1ms+0x34c>)
 8006b12:	f7fa fb19 	bl	8001148 <HAL_ADC_Start_DMA>
			sizeof(g_ADCBuffer) / sizeof(uint16_t));
	Batt = (float) g_ADCBuffer[8] / 4095 * 3.3 * 2;
 8006b16:	4b16      	ldr	r3, [pc, #88]	; (8006b70 <adc_1ms+0x348>)
 8006b18:	8a1b      	ldrh	r3, [r3, #16]
 8006b1a:	ee07 3a90 	vmov	s15, r3
 8006b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b22:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006b88 <adc_1ms+0x360>
 8006b26:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006b2a:	ee16 0a90 	vmov	r0, s13
 8006b2e:	f7f9 fd33 	bl	8000598 <__aeabi_f2d>
 8006b32:	a30d      	add	r3, pc, #52	; (adr r3, 8006b68 <adc_1ms+0x340>)
 8006b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b38:	f7f9 fd86 	bl	8000648 <__aeabi_dmul>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	460c      	mov	r4, r1
 8006b40:	4618      	mov	r0, r3
 8006b42:	4621      	mov	r1, r4
 8006b44:	4602      	mov	r2, r0
 8006b46:	460b      	mov	r3, r1
 8006b48:	f7f9 fbc8 	bl	80002dc <__adddf3>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	4618      	mov	r0, r3
 8006b52:	4621      	mov	r1, r4
 8006b54:	f7fa f850 	bl	8000bf8 <__aeabi_d2f>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	4b0c      	ldr	r3, [pc, #48]	; (8006b8c <adc_1ms+0x364>)
 8006b5c:	601a      	str	r2, [r3, #0]
}
 8006b5e:	bf00      	nop
 8006b60:	370c      	adds	r7, #12
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd90      	pop	{r4, r7, pc}
 8006b66:	bf00      	nop
 8006b68:	66666666 	.word	0x66666666
 8006b6c:	400a6666 	.word	0x400a6666
 8006b70:	20031bb4 	.word	0x20031bb4
 8006b74:	20000774 	.word	0x20000774
 8006b78:	20031bd4 	.word	0x20031bd4
 8006b7c:	20000a58 	.word	0x20000a58
 8006b80:	20019464 	.word	0x20019464
 8006b84:	20031b98 	.word	0x20031b98
 8006b88:	457ff000 	.word	0x457ff000
 8006b8c:	20000a88 	.word	0x20000a88

08006b90 <failsafe>:

void failsafe(void) {
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
	failsafe_flag = 1;
 8006b94:	4b25      	ldr	r3, [pc, #148]	; (8006c2c <failsafe+0x9c>)
 8006b96:	2201      	movs	r2, #1
 8006b98:	701a      	strb	r2, [r3, #0]
	ideal_translation.accel = 0.0;
 8006b9a:	4b25      	ldr	r3, [pc, #148]	; (8006c30 <failsafe+0xa0>)
 8006b9c:	f04f 0200 	mov.w	r2, #0
 8006ba0:	601a      	str	r2, [r3, #0]
	ideal_translation.vel = 0.0;
 8006ba2:	4b23      	ldr	r3, [pc, #140]	; (8006c30 <failsafe+0xa0>)
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	605a      	str	r2, [r3, #4]
	duty_to_moter();
 8006baa:	f002 fa21 	bl	8008ff0 <duty_to_moter>
	set_buzzer(0, C_4, 300);
 8006bae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bb2:	f44f 7183 	mov.w	r1, #262	; 0x106
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	f7ff faaa 	bl	8006110 <set_buzzer>
	set_buzzer(1, 0, 300);
 8006bbc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bc0:	2100      	movs	r1, #0
 8006bc2:	2001      	movs	r0, #1
 8006bc4:	f7ff faa4 	bl	8006110 <set_buzzer>
	set_buzzer(2, D_4, 300);
 8006bc8:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bcc:	f44f 7193 	mov.w	r1, #294	; 0x126
 8006bd0:	2002      	movs	r0, #2
 8006bd2:	f7ff fa9d 	bl	8006110 <set_buzzer>
	set_buzzer(3, 0, 300);
 8006bd6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bda:	2100      	movs	r1, #0
 8006bdc:	2003      	movs	r0, #3
 8006bde:	f7ff fa97 	bl	8006110 <set_buzzer>
	set_buzzer(4, E_4, 300);
 8006be2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006be6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8006bea:	2004      	movs	r0, #4
 8006bec:	f7ff fa90 	bl	8006110 <set_buzzer>
	set_buzzer(5, 0, 300);
 8006bf0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	2005      	movs	r0, #5
 8006bf8:	f7ff fa8a 	bl	8006110 <set_buzzer>
	set_buzzer(6, F_4, 300);
 8006bfc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006c00:	f240 115d 	movw	r1, #349	; 0x15d
 8006c04:	2006      	movs	r0, #6
 8006c06:	f7ff fa83 	bl	8006110 <set_buzzer>
	x.now = 0;
 8006c0a:	4b0a      	ldr	r3, [pc, #40]	; (8006c34 <failsafe+0xa4>)
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	701a      	strb	r2, [r3, #0]
	y.now = 0;
 8006c10:	4b09      	ldr	r3, [pc, #36]	; (8006c38 <failsafe+0xa8>)
 8006c12:	2200      	movs	r2, #0
 8006c14:	701a      	strb	r2, [r3, #0]
	direction = 0;
 8006c16:	4b09      	ldr	r3, [pc, #36]	; (8006c3c <failsafe+0xac>)
 8006c18:	2200      	movs	r2, #0
 8006c1a:	701a      	strb	r2, [r3, #0]

	failsafe_flag = 1;
 8006c1c:	4b03      	ldr	r3, [pc, #12]	; (8006c2c <failsafe+0x9c>)
 8006c1e:	2201      	movs	r2, #1
 8006c20:	701a      	strb	r2, [r3, #0]
	failsafe_counter = 0;
 8006c22:	4b07      	ldr	r3, [pc, #28]	; (8006c40 <failsafe+0xb0>)
 8006c24:	2200      	movs	r2, #0
 8006c26:	801a      	strh	r2, [r3, #0]
}
 8006c28:	bf00      	nop
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	20000674 	.word	0x20000674
 8006c30:	20019420 	.word	0x20019420
 8006c34:	20000a8c 	.word	0x20000a8c
 8006c38:	200194e8 	.word	0x200194e8
 8006c3c:	20000668 	.word	0x20000668
 8006c40:	20000680 	.word	0x20000680
 8006c44:	00000000 	.word	0x00000000

08006c48 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8006c48:	b590      	push	{r4, r7, lr}
 8006c4a:	b085      	sub	sp, #20
 8006c4c:	af02      	add	r7, sp, #8

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8006c4e:	f7fa f9a3 	bl	8000f98 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8006c52:	f000 f9af 	bl	8006fb4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8006c56:	f7ff fb13 	bl	8006280 <MX_GPIO_Init>
	MX_DMA_Init();
 8006c5a:	f7ff faf1 	bl	8006240 <MX_DMA_Init>
	MX_ADC1_Init();
 8006c5e:	f7ff f8e1 	bl	8005e24 <MX_ADC1_Init>
	MX_SPI2_Init();
 8006c62:	f003 f8e9 	bl	8009e38 <MX_SPI2_Init>
	MX_SPI3_Init();
 8006c66:	f003 f91d 	bl	8009ea4 <MX_SPI3_Init>
	MX_TIM2_Init();
 8006c6a:	f003 fb11 	bl	800a290 <MX_TIM2_Init>
	MX_TIM3_Init();
 8006c6e:	f003 fb73 	bl	800a358 <MX_TIM3_Init>
	MX_TIM6_Init();
 8006c72:	f003 fbcb 	bl	800a40c <MX_TIM6_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim6);
 8006c76:	48ac      	ldr	r0, [pc, #688]	; (8006f28 <main+0x2e0>)
 8006c78:	f7fc fe1f 	bl	80038ba <HAL_TIM_Base_Start_IT>
	SEGGER_RTT_Init();
 8006c7c:	f7fd fdbc 	bl	80047f8 <SEGGER_RTT_Init>
	SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0, SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006c80:	2300      	movs	r3, #0
 8006c82:	9300      	str	r3, [sp, #0]
 8006c84:	2300      	movs	r3, #0
 8006c86:	2200      	movs	r2, #0
 8006c88:	2100      	movs	r1, #0
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	f7fd fd4a 	bl	8004724 <SEGGER_RTT_ConfigUpBuffer>
	printf("\x1b[0m");
 8006c90:	48a6      	ldr	r0, [pc, #664]	; (8006f2c <main+0x2e4>)
 8006c92:	f004 fcd1 	bl	800b638 <iprintf>
	init_walldata();
 8006c96:	f003 ff81 	bl	800ab9c <init_walldata>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, SET);
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ca0:	48a3      	ldr	r0, [pc, #652]	; (8006f30 <main+0x2e8>)
 8006ca2:	f7fb feff 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_L_EN_GPIO_Port, CS_L_EN_Pin, 1);
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	2180      	movs	r1, #128	; 0x80
 8006caa:	48a2      	ldr	r0, [pc, #648]	; (8006f34 <main+0x2ec>)
 8006cac:	f7fb fefa 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_R_EN_GPIO_Port, CS_R_EN_Pin, 1);
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	2140      	movs	r1, #64	; 0x40
 8006cb4:	489f      	ldr	r0, [pc, #636]	; (8006f34 <main+0x2ec>)
 8006cb6:	f7fb fef5 	bl	8002aa4 <HAL_GPIO_WritePin>
	init_gyro();
 8006cba:	f001 fad5 	bl	8008268 <init_gyro>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8006cbe:	2100      	movs	r1, #0
 8006cc0:	489d      	ldr	r0, [pc, #628]	; (8006f38 <main+0x2f0>)
 8006cc2:	f7fc fe87 	bl	80039d4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8006cc6:	2104      	movs	r1, #4
 8006cc8:	489b      	ldr	r0, [pc, #620]	; (8006f38 <main+0x2f0>)
 8006cca:	f7fc fe83 	bl	80039d4 <HAL_TIM_PWM_Stop>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8006cce:	4b9a      	ldr	r3, [pc, #616]	; (8006f38 <main+0x2f0>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8006cd6:	4b98      	ldr	r3, [pc, #608]	; (8006f38 <main+0x2f0>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	639a      	str	r2, [r3, #56]	; 0x38
	set_led(0);
 8006cde:	2000      	movs	r0, #0
 8006ce0:	f001 fc80 	bl	80085e4 <set_led>
	HAL_GPIO_WritePin(SENLED_RF_GPIO_Port, SENLED_RF_Pin, SET);
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006cea:	4891      	ldr	r0, [pc, #580]	; (8006f30 <main+0x2e8>)
 8006cec:	f7fb feda 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SENLED_LF_GPIO_Port, SENLED_LF_Pin, SET);
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	2140      	movs	r1, #64	; 0x40
 8006cf4:	488e      	ldr	r0, [pc, #568]	; (8006f30 <main+0x2e8>)
 8006cf6:	f7fb fed5 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SENLED_R_GPIO_Port, SENLED_R_Pin, SET);
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d00:	488e      	ldr	r0, [pc, #568]	; (8006f3c <main+0x2f4>)
 8006d02:	f7fb fecf 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SENLED_L_GPIO_Port, SENLED_L_Pin, SET);
 8006d06:	2201      	movs	r2, #1
 8006d08:	2120      	movs	r1, #32
 8006d0a:	4889      	ldr	r0, [pc, #548]	; (8006f30 <main+0x2e8>)
 8006d0c:	f7fb feca 	bl	8002aa4 <HAL_GPIO_WritePin>
	clear_Map(&walldata.real);
 8006d10:	488b      	ldr	r0, [pc, #556]	; (8006f40 <main+0x2f8>)
 8006d12:	f003 feeb 	bl	800aaec <clear_Map>
	clear_Map(&walldata.checked);
 8006d16:	488b      	ldr	r0, [pc, #556]	; (8006f44 <main+0x2fc>)
 8006d18:	f003 fee8 	bl	800aaec <clear_Map>
	clear_adachiMap(&walldata.adachi);
 8006d1c:	488a      	ldr	r0, [pc, #552]	; (8006f48 <main+0x300>)
 8006d1e:	f003 ff18 	bl	800ab52 <clear_adachiMap>

	HAL_Delay(10);
 8006d22:	200a      	movs	r0, #10
 8006d24:	f7fa f9aa 	bl	800107c <HAL_Delay>
	Battery_Check();
 8006d28:	f001 fbe2 	bl	80084f0 <Battery_Check>
//	walldata.real.column[1]++;

//	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) g_ADCBuffer,
//			sizeof(g_ADCBuffer) / sizeof(uint16_t));

	for (i = 0; i < 17; i++) {
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	80fb      	strh	r3, [r7, #6]
 8006d30:	e024      	b.n	8006d7c <main+0x134>
		for (j = 0; j < 17; j++) {
 8006d32:	2300      	movs	r3, #0
 8006d34:	80bb      	strh	r3, [r7, #4]
 8006d36:	e010      	b.n	8006d5a <main+0x112>
			step_map[i][j] = i + j * 16;
 8006d38:	88bb      	ldrh	r3, [r7, #4]
 8006d3a:	011b      	lsls	r3, r3, #4
 8006d3c:	b298      	uxth	r0, r3
 8006d3e:	88fa      	ldrh	r2, [r7, #6]
 8006d40:	88bb      	ldrh	r3, [r7, #4]
 8006d42:	88f9      	ldrh	r1, [r7, #6]
 8006d44:	4401      	add	r1, r0
 8006d46:	b288      	uxth	r0, r1
 8006d48:	4980      	ldr	r1, [pc, #512]	; (8006f4c <main+0x304>)
 8006d4a:	0112      	lsls	r2, r2, #4
 8006d4c:	4413      	add	r3, r2
 8006d4e:	4602      	mov	r2, r0
 8006d50:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (j = 0; j < 17; j++) {
 8006d54:	88bb      	ldrh	r3, [r7, #4]
 8006d56:	3301      	adds	r3, #1
 8006d58:	80bb      	strh	r3, [r7, #4]
 8006d5a:	88bb      	ldrh	r3, [r7, #4]
 8006d5c:	2b10      	cmp	r3, #16
 8006d5e:	d9eb      	bls.n	8006d38 <main+0xf0>
		}
		printf("i=%d,pari=%d\n", i, check_parity(i));
 8006d60:	88fc      	ldrh	r4, [r7, #6]
 8006d62:	88fb      	ldrh	r3, [r7, #6]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f001 fb53 	bl	8008410 <check_parity>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4877      	ldr	r0, [pc, #476]	; (8006f50 <main+0x308>)
 8006d72:	f004 fc61 	bl	800b638 <iprintf>
	for (i = 0; i < 17; i++) {
 8006d76:	88fb      	ldrh	r3, [r7, #6]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	80fb      	strh	r3, [r7, #6]
 8006d7c:	88fb      	ldrh	r3, [r7, #6]
 8006d7e:	2b10      	cmp	r3, #16
 8006d80:	d9d7      	bls.n	8006d32 <main+0xea>
	}

//	output_Walldata(REAL);
	mode = 0;
 8006d82:	4b74      	ldr	r3, [pc, #464]	; (8006f54 <main+0x30c>)
 8006d84:	2200      	movs	r2, #0
 8006d86:	701a      	strb	r2, [r3, #0]
	mode_select_dis = 10;
 8006d88:	4b73      	ldr	r3, [pc, #460]	; (8006f58 <main+0x310>)
 8006d8a:	4a74      	ldr	r2, [pc, #464]	; (8006f5c <main+0x314>)
 8006d8c:	601a      	str	r2, [r3, #0]

	SEN_L.reference = 376;
 8006d8e:	4b74      	ldr	r3, [pc, #464]	; (8006f60 <main+0x318>)
 8006d90:	f44f 72bc 	mov.w	r2, #376	; 0x178
 8006d94:	605a      	str	r2, [r3, #4]
	SEN_L.threshold = 61;
 8006d96:	4b72      	ldr	r3, [pc, #456]	; (8006f60 <main+0x318>)
 8006d98:	223d      	movs	r2, #61	; 0x3d
 8006d9a:	609a      	str	r2, [r3, #8]
	SEN_R.reference = 394;
 8006d9c:	4b71      	ldr	r3, [pc, #452]	; (8006f64 <main+0x31c>)
 8006d9e:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 8006da2:	605a      	str	r2, [r3, #4]
	SEN_R.threshold = 100;
 8006da4:	4b6f      	ldr	r3, [pc, #444]	; (8006f64 <main+0x31c>)
 8006da6:	2264      	movs	r2, #100	; 0x64
 8006da8:	609a      	str	r2, [r3, #8]
	SEN_LF.reference = 496;
 8006daa:	4b6f      	ldr	r3, [pc, #444]	; (8006f68 <main+0x320>)
 8006dac:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
 8006db0:	605a      	str	r2, [r3, #4]
	SEN_LF.threshold = 374;
 8006db2:	4b6d      	ldr	r3, [pc, #436]	; (8006f68 <main+0x320>)
 8006db4:	f44f 72bb 	mov.w	r2, #374	; 0x176
 8006db8:	609a      	str	r2, [r3, #8]
	SEN_RF.reference = 550;
 8006dba:	4b6c      	ldr	r3, [pc, #432]	; (8006f6c <main+0x324>)
 8006dbc:	f240 2226 	movw	r2, #550	; 0x226
 8006dc0:	605a      	str	r2, [r3, #4]
	SEN_RF.threshold = 380;
 8006dc2:	4b6a      	ldr	r3, [pc, #424]	; (8006f6c <main+0x324>)
 8006dc4:	f44f 72be 	mov.w	r2, #380	; 0x17c
 8006dc8:	609a      	str	r2, [r3, #8]

	SEN_F.threshold = (int) (SEN_RF.threshold + SEN_LF.threshold) / 2*0.45;
 8006dca:	4b68      	ldr	r3, [pc, #416]	; (8006f6c <main+0x324>)
 8006dcc:	689a      	ldr	r2, [r3, #8]
 8006dce:	4b66      	ldr	r3, [pc, #408]	; (8006f68 <main+0x320>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	4413      	add	r3, r2
 8006dd4:	0fda      	lsrs	r2, r3, #31
 8006dd6:	4413      	add	r3, r2
 8006dd8:	105b      	asrs	r3, r3, #1
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7f9 fbca 	bl	8000574 <__aeabi_i2d>
 8006de0:	a34f      	add	r3, pc, #316	; (adr r3, 8006f20 <main+0x2d8>)
 8006de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de6:	f7f9 fc2f 	bl	8000648 <__aeabi_dmul>
 8006dea:	4603      	mov	r3, r0
 8006dec:	460c      	mov	r4, r1
 8006dee:	4618      	mov	r0, r3
 8006df0:	4621      	mov	r1, r4
 8006df2:	f7f9 fed9 	bl	8000ba8 <__aeabi_d2iz>
 8006df6:	4602      	mov	r2, r0
 8006df8:	4b5d      	ldr	r3, [pc, #372]	; (8006f70 <main+0x328>)
 8006dfa:	609a      	str	r2, [r3, #8]
	SEN_F.reference = (int) (SEN_RF.reference + SEN_LF.reference) / 2;
 8006dfc:	4b5b      	ldr	r3, [pc, #364]	; (8006f6c <main+0x324>)
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	4b59      	ldr	r3, [pc, #356]	; (8006f68 <main+0x320>)
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4413      	add	r3, r2
 8006e06:	0fda      	lsrs	r2, r3, #31
 8006e08:	4413      	add	r3, r2
 8006e0a:	105b      	asrs	r3, r3, #1
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	4b58      	ldr	r3, [pc, #352]	; (8006f70 <main+0x328>)
 8006e10:	605a      	str	r2, [r3, #4]

	run_gain.Kp = 0.6;
 8006e12:	4b58      	ldr	r3, [pc, #352]	; (8006f74 <main+0x32c>)
 8006e14:	4a58      	ldr	r2, [pc, #352]	; (8006f78 <main+0x330>)
 8006e16:	601a      	str	r2, [r3, #0]
	run_gain.Ki = 0.15;
 8006e18:	4b56      	ldr	r3, [pc, #344]	; (8006f74 <main+0x32c>)
 8006e1a:	4a58      	ldr	r2, [pc, #352]	; (8006f7c <main+0x334>)
 8006e1c:	605a      	str	r2, [r3, #4]
	rotation_gain.Kp = 0.41;
 8006e1e:	4b58      	ldr	r3, [pc, #352]	; (8006f80 <main+0x338>)
 8006e20:	4a58      	ldr	r2, [pc, #352]	; (8006f84 <main+0x33c>)
 8006e22:	601a      	str	r2, [r3, #0]
	rotation_gain.Ki = 0.005; //3
 8006e24:	4b56      	ldr	r3, [pc, #344]	; (8006f80 <main+0x338>)
 8006e26:	4a58      	ldr	r2, [pc, #352]	; (8006f88 <main+0x340>)
 8006e28:	605a      	str	r2, [r3, #4]
	wall_cntrol_gain.Kp = 0.05;
 8006e2a:	4b58      	ldr	r3, [pc, #352]	; (8006f8c <main+0x344>)
 8006e2c:	4a58      	ldr	r2, [pc, #352]	; (8006f90 <main+0x348>)
 8006e2e:	601a      	str	r2, [r3, #0]
	wall_cntrol_gain.Kd = 0.0;
 8006e30:	4b56      	ldr	r3, [pc, #344]	; (8006f8c <main+0x344>)
 8006e32:	f04f 0200 	mov.w	r2, #0
 8006e36:	609a      	str	r2, [r3, #8]

	nomal_run.vel_search = 280.0;
 8006e38:	4b56      	ldr	r3, [pc, #344]	; (8006f94 <main+0x34c>)
 8006e3a:	4a57      	ldr	r2, [pc, #348]	; (8006f98 <main+0x350>)
 8006e3c:	601a      	str	r2, [r3, #0]
	nomal_run.accel = 1000.0;
 8006e3e:	4b55      	ldr	r3, [pc, #340]	; (8006f94 <main+0x34c>)
 8006e40:	4a56      	ldr	r2, [pc, #344]	; (8006f9c <main+0x354>)
 8006e42:	60da      	str	r2, [r3, #12]
	nomal_rotation.vel_search = 750.0;
 8006e44:	4b56      	ldr	r3, [pc, #344]	; (8006fa0 <main+0x358>)
 8006e46:	4a57      	ldr	r2, [pc, #348]	; (8006fa4 <main+0x35c>)
 8006e48:	601a      	str	r2, [r3, #0]
	nomal_rotation.accel = 1700.0;
 8006e4a:	4b55      	ldr	r3, [pc, #340]	; (8006fa0 <main+0x358>)
 8006e4c:	4a56      	ldr	r2, [pc, #344]	; (8006fa8 <main+0x360>)
 8006e4e:	60da      	str	r2, [r3, #12]

	x.goal = 6;
 8006e50:	4b56      	ldr	r3, [pc, #344]	; (8006fac <main+0x364>)
 8006e52:	2206      	movs	r2, #6
 8006e54:	705a      	strb	r2, [r3, #1]
	y.goal = 9;
 8006e56:	4b56      	ldr	r3, [pc, #344]	; (8006fb0 <main+0x368>)
 8006e58:	2209      	movs	r2, #9
 8006e5a:	705a      	strb	r2, [r3, #1]
//		}

//		printf("mode:sel_dis=%3.2f,vel=%3.2f\n", mode_select_dis, real_R.vel);
//		printf("R=%8.2f,	L=%8.2f\n",test_R,test_L);

		set_led(mode);
 8006e5c:	4b3d      	ldr	r3, [pc, #244]	; (8006f54 <main+0x30c>)
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f001 fbbf 	bl	80085e4 <set_led>
		if (mode_select_dis > 30) {
 8006e66:	4b3c      	ldr	r3, [pc, #240]	; (8006f58 <main+0x310>)
 8006e68:	edd3 7a00 	vldr	s15, [r3]
 8006e6c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8006e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e78:	dd15      	ble.n	8006ea6 <main+0x25e>
			mode_select_dis = 0;
 8006e7a:	4b37      	ldr	r3, [pc, #220]	; (8006f58 <main+0x310>)
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]
			mode++;
 8006e82:	4b34      	ldr	r3, [pc, #208]	; (8006f54 <main+0x30c>)
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	3301      	adds	r3, #1
 8006e88:	b2da      	uxtb	r2, r3
 8006e8a:	4b32      	ldr	r3, [pc, #200]	; (8006f54 <main+0x30c>)
 8006e8c:	701a      	strb	r2, [r3, #0]
			if (mode >= 8) {
 8006e8e:	4b31      	ldr	r3, [pc, #196]	; (8006f54 <main+0x30c>)
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	2b07      	cmp	r3, #7
 8006e94:	d902      	bls.n	8006e9c <main+0x254>
				mode = 0;
 8006e96:	4b2f      	ldr	r3, [pc, #188]	; (8006f54 <main+0x30c>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	701a      	strb	r2, [r3, #0]
			}
			set_buzzer_mode(mode);
 8006e9c:	4b2d      	ldr	r3, [pc, #180]	; (8006f54 <main+0x30c>)
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f7ff f965 	bl	8006170 <set_buzzer_mode>
		}

		if (mode_select_dis < -30) {
 8006ea6:	4b2c      	ldr	r3, [pc, #176]	; (8006f58 <main+0x310>)
 8006ea8:	edd3 7a00 	vldr	s15, [r3]
 8006eac:	eebb 7a0e 	vmov.f32	s14, #190	; 0xc1f00000 -30.0
 8006eb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eb8:	d515      	bpl.n	8006ee6 <main+0x29e>
			mode_select_dis = 0;
 8006eba:	4b27      	ldr	r3, [pc, #156]	; (8006f58 <main+0x310>)
 8006ebc:	f04f 0200 	mov.w	r2, #0
 8006ec0:	601a      	str	r2, [r3, #0]
			if (mode == 0) {
 8006ec2:	4b24      	ldr	r3, [pc, #144]	; (8006f54 <main+0x30c>)
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d102      	bne.n	8006ed0 <main+0x288>
				mode = 8;
 8006eca:	4b22      	ldr	r3, [pc, #136]	; (8006f54 <main+0x30c>)
 8006ecc:	2208      	movs	r2, #8
 8006ece:	701a      	strb	r2, [r3, #0]
			}
			mode--;
 8006ed0:	4b20      	ldr	r3, [pc, #128]	; (8006f54 <main+0x30c>)
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	4b1e      	ldr	r3, [pc, #120]	; (8006f54 <main+0x30c>)
 8006eda:	701a      	strb	r2, [r3, #0]
			set_buzzer_mode(mode);
 8006edc:	4b1d      	ldr	r3, [pc, #116]	; (8006f54 <main+0x30c>)
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f7ff f945 	bl	8006170 <set_buzzer_mode>
		}

		if (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 8006ee6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006eea:	4812      	ldr	r0, [pc, #72]	; (8006f34 <main+0x2ec>)
 8006eec:	f7fb fdc2 	bl	8002a74 <HAL_GPIO_ReadPin>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d10f      	bne.n	8006f16 <main+0x2ce>
			mode_select_dis = 0;
 8006ef6:	4b18      	ldr	r3, [pc, #96]	; (8006f58 <main+0x310>)
 8006ef8:	f04f 0200 	mov.w	r2, #0
 8006efc:	601a      	str	r2, [r3, #0]
			set_led(0);
 8006efe:	2000      	movs	r0, #0
 8006f00:	f001 fb70 	bl	80085e4 <set_led>
			set_buzzer_mode(mode);
 8006f04:	4b13      	ldr	r3, [pc, #76]	; (8006f54 <main+0x30c>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7ff f931 	bl	8006170 <set_buzzer_mode>
			chattering();
 8006f0e:	f001 f88b 	bl	8008028 <chattering>
			go_mode();
 8006f12:	f000 fa53 	bl	80073bc <go_mode>
		}
		HAL_GPIO_TogglePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin);
 8006f16:	2110      	movs	r1, #16
 8006f18:	4805      	ldr	r0, [pc, #20]	; (8006f30 <main+0x2e8>)
 8006f1a:	f7fb fddc 	bl	8002ad6 <HAL_GPIO_TogglePin>
		set_led(mode);
 8006f1e:	e79d      	b.n	8006e5c <main+0x214>
 8006f20:	cccccccd 	.word	0xcccccccd
 8006f24:	3fdccccc 	.word	0x3fdccccc
 8006f28:	2000090c 	.word	0x2000090c
 8006f2c:	0800d548 	.word	0x0800d548
 8006f30:	40020000 	.word	0x40020000
 8006f34:	40020400 	.word	0x40020400
 8006f38:	2000094c 	.word	0x2000094c
 8006f3c:	40020800 	.word	0x40020800
 8006f40:	2000098c 	.word	0x2000098c
 8006f44:	200009d0 	.word	0x200009d0
 8006f48:	20000a14 	.word	0x20000a14
 8006f4c:	20000a90 	.word	0x20000a90
 8006f50:	0800d550 	.word	0x0800d550
 8006f54:	20000669 	.word	0x20000669
 8006f58:	20000678 	.word	0x20000678
 8006f5c:	41200000 	.word	0x41200000
 8006f60:	20031bf4 	.word	0x20031bf4
 8006f64:	2001942c 	.word	0x2001942c
 8006f68:	20031bd4 	.word	0x20031bd4
 8006f6c:	20019464 	.word	0x20019464
 8006f70:	20031b98 	.word	0x20031b98
 8006f74:	2000001c 	.word	0x2000001c
 8006f78:	3f19999a 	.word	0x3f19999a
 8006f7c:	3e19999a 	.word	0x3e19999a
 8006f80:	20000010 	.word	0x20000010
 8006f84:	3ed1eb85 	.word	0x3ed1eb85
 8006f88:	3ba3d70a 	.word	0x3ba3d70a
 8006f8c:	20031c1c 	.word	0x20031c1c
 8006f90:	3d4ccccd 	.word	0x3d4ccccd
 8006f94:	20000040 	.word	0x20000040
 8006f98:	438c0000 	.word	0x438c0000
 8006f9c:	447a0000 	.word	0x447a0000
 8006fa0:	20000050 	.word	0x20000050
 8006fa4:	443b8000 	.word	0x443b8000
 8006fa8:	44d48000 	.word	0x44d48000
 8006fac:	20000a8c 	.word	0x20000a8c
 8006fb0:	200194e8 	.word	0x200194e8

08006fb4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b094      	sub	sp, #80	; 0x50
 8006fb8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8006fba:	f107 031c 	add.w	r3, r7, #28
 8006fbe:	2234      	movs	r2, #52	; 0x34
 8006fc0:	2100      	movs	r1, #0
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f003 fed3 	bl	800ad6e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8006fc8:	f107 0308 	add.w	r3, r7, #8
 8006fcc:	2200      	movs	r2, #0
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	605a      	str	r2, [r3, #4]
 8006fd2:	609a      	str	r2, [r3, #8]
 8006fd4:	60da      	str	r2, [r3, #12]
 8006fd6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8006fd8:	2300      	movs	r3, #0
 8006fda:	607b      	str	r3, [r7, #4]
 8006fdc:	4b28      	ldr	r3, [pc, #160]	; (8007080 <SystemClock_Config+0xcc>)
 8006fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe0:	4a27      	ldr	r2, [pc, #156]	; (8007080 <SystemClock_Config+0xcc>)
 8006fe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fe6:	6413      	str	r3, [r2, #64]	; 0x40
 8006fe8:	4b25      	ldr	r3, [pc, #148]	; (8007080 <SystemClock_Config+0xcc>)
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ff0:	607b      	str	r3, [r7, #4]
 8006ff2:	687b      	ldr	r3, [r7, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	603b      	str	r3, [r7, #0]
 8006ff8:	4b22      	ldr	r3, [pc, #136]	; (8007084 <SystemClock_Config+0xd0>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a21      	ldr	r2, [pc, #132]	; (8007084 <SystemClock_Config+0xd0>)
 8006ffe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007002:	6013      	str	r3, [r2, #0]
 8007004:	4b1f      	ldr	r3, [pc, #124]	; (8007084 <SystemClock_Config+0xd0>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800700c:	603b      	str	r3, [r7, #0]
 800700e:	683b      	ldr	r3, [r7, #0]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007010:	2301      	movs	r3, #1
 8007012:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007014:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007018:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800701a:	2302      	movs	r3, #2
 800701c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800701e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007022:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 8;
 8007024:	2308      	movs	r3, #8
 8007026:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 100;
 8007028:	2364      	movs	r3, #100	; 0x64
 800702a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800702c:	2302      	movs	r3, #2
 800702e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8007030:	2302      	movs	r3, #2
 8007032:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8007034:	2302      	movs	r3, #2
 8007036:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8007038:	f107 031c 	add.w	r3, r7, #28
 800703c:	4618      	mov	r0, r3
 800703e:	f7fb ff1d 	bl	8002e7c <HAL_RCC_OscConfig>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d001      	beq.n	800704c <SystemClock_Config+0x98>
		Error_Handler();
 8007048:	f000 f81e 	bl	8007088 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800704c:	230f      	movs	r3, #15
 800704e:	60bb      	str	r3, [r7, #8]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007050:	2302      	movs	r3, #2
 8007052:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007054:	2300      	movs	r3, #0
 8007056:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8007058:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800705c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800705e:	2300      	movs	r3, #0
 8007060:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8007062:	f107 0308 	add.w	r3, r7, #8
 8007066:	2103      	movs	r1, #3
 8007068:	4618      	mov	r0, r3
 800706a:	f7fb fd4f 	bl	8002b0c <HAL_RCC_ClockConfig>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d001      	beq.n	8007078 <SystemClock_Config+0xc4>
		Error_Handler();
 8007074:	f000 f808 	bl	8007088 <Error_Handler>
	}
}
 8007078:	bf00      	nop
 800707a:	3750      	adds	r7, #80	; 0x50
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	40023800 	.word	0x40023800
 8007084:	40007000 	.word	0x40007000

08007088 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8007088:	b480      	push	{r7}
 800708a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800708c:	bf00      	nop
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr

08007096 <mode_0>:
#include "other.h"
#include "motion.h"
#include "adachi.h"
#include "buzzer.h"

void mode_0(void) {
 8007096:	b580      	push	{r7, lr}
 8007098:	af00      	add	r7, sp, #0
//	uint8_t i;
	read_all_log_from_flash();
 800709a:	f001 f863 	bl	8008164 <read_all_log_from_flash>
	log_output();
 800709e:	f001 fbcd 	bl	800883c <log_output>

//	read_all_walldata();
//	adachi_map(x.goal, y.goal, 4, walldata.real);
//	output_Walldata(REAL);
}
 80070a2:	bf00      	nop
 80070a4:	bd80      	pop	{r7, pc}
	...

080070a8 <mode_1>:

void mode_1(void) {
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af02      	add	r7, sp, #8
//	moter_flag = 1;
//	printf("4,mode=%d,%d\n", mode, (mode & 0x80));

//	run_gain.Ki=0;

	start_led();
 80070ae:	f001 fca3 	bl	80089f8 <start_led>
	adachi_search_run(x.goal, y.goal, 4, nomal_run.accel, nomal_run.vel_search,
 80070b2:	4b0b      	ldr	r3, [pc, #44]	; (80070e0 <mode_1+0x38>)
 80070b4:	7858      	ldrb	r0, [r3, #1]
 80070b6:	4b0b      	ldr	r3, [pc, #44]	; (80070e4 <mode_1+0x3c>)
 80070b8:	7859      	ldrb	r1, [r3, #1]
 80070ba:	4b0b      	ldr	r3, [pc, #44]	; (80070e8 <mode_1+0x40>)
 80070bc:	edd3 7a03 	vldr	s15, [r3, #12]
 80070c0:	4b09      	ldr	r3, [pc, #36]	; (80070e8 <mode_1+0x40>)
 80070c2:	ed93 7a00 	vldr	s14, [r3]
 80070c6:	2300      	movs	r3, #0
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	2301      	movs	r3, #1
 80070cc:	eef0 0a47 	vmov.f32	s1, s14
 80070d0:	eeb0 0a67 	vmov.f32	s0, s15
 80070d4:	2204      	movs	r2, #4
 80070d6:	f7fe fb9d 	bl	8005814 <adachi_search_run>
//	run_right_deviation.cumulative = 0.0;
//	//	set_straight(90.0, 3500, 300, 0.0, 0.0);
////	wait_straight();
//	moter_flag = 0;
//	save_log_to_flash();
}
 80070da:	bf00      	nop
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	20000a8c 	.word	0x20000a8c
 80070e4:	200194e8 	.word	0x200194e8
 80070e8:	20000040 	.word	0x20000040

080070ec <mode_2>:

void mode_2(void) {
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af02      	add	r7, sp, #8

	start_led();
 80070f2:	f001 fc81 	bl	80089f8 <start_led>
	adachi_search_run(x.goal, y.goal, 4, nomal_run.accel, nomal_run.vel_search,
 80070f6:	4b0b      	ldr	r3, [pc, #44]	; (8007124 <mode_2+0x38>)
 80070f8:	7858      	ldrb	r0, [r3, #1]
 80070fa:	4b0b      	ldr	r3, [pc, #44]	; (8007128 <mode_2+0x3c>)
 80070fc:	7859      	ldrb	r1, [r3, #1]
 80070fe:	4b0b      	ldr	r3, [pc, #44]	; (800712c <mode_2+0x40>)
 8007100:	edd3 7a03 	vldr	s15, [r3, #12]
 8007104:	4b09      	ldr	r3, [pc, #36]	; (800712c <mode_2+0x40>)
 8007106:	ed93 7a00 	vldr	s14, [r3]
 800710a:	2300      	movs	r3, #0
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	2300      	movs	r3, #0
 8007110:	eef0 0a47 	vmov.f32	s1, s14
 8007114:	eeb0 0a67 	vmov.f32	s0, s15
 8007118:	2204      	movs	r2, #4
 800711a:	f7fe fb7b 	bl	8005814 <adachi_search_run>
			0, 0);
//	log_start();
//	adachi_search_run_known(x.goal, y.goal, 4, nomal_run.accel, nomal_run.vel_search, 0, 0);
//	search_run_special(x.goal, y.goal, 4);
}
 800711e:	bf00      	nop
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20000a8c 	.word	0x20000a8c
 8007128:	200194e8 	.word	0x200194e8
 800712c:	20000040 	.word	0x20000040

08007130 <mode_3>:

void mode_3(void) { //253.558
 8007130:	b580      	push	{r7, lr}
 8007132:	b082      	sub	sp, #8
 8007134:	af02      	add	r7, sp, #8
	wall_cntrol_gain.Kp=0.03;
 8007136:	4b0e      	ldr	r3, [pc, #56]	; (8007170 <mode_3+0x40>)
 8007138:	4a0e      	ldr	r2, [pc, #56]	; (8007174 <mode_3+0x44>)
 800713a:	601a      	str	r2, [r3, #0]
	start_led();
 800713c:	f001 fc5c 	bl	80089f8 <start_led>
	adachi_search_run(x.goal, y.goal, 4, nomal_run.accel, nomal_run.vel_search,
 8007140:	4b0d      	ldr	r3, [pc, #52]	; (8007178 <mode_3+0x48>)
 8007142:	7858      	ldrb	r0, [r3, #1]
 8007144:	4b0d      	ldr	r3, [pc, #52]	; (800717c <mode_3+0x4c>)
 8007146:	7859      	ldrb	r1, [r3, #1]
 8007148:	4b0d      	ldr	r3, [pc, #52]	; (8007180 <mode_3+0x50>)
 800714a:	edd3 7a03 	vldr	s15, [r3, #12]
 800714e:	4b0c      	ldr	r3, [pc, #48]	; (8007180 <mode_3+0x50>)
 8007150:	ed93 7a00 	vldr	s14, [r3]
 8007154:	2300      	movs	r3, #0
 8007156:	9300      	str	r3, [sp, #0]
 8007158:	2301      	movs	r3, #1
 800715a:	eef0 0a47 	vmov.f32	s1, s14
 800715e:	eeb0 0a67 	vmov.f32	s0, s15
 8007162:	2204      	movs	r2, #4
 8007164:	f7fe fb56 	bl	8005814 <adachi_search_run>
//	set_straight(45.0, nomal_run.accel, nomal_run.vel_search,
//			nomal_run.vel_search, 0.0);
//	wall_control_flag = 0;
//	wait_straight();
//	save_log_to_flash();
}
 8007168:	bf00      	nop
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	20031c1c 	.word	0x20031c1c
 8007174:	3cf5c28f 	.word	0x3cf5c28f
 8007178:	20000a8c 	.word	0x20000a8c
 800717c:	200194e8 	.word	0x200194e8
 8007180:	20000040 	.word	0x20000040

08007184 <mode_4>:

void mode_4(void) {
 8007184:	b580      	push	{r7, lr}
 8007186:	b082      	sub	sp, #8
 8007188:	af02      	add	r7, sp, #8
	wall_cntrol_gain.Kp=0.03;
 800718a:	4b0e      	ldr	r3, [pc, #56]	; (80071c4 <mode_4+0x40>)
 800718c:	4a0e      	ldr	r2, [pc, #56]	; (80071c8 <mode_4+0x44>)
 800718e:	601a      	str	r2, [r3, #0]
	start_led();
 8007190:	f001 fc32 	bl	80089f8 <start_led>
	adachi_search_run(x.goal, y.goal, 4, nomal_run.accel, nomal_run.vel_search,
 8007194:	4b0d      	ldr	r3, [pc, #52]	; (80071cc <mode_4+0x48>)
 8007196:	7858      	ldrb	r0, [r3, #1]
 8007198:	4b0d      	ldr	r3, [pc, #52]	; (80071d0 <mode_4+0x4c>)
 800719a:	7859      	ldrb	r1, [r3, #1]
 800719c:	4b0d      	ldr	r3, [pc, #52]	; (80071d4 <mode_4+0x50>)
 800719e:	edd3 7a03 	vldr	s15, [r3, #12]
 80071a2:	4b0c      	ldr	r3, [pc, #48]	; (80071d4 <mode_4+0x50>)
 80071a4:	ed93 7a00 	vldr	s14, [r3]
 80071a8:	2300      	movs	r3, #0
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	2300      	movs	r3, #0
 80071ae:	eef0 0a47 	vmov.f32	s1, s14
 80071b2:	eeb0 0a67 	vmov.f32	s0, s15
 80071b6:	2204      	movs	r2, #4
 80071b8:	f7fe fb2c 	bl	8005814 <adachi_search_run>
//	set_straight(45.0, nomal_run.accel, nomal_run.vel_search,
//			nomal_run.vel_search, 0.0);
//	wall_control_flag = 0;
//	wait_straight();
	//save_log_to_flash();
}
 80071bc:	bf00      	nop
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop
 80071c4:	20031c1c 	.word	0x20031c1c
 80071c8:	3cf5c28f 	.word	0x3cf5c28f
 80071cc:	20000a8c 	.word	0x20000a8c
 80071d0:	200194e8 	.word	0x200194e8
 80071d4:	20000040 	.word	0x20000040

080071d8 <mode_5>:

void mode_5(void) { //nomal_run.accel, nomal_run.vel_search,nomal_run.vel_search
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0

		start_led();
 80071de:	f001 fc0b 	bl	80089f8 <start_led>
		log_start();
 80071e2:	f001 fa57 	bl	8008694 <log_start>
		go_entrance(nomal_run.accel, nomal_run.vel_search);
 80071e6:	4b25      	ldr	r3, [pc, #148]	; (800727c <mode_5+0xa4>)
 80071e8:	edd3 7a03 	vldr	s15, [r3, #12]
 80071ec:	4b23      	ldr	r3, [pc, #140]	; (800727c <mode_5+0xa4>)
 80071ee:	ed93 7a00 	vldr	s14, [r3]
 80071f2:	eef0 0a47 	vmov.f32	s1, s14
 80071f6:	eeb0 0a67 	vmov.f32	s0, s15
 80071fa:	f000 fb31 	bl	8007860 <go_entrance>
		for (uint8_t i = 0; i < 1; i++) {
 80071fe:	2300      	movs	r3, #0
 8007200:	71fb      	strb	r3, [r7, #7]
 8007202:	e01a      	b.n	800723a <mode_5+0x62>
			pass_180(nomal_run.accel, nomal_run.vel_search);
 8007204:	4b1d      	ldr	r3, [pc, #116]	; (800727c <mode_5+0xa4>)
 8007206:	edd3 7a03 	vldr	s15, [r3, #12]
 800720a:	4b1c      	ldr	r3, [pc, #112]	; (800727c <mode_5+0xa4>)
 800720c:	ed93 7a00 	vldr	s14, [r3]
 8007210:	eef0 0a47 	vmov.f32	s1, s14
 8007214:	eeb0 0a67 	vmov.f32	s0, s15
 8007218:	f000 fc24 	bl	8007a64 <pass_180>
			slalom_left90(nomal_run.accel, nomal_run.vel_search);
 800721c:	4b17      	ldr	r3, [pc, #92]	; (800727c <mode_5+0xa4>)
 800721e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007222:	4b16      	ldr	r3, [pc, #88]	; (800727c <mode_5+0xa4>)
 8007224:	ed93 7a00 	vldr	s14, [r3]
 8007228:	eef0 0a47 	vmov.f32	s1, s14
 800722c:	eeb0 0a67 	vmov.f32	s0, s15
 8007230:	f000 fdae 	bl	8007d90 <slalom_left90>
		for (uint8_t i = 0; i < 1; i++) {
 8007234:	79fb      	ldrb	r3, [r7, #7]
 8007236:	3301      	adds	r3, #1
 8007238:	71fb      	strb	r3, [r7, #7]
 800723a:	79fb      	ldrb	r3, [r7, #7]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d0e1      	beq.n	8007204 <mode_5+0x2c>
		}
		set_straight(45.0, nomal_run.accel, nomal_run.vel_search,
 8007240:	4b0e      	ldr	r3, [pc, #56]	; (800727c <mode_5+0xa4>)
 8007242:	edd3 7a03 	vldr	s15, [r3, #12]
 8007246:	4b0d      	ldr	r3, [pc, #52]	; (800727c <mode_5+0xa4>)
 8007248:	ed93 7a00 	vldr	s14, [r3]
 800724c:	4b0b      	ldr	r3, [pc, #44]	; (800727c <mode_5+0xa4>)
 800724e:	edd3 6a00 	vldr	s13, [r3]
 8007252:	ed9f 2a0b 	vldr	s4, [pc, #44]	; 8007280 <mode_5+0xa8>
 8007256:	eef0 1a66 	vmov.f32	s3, s13
 800725a:	eeb0 1a47 	vmov.f32	s2, s14
 800725e:	eef0 0a67 	vmov.f32	s1, s15
 8007262:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8007284 <mode_5+0xac>
 8007266:	f001 fc4b 	bl	8008b00 <set_straight>
				nomal_run.vel_search, 0.0);
		wall_control_flag = 0;
 800726a:	4b07      	ldr	r3, [pc, #28]	; (8007288 <mode_5+0xb0>)
 800726c:	2200      	movs	r2, #0
 800726e:	701a      	strb	r2, [r3, #0]
		wait_straight();
 8007270:	f001 fd3a 	bl	8008ce8 <wait_straight>
}
 8007274:	bf00      	nop
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	20000040 	.word	0x20000040
 8007280:	00000000 	.word	0x00000000
 8007284:	42340000 	.word	0x42340000
 8007288:	2000069d 	.word	0x2000069d

0800728c <mode_6>:

void mode_6(void) {
 800728c:	b580      	push	{r7, lr}
 800728e:	af00      	add	r7, sp, #0

		start_led();
 8007290:	f001 fbb2 	bl	80089f8 <start_led>
		log_start();
 8007294:	f001 f9fe 	bl	8008694 <log_start>
		set_straight(90*14, nomal_run.accel, nomal_run.vel_search, 0, 0);
 8007298:	4b0a      	ldr	r3, [pc, #40]	; (80072c4 <mode_6+0x38>)
 800729a:	edd3 7a03 	vldr	s15, [r3, #12]
 800729e:	4b09      	ldr	r3, [pc, #36]	; (80072c4 <mode_6+0x38>)
 80072a0:	ed93 7a00 	vldr	s14, [r3]
 80072a4:	ed9f 2a08 	vldr	s4, [pc, #32]	; 80072c8 <mode_6+0x3c>
 80072a8:	eddf 1a07 	vldr	s3, [pc, #28]	; 80072c8 <mode_6+0x3c>
 80072ac:	eeb0 1a47 	vmov.f32	s2, s14
 80072b0:	eef0 0a67 	vmov.f32	s1, s15
 80072b4:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80072cc <mode_6+0x40>
 80072b8:	f001 fc22 	bl	8008b00 <set_straight>
		wait_straight();
 80072bc:	f001 fd14 	bl	8008ce8 <wait_straight>
//		set_straight(45.0, nomal_run.accel, nomal_run.vel_search,
//				nomal_run.vel_search, 0.0);
//		wall_control_flag = 0;
//		wait_straight();

}
 80072c0:	bf00      	nop
 80072c2:	bd80      	pop	{r7, pc}
 80072c4:	20000040 	.word	0x20000040
 80072c8:	00000000 	.word	0x00000000
 80072cc:	449d8000 	.word	0x449d8000

080072d0 <mode_7>:

void mode_7(void) {
 80072d0:	b580      	push	{r7, lr}
 80072d2:	af00      	add	r7, sp, #0
//	rotation_gain.Ki = 0.001;
//	while (failsafe_flag == 0) {
//		printf("rot_Dev=%8.3f\n", rotation_deviation.cumulative);
//	}

	start_led();
 80072d4:	f001 fb90 	bl	80089f8 <start_led>
	moter_flag = 0;
 80072d8:	4b35      	ldr	r3, [pc, #212]	; (80073b0 <mode_7+0xe0>)
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
	log_start();
 80072de:	f001 f9d9 	bl	8008694 <log_start>
	while (log_index < 1000) {
 80072e2:	bf00      	nop
 80072e4:	4b33      	ldr	r3, [pc, #204]	; (80073b4 <mode_7+0xe4>)
 80072e6:	881b      	ldrh	r3, [r3, #0]
 80072e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072ec:	d3fa      	bcc.n	80072e4 <mode_7+0x14>

	}
	set_buzzer(0, C_4, 600);
 80072ee:	f44f 7216 	mov.w	r2, #600	; 0x258
 80072f2:	f44f 7183 	mov.w	r1, #262	; 0x106
 80072f6:	2000      	movs	r0, #0
 80072f8:	f7fe ff0a 	bl	8006110 <set_buzzer>
	log_flag = 0;
 80072fc:	4b2e      	ldr	r3, [pc, #184]	; (80073b8 <mode_7+0xe8>)
 80072fe:	2200      	movs	r2, #0
 8007300:	701a      	strb	r2, [r3, #0]
	start_led();
 8007302:	f001 fb79 	bl	80089f8 <start_led>
	moter_flag = 0;
 8007306:	4b2a      	ldr	r3, [pc, #168]	; (80073b0 <mode_7+0xe0>)
 8007308:	2200      	movs	r2, #0
 800730a:	701a      	strb	r2, [r3, #0]
	log_flag = 1;
 800730c:	4b2a      	ldr	r3, [pc, #168]	; (80073b8 <mode_7+0xe8>)
 800730e:	2201      	movs	r2, #1
 8007310:	701a      	strb	r2, [r3, #0]
	while (log_index < 2000) {
 8007312:	bf00      	nop
 8007314:	4b27      	ldr	r3, [pc, #156]	; (80073b4 <mode_7+0xe4>)
 8007316:	881b      	ldrh	r3, [r3, #0]
 8007318:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800731c:	d3fa      	bcc.n	8007314 <mode_7+0x44>

	}
	set_buzzer(0, C_4, 600);
 800731e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8007322:	f44f 7183 	mov.w	r1, #262	; 0x106
 8007326:	2000      	movs	r0, #0
 8007328:	f7fe fef2 	bl	8006110 <set_buzzer>
	log_flag = 0;
 800732c:	4b22      	ldr	r3, [pc, #136]	; (80073b8 <mode_7+0xe8>)
 800732e:	2200      	movs	r2, #0
 8007330:	701a      	strb	r2, [r3, #0]
	start_led();
 8007332:	f001 fb61 	bl	80089f8 <start_led>
	moter_flag = 0;
 8007336:	4b1e      	ldr	r3, [pc, #120]	; (80073b0 <mode_7+0xe0>)
 8007338:	2200      	movs	r2, #0
 800733a:	701a      	strb	r2, [r3, #0]
	log_flag = 1;
 800733c:	4b1e      	ldr	r3, [pc, #120]	; (80073b8 <mode_7+0xe8>)
 800733e:	2201      	movs	r2, #1
 8007340:	701a      	strb	r2, [r3, #0]
	while (log_index < 3000) {
 8007342:	bf00      	nop
 8007344:	4b1b      	ldr	r3, [pc, #108]	; (80073b4 <mode_7+0xe4>)
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800734c:	4293      	cmp	r3, r2
 800734e:	d9f9      	bls.n	8007344 <mode_7+0x74>

	}
	set_buzzer(0, C_4, 600);
 8007350:	f44f 7216 	mov.w	r2, #600	; 0x258
 8007354:	f44f 7183 	mov.w	r1, #262	; 0x106
 8007358:	2000      	movs	r0, #0
 800735a:	f7fe fed9 	bl	8006110 <set_buzzer>
	log_flag = 0;
 800735e:	4b16      	ldr	r3, [pc, #88]	; (80073b8 <mode_7+0xe8>)
 8007360:	2200      	movs	r2, #0
 8007362:	701a      	strb	r2, [r3, #0]
	start_led();
 8007364:	f001 fb48 	bl	80089f8 <start_led>
	moter_flag = 0;
 8007368:	4b11      	ldr	r3, [pc, #68]	; (80073b0 <mode_7+0xe0>)
 800736a:	2200      	movs	r2, #0
 800736c:	701a      	strb	r2, [r3, #0]
	log_flag = 1;
 800736e:	4b12      	ldr	r3, [pc, #72]	; (80073b8 <mode_7+0xe8>)
 8007370:	2201      	movs	r2, #1
 8007372:	701a      	strb	r2, [r3, #0]
	while (log_index < 4000) {
 8007374:	bf00      	nop
 8007376:	4b0f      	ldr	r3, [pc, #60]	; (80073b4 <mode_7+0xe4>)
 8007378:	881b      	ldrh	r3, [r3, #0]
 800737a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800737e:	d3fa      	bcc.n	8007376 <mode_7+0xa6>

	}
	set_buzzer(0, C_4, 600);
 8007380:	f44f 7216 	mov.w	r2, #600	; 0x258
 8007384:	f44f 7183 	mov.w	r1, #262	; 0x106
 8007388:	2000      	movs	r0, #0
 800738a:	f7fe fec1 	bl	8006110 <set_buzzer>
	while (log_flag == 1) {
 800738e:	bf00      	nop
 8007390:	4b09      	ldr	r3, [pc, #36]	; (80073b8 <mode_7+0xe8>)
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	2b01      	cmp	r3, #1
 8007396:	d0fb      	beq.n	8007390 <mode_7+0xc0>

	}
	set_buzzer(0, C_4, 600);
 8007398:	f44f 7216 	mov.w	r2, #600	; 0x258
 800739c:	f44f 7183 	mov.w	r1, #262	; 0x106
 80073a0:	2000      	movs	r0, #0
 80073a2:	f7fe feb5 	bl	8006110 <set_buzzer>
	save_log_to_flash();
 80073a6:	f000 febf 	bl	8008128 <save_log_to_flash>

//	out_put_pass(pass);
//	while (SWITCH == 1) {
//
//	}
}
 80073aa:	bf00      	nop
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	20000682 	.word	0x20000682
 80073b4:	20000684 	.word	0x20000684
 80073b8:	2000068a 	.word	0x2000068a

080073bc <go_mode>:

void go_mode(void) {
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
	uint8_t i = 0;
 80073c2:	2300      	movs	r3, #0
 80073c4:	71fb      	strb	r3, [r7, #7]
	wall_control_flag = 0;
 80073c6:	4baf      	ldr	r3, [pc, #700]	; (8007684 <go_mode+0x2c8>)
 80073c8:	2200      	movs	r2, #0
 80073ca:	701a      	strb	r2, [r3, #0]
	printf("0,mode=%d,%d\n", mode, (mode & 0x80));
 80073cc:	4bae      	ldr	r3, [pc, #696]	; (8007688 <go_mode+0x2cc>)
 80073ce:	781b      	ldrb	r3, [r3, #0]
 80073d0:	4619      	mov	r1, r3
 80073d2:	4bad      	ldr	r3, [pc, #692]	; (8007688 <go_mode+0x2cc>)
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073da:	461a      	mov	r2, r3
 80073dc:	48ab      	ldr	r0, [pc, #684]	; (800768c <go_mode+0x2d0>)
 80073de:	f004 f92b 	bl	800b638 <iprintf>
	mode = mode | 0x80;
 80073e2:	4ba9      	ldr	r3, [pc, #676]	; (8007688 <go_mode+0x2cc>)
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	4ba6      	ldr	r3, [pc, #664]	; (8007688 <go_mode+0x2cc>)
 80073ee:	701a      	strb	r2, [r3, #0]
	printf("1,mode=%d,%d\n", mode, (mode & 0x80));
 80073f0:	4ba5      	ldr	r3, [pc, #660]	; (8007688 <go_mode+0x2cc>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	4619      	mov	r1, r3
 80073f6:	4ba4      	ldr	r3, [pc, #656]	; (8007688 <go_mode+0x2cc>)
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073fe:	461a      	mov	r2, r3
 8007400:	48a3      	ldr	r0, [pc, #652]	; (8007690 <go_mode+0x2d4>)
 8007402:	f004 f919 	bl	800b638 <iprintf>
	Battery_Check();
 8007406:	f001 f873 	bl	80084f0 <Battery_Check>
	failsafe_flag = 0;
 800740a:	4ba2      	ldr	r3, [pc, #648]	; (8007694 <go_mode+0x2d8>)
 800740c:	2200      	movs	r2, #0
 800740e:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1000);
 8007410:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007414:	f7f9 fe32 	bl	800107c <HAL_Delay>
	ideal_translation.accel = 0.0;
 8007418:	4b9f      	ldr	r3, [pc, #636]	; (8007698 <go_mode+0x2dc>)
 800741a:	f04f 0200 	mov.w	r2, #0
 800741e:	601a      	str	r2, [r3, #0]
	ideal_translation.vel = 0.0;
 8007420:	4b9d      	ldr	r3, [pc, #628]	; (8007698 <go_mode+0x2dc>)
 8007422:	f04f 0200 	mov.w	r2, #0
 8007426:	605a      	str	r2, [r3, #4]
	ideal_translation.dis = 0.0;
 8007428:	4b9b      	ldr	r3, [pc, #620]	; (8007698 <go_mode+0x2dc>)
 800742a:	f04f 0200 	mov.w	r2, #0
 800742e:	609a      	str	r2, [r3, #8]
	ideal_rotation.accel = 0.0;
 8007430:	4b9a      	ldr	r3, [pc, #616]	; (800769c <go_mode+0x2e0>)
 8007432:	f04f 0200 	mov.w	r2, #0
 8007436:	601a      	str	r2, [r3, #0]
	ideal_rotation.dis = 0.0;
 8007438:	4b98      	ldr	r3, [pc, #608]	; (800769c <go_mode+0x2e0>)
 800743a:	f04f 0200 	mov.w	r2, #0
 800743e:	609a      	str	r2, [r3, #8]
	ideal_rotation.vel = 0.0;
 8007440:	4b96      	ldr	r3, [pc, #600]	; (800769c <go_mode+0x2e0>)
 8007442:	f04f 0200 	mov.w	r2, #0
 8007446:	605a      	str	r2, [r3, #4]
	rotation_parameter.back_rightturn_flag = 0;
 8007448:	4b95      	ldr	r3, [pc, #596]	; (80076a0 <go_mode+0x2e4>)
 800744a:	2200      	movs	r2, #0
 800744c:	761a      	strb	r2, [r3, #24]
	rotation_deviation.now = 0.0;
 800744e:	4b95      	ldr	r3, [pc, #596]	; (80076a4 <go_mode+0x2e8>)
 8007450:	f04f 0200 	mov.w	r2, #0
 8007454:	601a      	str	r2, [r3, #0]
	rotation_deviation.cumulative = 0.0;
 8007456:	4b93      	ldr	r3, [pc, #588]	; (80076a4 <go_mode+0x2e8>)
 8007458:	f04f 0200 	mov.w	r2, #0
 800745c:	605a      	str	r2, [r3, #4]
	wallcontrol_value = 0.0;
 800745e:	4b92      	ldr	r3, [pc, #584]	; (80076a8 <go_mode+0x2ec>)
 8007460:	f04f 0200 	mov.w	r2, #0
 8007464:	601a      	str	r2, [r3, #0]
	run_left_deviation.cumulative = 0.0;
 8007466:	4b91      	ldr	r3, [pc, #580]	; (80076ac <go_mode+0x2f0>)
 8007468:	f04f 0200 	mov.w	r2, #0
 800746c:	605a      	str	r2, [r3, #4]
	run_right_deviation.cumulative = 0.0;
 800746e:	4b90      	ldr	r3, [pc, #576]	; (80076b0 <go_mode+0x2f4>)
 8007470:	f04f 0200 	mov.w	r2, #0
 8007474:	605a      	str	r2, [r3, #4]
	moter_flag = 0;
 8007476:	4b8f      	ldr	r3, [pc, #572]	; (80076b4 <go_mode+0x2f8>)
 8007478:	2200      	movs	r2, #0
 800747a:	701a      	strb	r2, [r3, #0]
	x.now = 0;
 800747c:	4b8e      	ldr	r3, [pc, #568]	; (80076b8 <go_mode+0x2fc>)
 800747e:	2200      	movs	r2, #0
 8007480:	701a      	strb	r2, [r3, #0]
	y.now = 0;
 8007482:	4b8e      	ldr	r3, [pc, #568]	; (80076bc <go_mode+0x300>)
 8007484:	2200      	movs	r2, #0
 8007486:	701a      	strb	r2, [r3, #0]
	direction = 0;
 8007488:	4b8d      	ldr	r3, [pc, #564]	; (80076c0 <go_mode+0x304>)
 800748a:	2200      	movs	r2, #0
 800748c:	701a      	strb	r2, [r3, #0]
	if ((mode & 0xf) == 0) {
 800748e:	4b7e      	ldr	r3, [pc, #504]	; (8007688 <go_mode+0x2cc>)
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	f003 030f 	and.w	r3, r3, #15
 8007496:	2b00      	cmp	r3, #0
 8007498:	d102      	bne.n	80074a0 <go_mode+0xe4>
		mode_0();
 800749a:	f7ff fdfc 	bl	8007096 <mode_0>
 800749e:	e12e      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 1) {
 80074a0:	4b79      	ldr	r3, [pc, #484]	; (8007688 <go_mode+0x2cc>)
 80074a2:	781b      	ldrb	r3, [r3, #0]
 80074a4:	f003 030f 	and.w	r3, r3, #15
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d132      	bne.n	8007512 <go_mode+0x156>
		printf("2,mode=%d,%d\n", mode, (mode & 0x80));
 80074ac:	4b76      	ldr	r3, [pc, #472]	; (8007688 <go_mode+0x2cc>)
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	4619      	mov	r1, r3
 80074b2:	4b75      	ldr	r3, [pc, #468]	; (8007688 <go_mode+0x2cc>)
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074ba:	461a      	mov	r2, r3
 80074bc:	4881      	ldr	r0, [pc, #516]	; (80076c4 <go_mode+0x308>)
 80074be:	f004 f8bb 	bl	800b638 <iprintf>
		for (i = 0; i < 2; i++) {
 80074c2:	2300      	movs	r3, #0
 80074c4:	71fb      	strb	r3, [r7, #7]
 80074c6:	e013      	b.n	80074f0 <go_mode+0x134>
			set_led((mode & 0xf));
 80074c8:	4b6f      	ldr	r3, [pc, #444]	; (8007688 <go_mode+0x2cc>)
 80074ca:	781b      	ldrb	r3, [r3, #0]
 80074cc:	f003 030f 	and.w	r3, r3, #15
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	4618      	mov	r0, r3
 80074d4:	f001 f886 	bl	80085e4 <set_led>
			HAL_Delay(100);
 80074d8:	2064      	movs	r0, #100	; 0x64
 80074da:	f7f9 fdcf 	bl	800107c <HAL_Delay>
			set_led(0);
 80074de:	2000      	movs	r0, #0
 80074e0:	f001 f880 	bl	80085e4 <set_led>
			HAL_Delay(100);
 80074e4:	2064      	movs	r0, #100	; 0x64
 80074e6:	f7f9 fdc9 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 80074ea:	79fb      	ldrb	r3, [r7, #7]
 80074ec:	3301      	adds	r3, #1
 80074ee:	71fb      	strb	r3, [r7, #7]
 80074f0:	79fb      	ldrb	r3, [r7, #7]
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d9e8      	bls.n	80074c8 <go_mode+0x10c>
		}
		mode_1();
 80074f6:	f7ff fdd7 	bl	80070a8 <mode_1>
		printf("3,mode=%d,%d\n", mode, (mode & 0x80));
 80074fa:	4b63      	ldr	r3, [pc, #396]	; (8007688 <go_mode+0x2cc>)
 80074fc:	781b      	ldrb	r3, [r3, #0]
 80074fe:	4619      	mov	r1, r3
 8007500:	4b61      	ldr	r3, [pc, #388]	; (8007688 <go_mode+0x2cc>)
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007508:	461a      	mov	r2, r3
 800750a:	486f      	ldr	r0, [pc, #444]	; (80076c8 <go_mode+0x30c>)
 800750c:	f004 f894 	bl	800b638 <iprintf>
 8007510:	e0f5      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 2) {
 8007512:	4b5d      	ldr	r3, [pc, #372]	; (8007688 <go_mode+0x2cc>)
 8007514:	781b      	ldrb	r3, [r3, #0]
 8007516:	f003 030f 	and.w	r3, r3, #15
 800751a:	2b02      	cmp	r3, #2
 800751c:	d11c      	bne.n	8007558 <go_mode+0x19c>
		for (i = 0; i < 2; i++) {
 800751e:	2300      	movs	r3, #0
 8007520:	71fb      	strb	r3, [r7, #7]
 8007522:	e013      	b.n	800754c <go_mode+0x190>
			set_led((mode & 0xf));
 8007524:	4b58      	ldr	r3, [pc, #352]	; (8007688 <go_mode+0x2cc>)
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	f003 030f 	and.w	r3, r3, #15
 800752c:	b2db      	uxtb	r3, r3
 800752e:	4618      	mov	r0, r3
 8007530:	f001 f858 	bl	80085e4 <set_led>
			HAL_Delay(100);
 8007534:	2064      	movs	r0, #100	; 0x64
 8007536:	f7f9 fda1 	bl	800107c <HAL_Delay>
			set_led(0);
 800753a:	2000      	movs	r0, #0
 800753c:	f001 f852 	bl	80085e4 <set_led>
			HAL_Delay(100);
 8007540:	2064      	movs	r0, #100	; 0x64
 8007542:	f7f9 fd9b 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 8007546:	79fb      	ldrb	r3, [r7, #7]
 8007548:	3301      	adds	r3, #1
 800754a:	71fb      	strb	r3, [r7, #7]
 800754c:	79fb      	ldrb	r3, [r7, #7]
 800754e:	2b01      	cmp	r3, #1
 8007550:	d9e8      	bls.n	8007524 <go_mode+0x168>
		}
		mode_2();
 8007552:	f7ff fdcb 	bl	80070ec <mode_2>
 8007556:	e0d2      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 3) {
 8007558:	4b4b      	ldr	r3, [pc, #300]	; (8007688 <go_mode+0x2cc>)
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	f003 030f 	and.w	r3, r3, #15
 8007560:	2b03      	cmp	r3, #3
 8007562:	d11c      	bne.n	800759e <go_mode+0x1e2>
		for (i = 0; i < 2; i++) {
 8007564:	2300      	movs	r3, #0
 8007566:	71fb      	strb	r3, [r7, #7]
 8007568:	e013      	b.n	8007592 <go_mode+0x1d6>
			set_led((mode & 0xf));
 800756a:	4b47      	ldr	r3, [pc, #284]	; (8007688 <go_mode+0x2cc>)
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	f003 030f 	and.w	r3, r3, #15
 8007572:	b2db      	uxtb	r3, r3
 8007574:	4618      	mov	r0, r3
 8007576:	f001 f835 	bl	80085e4 <set_led>
			HAL_Delay(100);
 800757a:	2064      	movs	r0, #100	; 0x64
 800757c:	f7f9 fd7e 	bl	800107c <HAL_Delay>
			set_led(0);
 8007580:	2000      	movs	r0, #0
 8007582:	f001 f82f 	bl	80085e4 <set_led>
			HAL_Delay(100);
 8007586:	2064      	movs	r0, #100	; 0x64
 8007588:	f7f9 fd78 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 800758c:	79fb      	ldrb	r3, [r7, #7]
 800758e:	3301      	adds	r3, #1
 8007590:	71fb      	strb	r3, [r7, #7]
 8007592:	79fb      	ldrb	r3, [r7, #7]
 8007594:	2b01      	cmp	r3, #1
 8007596:	d9e8      	bls.n	800756a <go_mode+0x1ae>
		}
		mode_3();
 8007598:	f7ff fdca 	bl	8007130 <mode_3>
 800759c:	e0af      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 4) {
 800759e:	4b3a      	ldr	r3, [pc, #232]	; (8007688 <go_mode+0x2cc>)
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	f003 030f 	and.w	r3, r3, #15
 80075a6:	2b04      	cmp	r3, #4
 80075a8:	d11c      	bne.n	80075e4 <go_mode+0x228>
		for (i = 0; i < 2; i++) {
 80075aa:	2300      	movs	r3, #0
 80075ac:	71fb      	strb	r3, [r7, #7]
 80075ae:	e013      	b.n	80075d8 <go_mode+0x21c>
			set_led((mode & 0xf));
 80075b0:	4b35      	ldr	r3, [pc, #212]	; (8007688 <go_mode+0x2cc>)
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	f003 030f 	and.w	r3, r3, #15
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	4618      	mov	r0, r3
 80075bc:	f001 f812 	bl	80085e4 <set_led>
			HAL_Delay(100);
 80075c0:	2064      	movs	r0, #100	; 0x64
 80075c2:	f7f9 fd5b 	bl	800107c <HAL_Delay>
			set_led(0);
 80075c6:	2000      	movs	r0, #0
 80075c8:	f001 f80c 	bl	80085e4 <set_led>
			HAL_Delay(100);
 80075cc:	2064      	movs	r0, #100	; 0x64
 80075ce:	f7f9 fd55 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 80075d2:	79fb      	ldrb	r3, [r7, #7]
 80075d4:	3301      	adds	r3, #1
 80075d6:	71fb      	strb	r3, [r7, #7]
 80075d8:	79fb      	ldrb	r3, [r7, #7]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d9e8      	bls.n	80075b0 <go_mode+0x1f4>
		}
		mode_4();
 80075de:	f7ff fdd1 	bl	8007184 <mode_4>
 80075e2:	e08c      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 5) {
 80075e4:	4b28      	ldr	r3, [pc, #160]	; (8007688 <go_mode+0x2cc>)
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	f003 030f 	and.w	r3, r3, #15
 80075ec:	2b05      	cmp	r3, #5
 80075ee:	d11c      	bne.n	800762a <go_mode+0x26e>
		for (i = 0; i < 2; i++) {
 80075f0:	2300      	movs	r3, #0
 80075f2:	71fb      	strb	r3, [r7, #7]
 80075f4:	e013      	b.n	800761e <go_mode+0x262>
			set_led((mode & 0xf));
 80075f6:	4b24      	ldr	r3, [pc, #144]	; (8007688 <go_mode+0x2cc>)
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	f003 030f 	and.w	r3, r3, #15
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	4618      	mov	r0, r3
 8007602:	f000 ffef 	bl	80085e4 <set_led>
			HAL_Delay(100);
 8007606:	2064      	movs	r0, #100	; 0x64
 8007608:	f7f9 fd38 	bl	800107c <HAL_Delay>
			set_led(0);
 800760c:	2000      	movs	r0, #0
 800760e:	f000 ffe9 	bl	80085e4 <set_led>
			HAL_Delay(100);
 8007612:	2064      	movs	r0, #100	; 0x64
 8007614:	f7f9 fd32 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 8007618:	79fb      	ldrb	r3, [r7, #7]
 800761a:	3301      	adds	r3, #1
 800761c:	71fb      	strb	r3, [r7, #7]
 800761e:	79fb      	ldrb	r3, [r7, #7]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d9e8      	bls.n	80075f6 <go_mode+0x23a>
		}
		mode_5();
 8007624:	f7ff fdd8 	bl	80071d8 <mode_5>
 8007628:	e069      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 6) {
 800762a:	4b17      	ldr	r3, [pc, #92]	; (8007688 <go_mode+0x2cc>)
 800762c:	781b      	ldrb	r3, [r3, #0]
 800762e:	f003 030f 	and.w	r3, r3, #15
 8007632:	2b06      	cmp	r3, #6
 8007634:	d11c      	bne.n	8007670 <go_mode+0x2b4>
		for (i = 0; i < 2; i++) {
 8007636:	2300      	movs	r3, #0
 8007638:	71fb      	strb	r3, [r7, #7]
 800763a:	e013      	b.n	8007664 <go_mode+0x2a8>
			set_led((mode & 0xf));
 800763c:	4b12      	ldr	r3, [pc, #72]	; (8007688 <go_mode+0x2cc>)
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	f003 030f 	and.w	r3, r3, #15
 8007644:	b2db      	uxtb	r3, r3
 8007646:	4618      	mov	r0, r3
 8007648:	f000 ffcc 	bl	80085e4 <set_led>
			HAL_Delay(100);
 800764c:	2064      	movs	r0, #100	; 0x64
 800764e:	f7f9 fd15 	bl	800107c <HAL_Delay>
			set_led(0);
 8007652:	2000      	movs	r0, #0
 8007654:	f000 ffc6 	bl	80085e4 <set_led>
			HAL_Delay(100);
 8007658:	2064      	movs	r0, #100	; 0x64
 800765a:	f7f9 fd0f 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 800765e:	79fb      	ldrb	r3, [r7, #7]
 8007660:	3301      	adds	r3, #1
 8007662:	71fb      	strb	r3, [r7, #7]
 8007664:	79fb      	ldrb	r3, [r7, #7]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d9e8      	bls.n	800763c <go_mode+0x280>
		}
		mode_6();
 800766a:	f7ff fe0f 	bl	800728c <mode_6>
 800766e:	e046      	b.n	80076fe <go_mode+0x342>
	} else if ((mode & 0xf) == 7) {
 8007670:	4b05      	ldr	r3, [pc, #20]	; (8007688 <go_mode+0x2cc>)
 8007672:	781b      	ldrb	r3, [r3, #0]
 8007674:	f003 030f 	and.w	r3, r3, #15
 8007678:	2b07      	cmp	r3, #7
 800767a:	d140      	bne.n	80076fe <go_mode+0x342>
		for (i = 0; i < 2; i++) {
 800767c:	2300      	movs	r3, #0
 800767e:	71fb      	strb	r3, [r7, #7]
 8007680:	e038      	b.n	80076f4 <go_mode+0x338>
 8007682:	bf00      	nop
 8007684:	2000069d 	.word	0x2000069d
 8007688:	20000669 	.word	0x20000669
 800768c:	0800d560 	.word	0x0800d560
 8007690:	0800d570 	.word	0x0800d570
 8007694:	20000674 	.word	0x20000674
 8007698:	20019420 	.word	0x20019420
 800769c:	20000c94 	.word	0x20000c94
 80076a0:	2001948c 	.word	0x2001948c
 80076a4:	20019480 	.word	0x20019480
 80076a8:	2000067c 	.word	0x2000067c
 80076ac:	20019448 	.word	0x20019448
 80076b0:	20031c10 	.word	0x20031c10
 80076b4:	20000682 	.word	0x20000682
 80076b8:	20000a8c 	.word	0x20000a8c
 80076bc:	200194e8 	.word	0x200194e8
 80076c0:	20000668 	.word	0x20000668
 80076c4:	0800d580 	.word	0x0800d580
 80076c8:	0800d590 	.word	0x0800d590
			set_led((mode & 0xf));
 80076cc:	4b2d      	ldr	r3, [pc, #180]	; (8007784 <go_mode+0x3c8>)
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	f003 030f 	and.w	r3, r3, #15
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 ff84 	bl	80085e4 <set_led>
			HAL_Delay(100);
 80076dc:	2064      	movs	r0, #100	; 0x64
 80076de:	f7f9 fccd 	bl	800107c <HAL_Delay>
			set_led(0);
 80076e2:	2000      	movs	r0, #0
 80076e4:	f000 ff7e 	bl	80085e4 <set_led>
			HAL_Delay(100);
 80076e8:	2064      	movs	r0, #100	; 0x64
 80076ea:	f7f9 fcc7 	bl	800107c <HAL_Delay>
		for (i = 0; i < 2; i++) {
 80076ee:	79fb      	ldrb	r3, [r7, #7]
 80076f0:	3301      	adds	r3, #1
 80076f2:	71fb      	strb	r3, [r7, #7]
 80076f4:	79fb      	ldrb	r3, [r7, #7]
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d9e8      	bls.n	80076cc <go_mode+0x310>
		}
		mode_7();
 80076fa:	f7ff fde9 	bl	80072d0 <mode_7>
	}

	HAL_Delay(200);
 80076fe:	20c8      	movs	r0, #200	; 0xc8
 8007700:	f7f9 fcbc 	bl	800107c <HAL_Delay>
	ideal_translation.accel = 0.0;
 8007704:	4b20      	ldr	r3, [pc, #128]	; (8007788 <go_mode+0x3cc>)
 8007706:	f04f 0200 	mov.w	r2, #0
 800770a:	601a      	str	r2, [r3, #0]
	ideal_translation.vel = 0.0;
 800770c:	4b1e      	ldr	r3, [pc, #120]	; (8007788 <go_mode+0x3cc>)
 800770e:	f04f 0200 	mov.w	r2, #0
 8007712:	605a      	str	r2, [r3, #4]

	duty.left = 0;
 8007714:	4b1d      	ldr	r3, [pc, #116]	; (800778c <go_mode+0x3d0>)
 8007716:	2200      	movs	r2, #0
 8007718:	601a      	str	r2, [r3, #0]
	duty.right = 0;
 800771a:	4b1c      	ldr	r3, [pc, #112]	; (800778c <go_mode+0x3d0>)
 800771c:	2200      	movs	r2, #0
 800771e:	605a      	str	r2, [r3, #4]
	duty_to_moter();
 8007720:	f001 fc66 	bl	8008ff0 <duty_to_moter>
	x.now = 0;
 8007724:	4b1a      	ldr	r3, [pc, #104]	; (8007790 <go_mode+0x3d4>)
 8007726:	2200      	movs	r2, #0
 8007728:	701a      	strb	r2, [r3, #0]
	y.now = 0;
 800772a:	4b1a      	ldr	r3, [pc, #104]	; (8007794 <go_mode+0x3d8>)
 800772c:	2200      	movs	r2, #0
 800772e:	701a      	strb	r2, [r3, #0]
	direction = 0;
 8007730:	4b19      	ldr	r3, [pc, #100]	; (8007798 <go_mode+0x3dc>)
 8007732:	2200      	movs	r2, #0
 8007734:	701a      	strb	r2, [r3, #0]
	if (failsafe_flag == 1) {
 8007736:	4b19      	ldr	r3, [pc, #100]	; (800779c <go_mode+0x3e0>)
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d105      	bne.n	800774a <go_mode+0x38e>
		while (failsafe_counter < 1000) {
 800773e:	bf00      	nop
 8007740:	4b17      	ldr	r3, [pc, #92]	; (80077a0 <go_mode+0x3e4>)
 8007742:	881b      	ldrh	r3, [r3, #0]
 8007744:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007748:	d3fa      	bcc.n	8007740 <go_mode+0x384>
		}
	}
	mode = mode & 0x7f;
 800774a:	4b0e      	ldr	r3, [pc, #56]	; (8007784 <go_mode+0x3c8>)
 800774c:	781b      	ldrb	r3, [r3, #0]
 800774e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007752:	b2da      	uxtb	r2, r3
 8007754:	4b0b      	ldr	r3, [pc, #44]	; (8007784 <go_mode+0x3c8>)
 8007756:	701a      	strb	r2, [r3, #0]
	moter_flag = 0;
 8007758:	4b12      	ldr	r3, [pc, #72]	; (80077a4 <go_mode+0x3e8>)
 800775a:	2200      	movs	r2, #0
 800775c:	701a      	strb	r2, [r3, #0]
	failsafe_flag = 0;
 800775e:	4b0f      	ldr	r3, [pc, #60]	; (800779c <go_mode+0x3e0>)
 8007760:	2200      	movs	r2, #0
 8007762:	701a      	strb	r2, [r3, #0]
	SEN_check_flag = 0;
 8007764:	4b10      	ldr	r3, [pc, #64]	; (80077a8 <go_mode+0x3ec>)
 8007766:	2200      	movs	r2, #0
 8007768:	701a      	strb	r2, [r3, #0]
	set_led(0);
 800776a:	2000      	movs	r0, #0
 800776c:	f000 ff3a 	bl	80085e4 <set_led>

	if (log_index != 0) {
 8007770:	4b0e      	ldr	r3, [pc, #56]	; (80077ac <go_mode+0x3f0>)
 8007772:	881b      	ldrh	r3, [r3, #0]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <go_mode+0x3c0>
		save_log_to_flash();
 8007778:	f000 fcd6 	bl	8008128 <save_log_to_flash>
	}
}
 800777c:	bf00      	nop
 800777e:	3708      	adds	r7, #8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	20000669 	.word	0x20000669
 8007788:	20019420 	.word	0x20019420
 800778c:	20031bcc 	.word	0x20031bcc
 8007790:	20000a8c 	.word	0x20000a8c
 8007794:	200194e8 	.word	0x200194e8
 8007798:	20000668 	.word	0x20000668
 800779c:	20000674 	.word	0x20000674
 80077a0:	20000680 	.word	0x20000680
 80077a4:	20000682 	.word	0x20000682
 80077a8:	20000683 	.word	0x20000683
 80077ac:	20000684 	.word	0x20000684

080077b0 <set_center_by_front_Wall>:
#include "stdint.h"
#include "walldata.h"
#include "motion.h"
#include "buzzer.h"

void set_center_by_front_Wall(void) {
 80077b0:	b580      	push	{r7, lr}
 80077b2:	af00      	add	r7, sp, #0
	front_wall_flag = 0;
 80077b4:	4b23      	ldr	r3, [pc, #140]	; (8007844 <set_center_by_front_Wall+0x94>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	701a      	strb	r2, [r3, #0]
	front_wall_value_L = (int) 2585 * 0.8;
 80077ba:	4b23      	ldr	r3, [pc, #140]	; (8007848 <set_center_by_front_Wall+0x98>)
 80077bc:	f640 0214 	movw	r2, #2068	; 0x814
 80077c0:	601a      	str	r2, [r3, #0]
	front_wall_value_R = (int) 4200 * 0.8;
 80077c2:	4b22      	ldr	r3, [pc, #136]	; (800784c <set_center_by_front_Wall+0x9c>)
 80077c4:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 80077c8:	601a      	str	r2, [r3, #0]
	front_wall_gain = 0.1;
 80077ca:	4b21      	ldr	r3, [pc, #132]	; (8007850 <set_center_by_front_Wall+0xa0>)
 80077cc:	4a21      	ldr	r2, [pc, #132]	; (8007854 <set_center_by_front_Wall+0xa4>)
 80077ce:	601a      	str	r2, [r3, #0]
	front_wall_flag = 1;
 80077d0:	4b1c      	ldr	r3, [pc, #112]	; (8007844 <set_center_by_front_Wall+0x94>)
 80077d2:	2201      	movs	r2, #1
 80077d4:	701a      	strb	r2, [r3, #0]
	HAL_Delay(700);
 80077d6:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 80077da:	f7f9 fc4f 	bl	800107c <HAL_Delay>
	front_wall_flag = 0;
 80077de:	4b19      	ldr	r3, [pc, #100]	; (8007844 <set_center_by_front_Wall+0x94>)
 80077e0:	2200      	movs	r2, #0
 80077e2:	701a      	strb	r2, [r3, #0]
	front_wall_value_L = 2585;
 80077e4:	4b18      	ldr	r3, [pc, #96]	; (8007848 <set_center_by_front_Wall+0x98>)
 80077e6:	f640 2219 	movw	r2, #2585	; 0xa19
 80077ea:	601a      	str	r2, [r3, #0]
	front_wall_value_R = 4200;
 80077ec:	4b17      	ldr	r3, [pc, #92]	; (800784c <set_center_by_front_Wall+0x9c>)
 80077ee:	f241 0268 	movw	r2, #4200	; 0x1068
 80077f2:	601a      	str	r2, [r3, #0]
	front_wall_gain = 0.03;
 80077f4:	4b16      	ldr	r3, [pc, #88]	; (8007850 <set_center_by_front_Wall+0xa0>)
 80077f6:	4a18      	ldr	r2, [pc, #96]	; (8007858 <set_center_by_front_Wall+0xa8>)
 80077f8:	601a      	str	r2, [r3, #0]
	front_wall_flag = 1;
 80077fa:	4b12      	ldr	r3, [pc, #72]	; (8007844 <set_center_by_front_Wall+0x94>)
 80077fc:	2201      	movs	r2, #1
 80077fe:	701a      	strb	r2, [r3, #0]
	HAL_Delay(300);
 8007800:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007804:	f7f9 fc3a 	bl	800107c <HAL_Delay>
	front_wall_flag = 0;
 8007808:	4b0e      	ldr	r3, [pc, #56]	; (8007844 <set_center_by_front_Wall+0x94>)
 800780a:	2200      	movs	r2, #0
 800780c:	701a      	strb	r2, [r3, #0]
	front_wall_value_L = 2585;
 800780e:	4b0e      	ldr	r3, [pc, #56]	; (8007848 <set_center_by_front_Wall+0x98>)
 8007810:	f640 2219 	movw	r2, #2585	; 0xa19
 8007814:	601a      	str	r2, [r3, #0]
	front_wall_value_R = 4200;
 8007816:	4b0d      	ldr	r3, [pc, #52]	; (800784c <set_center_by_front_Wall+0x9c>)
 8007818:	f241 0268 	movw	r2, #4200	; 0x1068
 800781c:	601a      	str	r2, [r3, #0]
	front_wall_gain = 0.1;
 800781e:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <set_center_by_front_Wall+0xa0>)
 8007820:	4a0c      	ldr	r2, [pc, #48]	; (8007854 <set_center_by_front_Wall+0xa4>)
 8007822:	601a      	str	r2, [r3, #0]
	front_wall_flag = 1;
 8007824:	4b07      	ldr	r3, [pc, #28]	; (8007844 <set_center_by_front_Wall+0x94>)
 8007826:	2201      	movs	r2, #1
 8007828:	701a      	strb	r2, [r3, #0]
	HAL_Delay(500);
 800782a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800782e:	f7f9 fc25 	bl	800107c <HAL_Delay>
	front_wall_flag = 0;
 8007832:	4b04      	ldr	r3, [pc, #16]	; (8007844 <set_center_by_front_Wall+0x94>)
 8007834:	2200      	movs	r2, #0
 8007836:	701a      	strb	r2, [r3, #0]
	rotation_deviation.cumulative = 0.0;
 8007838:	4b08      	ldr	r3, [pc, #32]	; (800785c <set_center_by_front_Wall+0xac>)
 800783a:	f04f 0200 	mov.w	r2, #0
 800783e:	605a      	str	r2, [r3, #4]
}
 8007840:	bf00      	nop
 8007842:	bd80      	pop	{r7, pc}
 8007844:	2000069e 	.word	0x2000069e
 8007848:	2001941c 	.word	0x2001941c
 800784c:	20019350 	.word	0x20019350
 8007850:	20019454 	.word	0x20019454
 8007854:	3dcccccd 	.word	0x3dcccccd
 8007858:	3cf5c28f 	.word	0x3cf5c28f
 800785c:	20019480 	.word	0x20019480

08007860 <go_entrance>:

void go_entrance(float accel, float vel) {
 8007860:	b580      	push	{r7, lr}
 8007862:	b082      	sub	sp, #8
 8007864:	af00      	add	r7, sp, #0
 8007866:	ed87 0a01 	vstr	s0, [r7, #4]
 800786a:	edc7 0a00 	vstr	s1, [r7]
//	rotation_deviation.now = 0.0;
//rotation_deviation.cumulative = 0.0;
	moter_flag = 1;
 800786e:	4b0a      	ldr	r3, [pc, #40]	; (8007898 <go_entrance+0x38>)
 8007870:	2201      	movs	r2, #1
 8007872:	701a      	strb	r2, [r3, #0]
	set_straight(67.0, accel, vel, 0.0, vel);
 8007874:	ed97 2a00 	vldr	s4, [r7]
 8007878:	eddf 1a08 	vldr	s3, [pc, #32]	; 800789c <go_entrance+0x3c>
 800787c:	ed97 1a00 	vldr	s2, [r7]
 8007880:	edd7 0a01 	vldr	s1, [r7, #4]
 8007884:	ed9f 0a06 	vldr	s0, [pc, #24]	; 80078a0 <go_entrance+0x40>
 8007888:	f001 f93a 	bl	8008b00 <set_straight>
	wait_straight();
 800788c:	f001 fa2c 	bl	8008ce8 <wait_straight>
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	20000682 	.word	0x20000682
 800789c:	00000000 	.word	0x00000000
 80078a0:	42860000 	.word	0x42860000

080078a4 <turn_left>:
//	rotation_deviation.cumulative = 0.0;
	set_straight(22.0, accel, vel, 0.0, 0.0);
	wait_straight();
}

void turn_left(float accel, float vel) {
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	ed87 0a01 	vstr	s0, [r7, #4]
 80078ae:	edc7 0a00 	vstr	s1, [r7]
	if (getWall(x.now, y.now, direction, &walldata.real) == 0) {
 80078b2:	4b2c      	ldr	r3, [pc, #176]	; (8007964 <turn_left+0xc0>)
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	4618      	mov	r0, r3
 80078b8:	4b2b      	ldr	r3, [pc, #172]	; (8007968 <turn_left+0xc4>)
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	4619      	mov	r1, r3
 80078be:	4b2b      	ldr	r3, [pc, #172]	; (800796c <turn_left+0xc8>)
 80078c0:	781b      	ldrb	r3, [r3, #0]
 80078c2:	461a      	mov	r2, r3
 80078c4:	4b2a      	ldr	r3, [pc, #168]	; (8007970 <turn_left+0xcc>)
 80078c6:	f003 f97d 	bl	800abc4 <getWall>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d111      	bne.n	80078f4 <turn_left+0x50>
		set_straight(45.0, accel, vel, vel, 0.0);
 80078d0:	ed9f 2a28 	vldr	s4, [pc, #160]	; 8007974 <turn_left+0xd0>
 80078d4:	edd7 1a00 	vldr	s3, [r7]
 80078d8:	ed97 1a00 	vldr	s2, [r7]
 80078dc:	edd7 0a01 	vldr	s1, [r7, #4]
 80078e0:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8007978 <turn_left+0xd4>
 80078e4:	f001 f90c 	bl	8008b00 <set_straight>
		wait_straight();
 80078e8:	f001 f9fe 	bl	8008ce8 <wait_straight>
		HAL_Delay(200);
 80078ec:	20c8      	movs	r0, #200	; 0xc8
 80078ee:	f7f9 fbc5 	bl	800107c <HAL_Delay>
 80078f2:	e00f      	b.n	8007914 <turn_left+0x70>
	} else {
		set_straight(10.0, accel, vel, vel, 0.0);
 80078f4:	ed9f 2a1f 	vldr	s4, [pc, #124]	; 8007974 <turn_left+0xd0>
 80078f8:	edd7 1a00 	vldr	s3, [r7]
 80078fc:	ed97 1a00 	vldr	s2, [r7]
 8007900:	edd7 0a01 	vldr	s1, [r7, #4]
 8007904:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8007908:	f001 f8fa 	bl	8008b00 <set_straight>
		wait_straight();
 800790c:	f001 f9ec 	bl	8008ce8 <wait_straight>
		set_center_by_front_Wall();
 8007910:	f7ff ff4e 	bl	80077b0 <set_center_by_front_Wall>
	}
	set_rotation(90.0, nomal_rotation.accel, nomal_rotation.vel_search, 0.0);
 8007914:	4b19      	ldr	r3, [pc, #100]	; (800797c <turn_left+0xd8>)
 8007916:	edd3 7a03 	vldr	s15, [r3, #12]
 800791a:	4b18      	ldr	r3, [pc, #96]	; (800797c <turn_left+0xd8>)
 800791c:	ed93 7a00 	vldr	s14, [r3]
 8007920:	eddf 1a14 	vldr	s3, [pc, #80]	; 8007974 <turn_left+0xd0>
 8007924:	eeb0 1a47 	vmov.f32	s2, s14
 8007928:	eef0 0a67 	vmov.f32	s1, s15
 800792c:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8007980 <turn_left+0xdc>
 8007930:	f001 f920 	bl	8008b74 <set_rotation>
	wait_rotation();
 8007934:	f001 fa18 	bl	8008d68 <wait_rotation>
	HAL_Delay(200);
 8007938:	20c8      	movs	r0, #200	; 0xc8
 800793a:	f7f9 fb9f 	bl	800107c <HAL_Delay>
	set_straight(45.0, accel, vel, 0.0, vel);
 800793e:	ed97 2a00 	vldr	s4, [r7]
 8007942:	eddf 1a0c 	vldr	s3, [pc, #48]	; 8007974 <turn_left+0xd0>
 8007946:	ed97 1a00 	vldr	s2, [r7]
 800794a:	edd7 0a01 	vldr	s1, [r7, #4]
 800794e:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8007978 <turn_left+0xd4>
 8007952:	f001 f8d5 	bl	8008b00 <set_straight>
	wait_straight();
 8007956:	f001 f9c7 	bl	8008ce8 <wait_straight>
}
 800795a:	bf00      	nop
 800795c:	3708      	adds	r7, #8
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	20000a8c 	.word	0x20000a8c
 8007968:	200194e8 	.word	0x200194e8
 800796c:	20000668 	.word	0x20000668
 8007970:	2000098c 	.word	0x2000098c
 8007974:	00000000 	.word	0x00000000
 8007978:	42340000 	.word	0x42340000
 800797c:	20000050 	.word	0x20000050
 8007980:	42b40000 	.word	0x42b40000

08007984 <turn_right>:

void turn_right(float accel, float vel) {
 8007984:	b580      	push	{r7, lr}
 8007986:	b082      	sub	sp, #8
 8007988:	af00      	add	r7, sp, #0
 800798a:	ed87 0a01 	vstr	s0, [r7, #4]
 800798e:	edc7 0a00 	vstr	s1, [r7]
	if (getWall(x.now, y.now, direction, &walldata.real) == 0) {
 8007992:	4b2c      	ldr	r3, [pc, #176]	; (8007a44 <turn_right+0xc0>)
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	4618      	mov	r0, r3
 8007998:	4b2b      	ldr	r3, [pc, #172]	; (8007a48 <turn_right+0xc4>)
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	4619      	mov	r1, r3
 800799e:	4b2b      	ldr	r3, [pc, #172]	; (8007a4c <turn_right+0xc8>)
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	461a      	mov	r2, r3
 80079a4:	4b2a      	ldr	r3, [pc, #168]	; (8007a50 <turn_right+0xcc>)
 80079a6:	f003 f90d 	bl	800abc4 <getWall>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d111      	bne.n	80079d4 <turn_right+0x50>
		set_straight(45.0, accel, vel, vel, 0.0);
 80079b0:	ed9f 2a28 	vldr	s4, [pc, #160]	; 8007a54 <turn_right+0xd0>
 80079b4:	edd7 1a00 	vldr	s3, [r7]
 80079b8:	ed97 1a00 	vldr	s2, [r7]
 80079bc:	edd7 0a01 	vldr	s1, [r7, #4]
 80079c0:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8007a58 <turn_right+0xd4>
 80079c4:	f001 f89c 	bl	8008b00 <set_straight>
		wait_straight();
 80079c8:	f001 f98e 	bl	8008ce8 <wait_straight>
		HAL_Delay(200);
 80079cc:	20c8      	movs	r0, #200	; 0xc8
 80079ce:	f7f9 fb55 	bl	800107c <HAL_Delay>
 80079d2:	e00f      	b.n	80079f4 <turn_right+0x70>
	} else {
		set_straight(10.0, accel, vel, vel, 0.0);
 80079d4:	ed9f 2a1f 	vldr	s4, [pc, #124]	; 8007a54 <turn_right+0xd0>
 80079d8:	edd7 1a00 	vldr	s3, [r7]
 80079dc:	ed97 1a00 	vldr	s2, [r7]
 80079e0:	edd7 0a01 	vldr	s1, [r7, #4]
 80079e4:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80079e8:	f001 f88a 	bl	8008b00 <set_straight>
		wait_straight();
 80079ec:	f001 f97c 	bl	8008ce8 <wait_straight>
		set_center_by_front_Wall();
 80079f0:	f7ff fede 	bl	80077b0 <set_center_by_front_Wall>
	}
	set_rotation(-90.0, nomal_rotation.accel, nomal_rotation.vel_search, 0.0);
 80079f4:	4b19      	ldr	r3, [pc, #100]	; (8007a5c <turn_right+0xd8>)
 80079f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80079fa:	4b18      	ldr	r3, [pc, #96]	; (8007a5c <turn_right+0xd8>)
 80079fc:	ed93 7a00 	vldr	s14, [r3]
 8007a00:	eddf 1a14 	vldr	s3, [pc, #80]	; 8007a54 <turn_right+0xd0>
 8007a04:	eeb0 1a47 	vmov.f32	s2, s14
 8007a08:	eef0 0a67 	vmov.f32	s1, s15
 8007a0c:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8007a60 <turn_right+0xdc>
 8007a10:	f001 f8b0 	bl	8008b74 <set_rotation>
	wait_rotation();
 8007a14:	f001 f9a8 	bl	8008d68 <wait_rotation>
	HAL_Delay(200);
 8007a18:	20c8      	movs	r0, #200	; 0xc8
 8007a1a:	f7f9 fb2f 	bl	800107c <HAL_Delay>
	set_straight(45.0, accel, vel, 0.0, vel);
 8007a1e:	ed97 2a00 	vldr	s4, [r7]
 8007a22:	eddf 1a0c 	vldr	s3, [pc, #48]	; 8007a54 <turn_right+0xd0>
 8007a26:	ed97 1a00 	vldr	s2, [r7]
 8007a2a:	edd7 0a01 	vldr	s1, [r7, #4]
 8007a2e:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8007a58 <turn_right+0xd4>
 8007a32:	f001 f865 	bl	8008b00 <set_straight>
	wait_straight();
 8007a36:	f001 f957 	bl	8008ce8 <wait_straight>
}
 8007a3a:	bf00      	nop
 8007a3c:	3708      	adds	r7, #8
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	20000a8c 	.word	0x20000a8c
 8007a48:	200194e8 	.word	0x200194e8
 8007a4c:	20000668 	.word	0x20000668
 8007a50:	2000098c 	.word	0x2000098c
 8007a54:	00000000 	.word	0x00000000
 8007a58:	42340000 	.word	0x42340000
 8007a5c:	20000050 	.word	0x20000050
 8007a60:	c2b40000 	.word	0xc2b40000

08007a64 <pass_180>:

void pass_180(float accel, float vel) {
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	ed87 0a01 	vstr	s0, [r7, #4]
 8007a6e:	edc7 0a00 	vstr	s1, [r7]
	set_straight(90.0, accel, vel, vel, vel);
 8007a72:	ed97 2a00 	vldr	s4, [r7]
 8007a76:	edd7 1a00 	vldr	s3, [r7]
 8007a7a:	ed97 1a00 	vldr	s2, [r7]
 8007a7e:	edd7 0a01 	vldr	s1, [r7, #4]
 8007a82:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8007a98 <pass_180+0x34>
 8007a86:	f001 f83b 	bl	8008b00 <set_straight>
	wait_straight();
 8007a8a:	f001 f92d 	bl	8008ce8 <wait_straight>
}
 8007a8e:	bf00      	nop
 8007a90:	3708      	adds	r7, #8
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
 8007a96:	bf00      	nop
 8007a98:	42b40000 	.word	0x42b40000

08007a9c <turn_180>:

void turn_180(float accel, float vel) {
 8007a9c:	b590      	push	{r4, r7, lr}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	ed87 0a01 	vstr	s0, [r7, #4]
 8007aa6:	edc7 0a00 	vstr	s1, [r7]
	set_straight(45.0, accel, vel, vel, 0.0);
 8007aaa:	ed9f 2a4c 	vldr	s4, [pc, #304]	; 8007bdc <turn_180+0x140>
 8007aae:	edd7 1a00 	vldr	s3, [r7]
 8007ab2:	ed97 1a00 	vldr	s2, [r7]
 8007ab6:	edd7 0a01 	vldr	s1, [r7, #4]
 8007aba:	ed9f 0a49 	vldr	s0, [pc, #292]	; 8007be0 <turn_180+0x144>
 8007abe:	f001 f81f 	bl	8008b00 <set_straight>
	wait_straight();
 8007ac2:	f001 f911 	bl	8008ce8 <wait_straight>
	HAL_Delay(50);
 8007ac6:	2032      	movs	r0, #50	; 0x32
 8007ac8:	f7f9 fad8 	bl	800107c <HAL_Delay>
//		set_center_by_front_Wall();
//		set_rotation(-90.0, nomal_rotation.accel, nomal_rotation.vel_search,
//				0.0);
//		wait_rotation();
//	} else {
	set_rotation(180.0, nomal_rotation.accel, nomal_rotation.vel_search, 0.0);
 8007acc:	4b45      	ldr	r3, [pc, #276]	; (8007be4 <turn_180+0x148>)
 8007ace:	edd3 7a03 	vldr	s15, [r3, #12]
 8007ad2:	4b44      	ldr	r3, [pc, #272]	; (8007be4 <turn_180+0x148>)
 8007ad4:	ed93 7a00 	vldr	s14, [r3]
 8007ad8:	eddf 1a40 	vldr	s3, [pc, #256]	; 8007bdc <turn_180+0x140>
 8007adc:	eeb0 1a47 	vmov.f32	s2, s14
 8007ae0:	eef0 0a67 	vmov.f32	s1, s15
 8007ae4:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8007be8 <turn_180+0x14c>
 8007ae8:	f001 f844 	bl	8008b74 <set_rotation>
	wait_rotation();
 8007aec:	f001 f93c 	bl	8008d68 <wait_rotation>
//		set_rotation(-90.0, nomal_rotation.accel, nomal_rotation.vel_search,
//				0.0);
//		wait_rotation();
//	}

	if (getWall(x.now, y.now, (direction + 2) % 4, &walldata.real) == 1) {
 8007af0:	4b3e      	ldr	r3, [pc, #248]	; (8007bec <turn_180+0x150>)
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	4618      	mov	r0, r3
 8007af6:	4b3e      	ldr	r3, [pc, #248]	; (8007bf0 <turn_180+0x154>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	461c      	mov	r4, r3
 8007afc:	4b3d      	ldr	r3, [pc, #244]	; (8007bf4 <turn_180+0x158>)
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	3302      	adds	r3, #2
 8007b02:	4259      	negs	r1, r3
 8007b04:	f003 0203 	and.w	r2, r3, #3
 8007b08:	f001 0303 	and.w	r3, r1, #3
 8007b0c:	bf58      	it	pl
 8007b0e:	425a      	negpl	r2, r3
 8007b10:	4b39      	ldr	r3, [pc, #228]	; (8007bf8 <turn_180+0x15c>)
 8007b12:	4621      	mov	r1, r4
 8007b14:	f003 f856 	bl	800abc4 <getWall>
 8007b18:	4603      	mov	r3, r0
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d123      	bne.n	8007b66 <turn_180+0xca>
		HAL_Delay(50);
 8007b1e:	2032      	movs	r0, #50	; 0x32
 8007b20:	f7f9 faac 	bl	800107c <HAL_Delay>
		back_100();
 8007b24:	f000 f8da 	bl	8007cdc <back_100>
//		} else {
//			HAL_Delay(5);
//			u_turn_counter++;
//		}

		rotation_deviation.now = 0.0;
 8007b28:	4b34      	ldr	r3, [pc, #208]	; (8007bfc <turn_180+0x160>)
 8007b2a:	f04f 0200 	mov.w	r2, #0
 8007b2e:	601a      	str	r2, [r3, #0]
		rotation_deviation.cumulative = 0.0;
 8007b30:	4b32      	ldr	r3, [pc, #200]	; (8007bfc <turn_180+0x160>)
 8007b32:	f04f 0200 	mov.w	r2, #0
 8007b36:	605a      	str	r2, [r3, #4]
		wallcontrol_value = 0.0;
 8007b38:	4b31      	ldr	r3, [pc, #196]	; (8007c00 <turn_180+0x164>)
 8007b3a:	f04f 0200 	mov.w	r2, #0
 8007b3e:	601a      	str	r2, [r3, #0]
		run_left_deviation.cumulative = 0.0;
 8007b40:	4b30      	ldr	r3, [pc, #192]	; (8007c04 <turn_180+0x168>)
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	605a      	str	r2, [r3, #4]
		run_right_deviation.cumulative = 0.0;
 8007b48:	4b2f      	ldr	r3, [pc, #188]	; (8007c08 <turn_180+0x16c>)
 8007b4a:	f04f 0200 	mov.w	r2, #0
 8007b4e:	605a      	str	r2, [r3, #4]
		wallcontrol_value = 0.0;
 8007b50:	4b2b      	ldr	r3, [pc, #172]	; (8007c00 <turn_180+0x164>)
 8007b52:	f04f 0200 	mov.w	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
		go_entrance(accel, vel);
 8007b58:	edd7 0a00 	vldr	s1, [r7]
 8007b5c:	ed97 0a01 	vldr	s0, [r7, #4]
 8007b60:	f7ff fe7e 	bl	8007860 <go_entrance>
		run_right_deviation.cumulative = 0.0;
		wallcontrol_value = 0.0;
		set_straight(87.0, accel, vel, 0.0, vel);
		wait_straight();
	}
}
 8007b64:	e036      	b.n	8007bd4 <turn_180+0x138>
		set_straight(-20.0, 600.0, 300.0, 0.0, 0.0);
 8007b66:	ed9f 2a1d 	vldr	s4, [pc, #116]	; 8007bdc <turn_180+0x140>
 8007b6a:	eddf 1a1c 	vldr	s3, [pc, #112]	; 8007bdc <turn_180+0x140>
 8007b6e:	ed9f 1a27 	vldr	s2, [pc, #156]	; 8007c0c <turn_180+0x170>
 8007b72:	eddf 0a27 	vldr	s1, [pc, #156]	; 8007c10 <turn_180+0x174>
 8007b76:	eebb 0a04 	vmov.f32	s0, #180	; 0xc1a00000 -20.0
 8007b7a:	f000 ffc1 	bl	8008b00 <set_straight>
		wait_straight();
 8007b7e:	f001 f8b3 	bl	8008ce8 <wait_straight>
		HAL_Delay(10);
 8007b82:	200a      	movs	r0, #10
 8007b84:	f7f9 fa7a 	bl	800107c <HAL_Delay>
		rotation_deviation.now = 0.0;
 8007b88:	4b1c      	ldr	r3, [pc, #112]	; (8007bfc <turn_180+0x160>)
 8007b8a:	f04f 0200 	mov.w	r2, #0
 8007b8e:	601a      	str	r2, [r3, #0]
		rotation_deviation.cumulative = 0.0;
 8007b90:	4b1a      	ldr	r3, [pc, #104]	; (8007bfc <turn_180+0x160>)
 8007b92:	f04f 0200 	mov.w	r2, #0
 8007b96:	605a      	str	r2, [r3, #4]
		wallcontrol_value = 0.0;
 8007b98:	4b19      	ldr	r3, [pc, #100]	; (8007c00 <turn_180+0x164>)
 8007b9a:	f04f 0200 	mov.w	r2, #0
 8007b9e:	601a      	str	r2, [r3, #0]
		run_left_deviation.cumulative = 0.0;
 8007ba0:	4b18      	ldr	r3, [pc, #96]	; (8007c04 <turn_180+0x168>)
 8007ba2:	f04f 0200 	mov.w	r2, #0
 8007ba6:	605a      	str	r2, [r3, #4]
		run_right_deviation.cumulative = 0.0;
 8007ba8:	4b17      	ldr	r3, [pc, #92]	; (8007c08 <turn_180+0x16c>)
 8007baa:	f04f 0200 	mov.w	r2, #0
 8007bae:	605a      	str	r2, [r3, #4]
		wallcontrol_value = 0.0;
 8007bb0:	4b13      	ldr	r3, [pc, #76]	; (8007c00 <turn_180+0x164>)
 8007bb2:	f04f 0200 	mov.w	r2, #0
 8007bb6:	601a      	str	r2, [r3, #0]
		set_straight(87.0, accel, vel, 0.0, vel);
 8007bb8:	ed97 2a00 	vldr	s4, [r7]
 8007bbc:	eddf 1a07 	vldr	s3, [pc, #28]	; 8007bdc <turn_180+0x140>
 8007bc0:	ed97 1a00 	vldr	s2, [r7]
 8007bc4:	edd7 0a01 	vldr	s1, [r7, #4]
 8007bc8:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8007c14 <turn_180+0x178>
 8007bcc:	f000 ff98 	bl	8008b00 <set_straight>
		wait_straight();
 8007bd0:	f001 f88a 	bl	8008ce8 <wait_straight>
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd90      	pop	{r4, r7, pc}
 8007bdc:	00000000 	.word	0x00000000
 8007be0:	42340000 	.word	0x42340000
 8007be4:	20000050 	.word	0x20000050
 8007be8:	43340000 	.word	0x43340000
 8007bec:	20000a8c 	.word	0x20000a8c
 8007bf0:	200194e8 	.word	0x200194e8
 8007bf4:	20000668 	.word	0x20000668
 8007bf8:	2000098c 	.word	0x2000098c
 8007bfc:	20019480 	.word	0x20019480
 8007c00:	2000067c 	.word	0x2000067c
 8007c04:	20019448 	.word	0x20019448
 8007c08:	20031c10 	.word	0x20031c10
 8007c0c:	43960000 	.word	0x43960000
 8007c10:	44160000 	.word	0x44160000
 8007c14:	42ae0000 	.word	0x42ae0000

08007c18 <ketuate>:

void ketuate(float accel, float vel) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	ed87 0a01 	vstr	s0, [r7, #4]
 8007c22:	edc7 0a00 	vstr	s1, [r7]
	set_straight(45.0, accel, vel, vel, 0.0);
 8007c26:	ed9f 2a25 	vldr	s4, [pc, #148]	; 8007cbc <ketuate+0xa4>
 8007c2a:	edd7 1a00 	vldr	s3, [r7]
 8007c2e:	ed97 1a00 	vldr	s2, [r7]
 8007c32:	edd7 0a01 	vldr	s1, [r7, #4]
 8007c36:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8007cc0 <ketuate+0xa8>
 8007c3a:	f000 ff61 	bl	8008b00 <set_straight>
	wait_straight();
 8007c3e:	f001 f853 	bl	8008ce8 <wait_straight>
//		set_center_by_front_Wall();
//		set_rotation(-90.0, nomal_rotation.accel, nomal_rotation.vel_search,
//				0.0);
//		wait_rotation();
//	} else {
	set_rotation(180.0, nomal_rotation.accel, nomal_rotation.vel_search, 0.0);
 8007c42:	4b20      	ldr	r3, [pc, #128]	; (8007cc4 <ketuate+0xac>)
 8007c44:	edd3 7a03 	vldr	s15, [r3, #12]
 8007c48:	4b1e      	ldr	r3, [pc, #120]	; (8007cc4 <ketuate+0xac>)
 8007c4a:	ed93 7a00 	vldr	s14, [r3]
 8007c4e:	eddf 1a1b 	vldr	s3, [pc, #108]	; 8007cbc <ketuate+0xa4>
 8007c52:	eeb0 1a47 	vmov.f32	s2, s14
 8007c56:	eef0 0a67 	vmov.f32	s1, s15
 8007c5a:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8007cc8 <ketuate+0xb0>
 8007c5e:	f000 ff89 	bl	8008b74 <set_rotation>
	wait_rotation();
 8007c62:	f001 f881 	bl	8008d68 <wait_rotation>
//	}

	HAL_Delay(50);
 8007c66:	2032      	movs	r0, #50	; 0x32
 8007c68:	f7f9 fa08 	bl	800107c <HAL_Delay>
	back_100();
 8007c6c:	f000 f836 	bl	8007cdc <back_100>
//		u_turn_counter = 0;
//	} else {
//		HAL_Delay(5);
//		u_turn_counter++;
//	}
	rotation_deviation.cumulative = 0.0;
 8007c70:	4b16      	ldr	r3, [pc, #88]	; (8007ccc <ketuate+0xb4>)
 8007c72:	f04f 0200 	mov.w	r2, #0
 8007c76:	605a      	str	r2, [r3, #4]
	rotation_deviation.now = 0.0;
 8007c78:	4b14      	ldr	r3, [pc, #80]	; (8007ccc <ketuate+0xb4>)
 8007c7a:	f04f 0200 	mov.w	r2, #0
 8007c7e:	601a      	str	r2, [r3, #0]
	rotation_deviation.cumulative = 0.0;
 8007c80:	4b12      	ldr	r3, [pc, #72]	; (8007ccc <ketuate+0xb4>)
 8007c82:	f04f 0200 	mov.w	r2, #0
 8007c86:	605a      	str	r2, [r3, #4]
	wallcontrol_value = 0.0;
 8007c88:	4b11      	ldr	r3, [pc, #68]	; (8007cd0 <ketuate+0xb8>)
 8007c8a:	f04f 0200 	mov.w	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]
	run_left_deviation.cumulative = 0.0;
 8007c90:	4b10      	ldr	r3, [pc, #64]	; (8007cd4 <ketuate+0xbc>)
 8007c92:	f04f 0200 	mov.w	r2, #0
 8007c96:	605a      	str	r2, [r3, #4]
	run_right_deviation.cumulative = 0.0;
 8007c98:	4b0f      	ldr	r3, [pc, #60]	; (8007cd8 <ketuate+0xc0>)
 8007c9a:	f04f 0200 	mov.w	r2, #0
 8007c9e:	605a      	str	r2, [r3, #4]
	wallcontrol_value = 0.0;
 8007ca0:	4b0b      	ldr	r3, [pc, #44]	; (8007cd0 <ketuate+0xb8>)
 8007ca2:	f04f 0200 	mov.w	r2, #0
 8007ca6:	601a      	str	r2, [r3, #0]
	go_entrance(accel, vel);
 8007ca8:	edd7 0a00 	vldr	s1, [r7]
 8007cac:	ed97 0a01 	vldr	s0, [r7, #4]
 8007cb0:	f7ff fdd6 	bl	8007860 <go_entrance>
}
 8007cb4:	bf00      	nop
 8007cb6:	3708      	adds	r7, #8
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}
 8007cbc:	00000000 	.word	0x00000000
 8007cc0:	42340000 	.word	0x42340000
 8007cc4:	20000050 	.word	0x20000050
 8007cc8:	43340000 	.word	0x43340000
 8007ccc:	20019480 	.word	0x20019480
 8007cd0:	2000067c 	.word	0x2000067c
 8007cd4:	20019448 	.word	0x20019448
 8007cd8:	20031c10 	.word	0x20031c10

08007cdc <back_100>:
	HAL_Delay(5);
	rotation_deviation.cumulative = 0.0;
	go_entrance(accel, vel);
}

void back_100(void) {
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	af00      	add	r7, sp, #0
	set_straight(-40.0, 300, 80, 0.0, 0.0);
 8007ce0:	ed9f 2a09 	vldr	s4, [pc, #36]	; 8007d08 <back_100+0x2c>
 8007ce4:	eddf 1a08 	vldr	s3, [pc, #32]	; 8007d08 <back_100+0x2c>
 8007ce8:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8007d0c <back_100+0x30>
 8007cec:	eddf 0a08 	vldr	s1, [pc, #32]	; 8007d10 <back_100+0x34>
 8007cf0:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8007d14 <back_100+0x38>
 8007cf4:	f000 ff04 	bl	8008b00 <set_straight>
	wall_control_flag = 0;
 8007cf8:	4b07      	ldr	r3, [pc, #28]	; (8007d18 <back_100+0x3c>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	701a      	strb	r2, [r3, #0]
	wait_straight();
 8007cfe:	f000 fff3 	bl	8008ce8 <wait_straight>
}
 8007d02:	bf00      	nop
 8007d04:	bd80      	pop	{r7, pc}
 8007d06:	bf00      	nop
 8007d08:	00000000 	.word	0x00000000
 8007d0c:	42a00000 	.word	0x42a00000
 8007d10:	43960000 	.word	0x43960000
 8007d14:	c2200000 	.word	0xc2200000
 8007d18:	2000069d 	.word	0x2000069d

08007d1c <non_ketuate_goal>:
	wall_control_flag = 0;
	wait_straight();
	HAL_Delay(50);
}

void non_ketuate_goal(float accel, float vel) {
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	ed87 0a01 	vstr	s0, [r7, #4]
 8007d26:	edc7 0a00 	vstr	s1, [r7]
	set_straight(45.0, accel, vel, vel, 0.0);
 8007d2a:	ed9f 2a14 	vldr	s4, [pc, #80]	; 8007d7c <non_ketuate_goal+0x60>
 8007d2e:	edd7 1a00 	vldr	s3, [r7]
 8007d32:	ed97 1a00 	vldr	s2, [r7]
 8007d36:	edd7 0a01 	vldr	s1, [r7, #4]
 8007d3a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8007d80 <non_ketuate_goal+0x64>
 8007d3e:	f000 fedf 	bl	8008b00 <set_straight>
	wait_straight();
 8007d42:	f000 ffd1 	bl	8008ce8 <wait_straight>
	HAL_Delay(50);
 8007d46:	2032      	movs	r0, #50	; 0x32
 8007d48:	f7f9 f998 	bl	800107c <HAL_Delay>
	set_straight(-25.0, 500, 150, 0.0, 0.0);
 8007d4c:	ed9f 2a0b 	vldr	s4, [pc, #44]	; 8007d7c <non_ketuate_goal+0x60>
 8007d50:	eddf 1a0a 	vldr	s3, [pc, #40]	; 8007d7c <non_ketuate_goal+0x60>
 8007d54:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 8007d84 <non_ketuate_goal+0x68>
 8007d58:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8007d88 <non_ketuate_goal+0x6c>
 8007d5c:	eebb 0a09 	vmov.f32	s0, #185	; 0xc1c80000 -25.0
 8007d60:	f000 fece 	bl	8008b00 <set_straight>
	wall_control_flag = 0;
 8007d64:	4b09      	ldr	r3, [pc, #36]	; (8007d8c <non_ketuate_goal+0x70>)
 8007d66:	2200      	movs	r2, #0
 8007d68:	701a      	strb	r2, [r3, #0]
	wait_straight();
 8007d6a:	f000 ffbd 	bl	8008ce8 <wait_straight>
	HAL_Delay(50);
 8007d6e:	2032      	movs	r0, #50	; 0x32
 8007d70:	f7f9 f984 	bl	800107c <HAL_Delay>
}
 8007d74:	bf00      	nop
 8007d76:	3708      	adds	r7, #8
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	00000000 	.word	0x00000000
 8007d80:	42340000 	.word	0x42340000
 8007d84:	43160000 	.word	0x43160000
 8007d88:	43fa0000 	.word	0x43fa0000
 8007d8c:	2000069d 	.word	0x2000069d

08007d90 <slalom_left90>:

void slalom_left90(float run_accel, float run_vel) {
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b08a      	sub	sp, #40	; 0x28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	ed87 0a01 	vstr	s0, [r7, #4]
 8007d9a:	edc7 0a00 	vstr	s1, [r7]
	float rota_accel, rota_vel, in_offset, out_offset, angle_offset = 0.0;
 8007d9e:	f04f 0300 	mov.w	r3, #0
 8007da2:	617b      	str	r3, [r7, #20]
	gain_t box;
	box.Ki = rotation_gain.Ki;
 8007da4:	4b37      	ldr	r3, [pc, #220]	; (8007e84 <slalom_left90+0xf4>)
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	60fb      	str	r3, [r7, #12]
	box.Kp = rotation_gain.Kp;
 8007daa:	4b36      	ldr	r3, [pc, #216]	; (8007e84 <slalom_left90+0xf4>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	60bb      	str	r3, [r7, #8]
	if (run_vel == 280.0) {
 8007db0:	edd7 7a00 	vldr	s15, [r7]
 8007db4:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007e88 <slalom_left90+0xf8>
 8007db8:	eef4 7a47 	vcmp.f32	s15, s14
 8007dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dc0:	d10f      	bne.n	8007de2 <slalom_left90+0x52>
		rotation_gain.Ki *= 1;
 8007dc2:	4b30      	ldr	r3, [pc, #192]	; (8007e84 <slalom_left90+0xf4>)
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	4a2f      	ldr	r2, [pc, #188]	; (8007e84 <slalom_left90+0xf4>)
 8007dc8:	6053      	str	r3, [r2, #4]
		rotation_gain.Kp *= 1;
 8007dca:	4b2e      	ldr	r3, [pc, #184]	; (8007e84 <slalom_left90+0xf4>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a2d      	ldr	r2, [pc, #180]	; (8007e84 <slalom_left90+0xf4>)
 8007dd0:	6013      	str	r3, [r2, #0]
		rota_accel = 10000;
 8007dd2:	4b2e      	ldr	r3, [pc, #184]	; (8007e8c <slalom_left90+0xfc>)
 8007dd4:	627b      	str	r3, [r7, #36]	; 0x24
		rota_vel = 1300;
 8007dd6:	4b2e      	ldr	r3, [pc, #184]	; (8007e90 <slalom_left90+0x100>)
 8007dd8:	623b      	str	r3, [r7, #32]
		in_offset = 5;
 8007dda:	4b2e      	ldr	r3, [pc, #184]	; (8007e94 <slalom_left90+0x104>)
 8007ddc:	61fb      	str	r3, [r7, #28]
		out_offset = 13;
 8007dde:	4b2e      	ldr	r3, [pc, #184]	; (8007e98 <slalom_left90+0x108>)
 8007de0:	61bb      	str	r3, [r7, #24]
	}
	if (SEN_F.now > SEN_F.threshold) {
 8007de2:	4b2e      	ldr	r3, [pc, #184]	; (8007e9c <slalom_left90+0x10c>)
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	4b2d      	ldr	r3, [pc, #180]	; (8007e9c <slalom_left90+0x10c>)
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	dd12      	ble.n	8007e14 <slalom_left90+0x84>
		while (SEN_RF.now < SEN_RF.threshold && SEN_LF.now < SEN_LF.threshold){
 8007dee:	e005      	b.n	8007dfc <slalom_left90+0x6c>
			set_buzzer(0, C_5, 200);
 8007df0:	22c8      	movs	r2, #200	; 0xc8
 8007df2:	f240 210b 	movw	r1, #523	; 0x20b
 8007df6:	2000      	movs	r0, #0
 8007df8:	f7fe f98a 	bl	8006110 <set_buzzer>
		while (SEN_RF.now < SEN_RF.threshold && SEN_LF.now < SEN_LF.threshold){
 8007dfc:	4b28      	ldr	r3, [pc, #160]	; (8007ea0 <slalom_left90+0x110>)
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	4b27      	ldr	r3, [pc, #156]	; (8007ea0 <slalom_left90+0x110>)
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	da05      	bge.n	8007e14 <slalom_left90+0x84>
 8007e08:	4b26      	ldr	r3, [pc, #152]	; (8007ea4 <slalom_left90+0x114>)
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	4b25      	ldr	r3, [pc, #148]	; (8007ea4 <slalom_left90+0x114>)
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	dbed      	blt.n	8007df0 <slalom_left90+0x60>
		}
	}
	set_straight(in_offset, run_accel, run_vel, run_vel, run_vel);
 8007e14:	ed97 2a00 	vldr	s4, [r7]
 8007e18:	edd7 1a00 	vldr	s3, [r7]
 8007e1c:	ed97 1a00 	vldr	s2, [r7]
 8007e20:	edd7 0a01 	vldr	s1, [r7, #4]
 8007e24:	ed97 0a07 	vldr	s0, [r7, #28]
 8007e28:	f000 fe6a 	bl	8008b00 <set_straight>
	wait_straight();
 8007e2c:	f000 ff5c 	bl	8008ce8 <wait_straight>
	set_rotation(90.0 + angle_offset, rota_accel, rota_vel, run_vel);
 8007e30:	edd7 7a05 	vldr	s15, [r7, #20]
 8007e34:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8007ea8 <slalom_left90+0x118>
 8007e38:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007e3c:	edd7 1a00 	vldr	s3, [r7]
 8007e40:	ed97 1a08 	vldr	s2, [r7, #32]
 8007e44:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8007e48:	eeb0 0a67 	vmov.f32	s0, s15
 8007e4c:	f000 fe92 	bl	8008b74 <set_rotation>
	wait_rotation();
 8007e50:	f000 ff8a 	bl	8008d68 <wait_rotation>
	set_straight(out_offset, run_accel, run_vel, run_vel, run_vel);
 8007e54:	ed97 2a00 	vldr	s4, [r7]
 8007e58:	edd7 1a00 	vldr	s3, [r7]
 8007e5c:	ed97 1a00 	vldr	s2, [r7]
 8007e60:	edd7 0a01 	vldr	s1, [r7, #4]
 8007e64:	ed97 0a06 	vldr	s0, [r7, #24]
 8007e68:	f000 fe4a 	bl	8008b00 <set_straight>
	wait_straight();
 8007e6c:	f000 ff3c 	bl	8008ce8 <wait_straight>
	rotation_gain.Ki = box.Ki;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	4a04      	ldr	r2, [pc, #16]	; (8007e84 <slalom_left90+0xf4>)
 8007e74:	6053      	str	r3, [r2, #4]
	rotation_gain.Kp = box.Kp;
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	4a02      	ldr	r2, [pc, #8]	; (8007e84 <slalom_left90+0xf4>)
 8007e7a:	6013      	str	r3, [r2, #0]
}
 8007e7c:	bf00      	nop
 8007e7e:	3728      	adds	r7, #40	; 0x28
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	20000010 	.word	0x20000010
 8007e88:	438c0000 	.word	0x438c0000
 8007e8c:	461c4000 	.word	0x461c4000
 8007e90:	44a28000 	.word	0x44a28000
 8007e94:	40a00000 	.word	0x40a00000
 8007e98:	41500000 	.word	0x41500000
 8007e9c:	20031b98 	.word	0x20031b98
 8007ea0:	20019464 	.word	0x20019464
 8007ea4:	20031bd4 	.word	0x20031bd4
 8007ea8:	42b40000 	.word	0x42b40000

08007eac <slalom_right90>:

void slalom_right90(float run_accel, float run_vel) {
 8007eac:	b590      	push	{r4, r7, lr}
 8007eae:	b08b      	sub	sp, #44	; 0x2c
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	ed87 0a01 	vstr	s0, [r7, #4]
 8007eb6:	edc7 0a00 	vstr	s1, [r7]
	float rota_accel, rota_vel, in_offset, out_offset;
	float angle_offset = 0.0;
 8007eba:	f04f 0300 	mov.w	r3, #0
 8007ebe:	617b      	str	r3, [r7, #20]
	gain_t box;
	box.Ki = rotation_gain.Ki;
 8007ec0:	4b3f      	ldr	r3, [pc, #252]	; (8007fc0 <slalom_right90+0x114>)
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	60fb      	str	r3, [r7, #12]
	box.Kp = rotation_gain.Kp;
 8007ec6:	4b3e      	ldr	r3, [pc, #248]	; (8007fc0 <slalom_right90+0x114>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	60bb      	str	r3, [r7, #8]
	if (run_vel == 280.0) {
 8007ecc:	edd7 7a00 	vldr	s15, [r7]
 8007ed0:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8007fc4 <slalom_right90+0x118>
 8007ed4:	eef4 7a47 	vcmp.f32	s15, s14
 8007ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007edc:	d11e      	bne.n	8007f1c <slalom_right90+0x70>
		rotation_gain.Ki *= 1.2;
 8007ede:	4b38      	ldr	r3, [pc, #224]	; (8007fc0 <slalom_right90+0x114>)
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7f8 fb58 	bl	8000598 <__aeabi_f2d>
 8007ee8:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8007eec:	4b36      	ldr	r3, [pc, #216]	; (8007fc8 <slalom_right90+0x11c>)
 8007eee:	f7f8 fbab 	bl	8000648 <__aeabi_dmul>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	460c      	mov	r4, r1
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	4621      	mov	r1, r4
 8007efa:	f7f8 fe7d 	bl	8000bf8 <__aeabi_d2f>
 8007efe:	4602      	mov	r2, r0
 8007f00:	4b2f      	ldr	r3, [pc, #188]	; (8007fc0 <slalom_right90+0x114>)
 8007f02:	605a      	str	r2, [r3, #4]
		rotation_gain.Kp *= 1;
 8007f04:	4b2e      	ldr	r3, [pc, #184]	; (8007fc0 <slalom_right90+0x114>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a2d      	ldr	r2, [pc, #180]	; (8007fc0 <slalom_right90+0x114>)
 8007f0a:	6013      	str	r3, [r2, #0]
		rota_accel = 10000;
 8007f0c:	4b2f      	ldr	r3, [pc, #188]	; (8007fcc <slalom_right90+0x120>)
 8007f0e:	627b      	str	r3, [r7, #36]	; 0x24
		rota_vel = 1300;
 8007f10:	4b2f      	ldr	r3, [pc, #188]	; (8007fd0 <slalom_right90+0x124>)
 8007f12:	623b      	str	r3, [r7, #32]
		in_offset = 5;
 8007f14:	4b2f      	ldr	r3, [pc, #188]	; (8007fd4 <slalom_right90+0x128>)
 8007f16:	61fb      	str	r3, [r7, #28]
		out_offset = 14;
 8007f18:	4b2f      	ldr	r3, [pc, #188]	; (8007fd8 <slalom_right90+0x12c>)
 8007f1a:	61bb      	str	r3, [r7, #24]
	}
	if (SEN_F.now > SEN_F.threshold) {
 8007f1c:	4b2f      	ldr	r3, [pc, #188]	; (8007fdc <slalom_right90+0x130>)
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	4b2e      	ldr	r3, [pc, #184]	; (8007fdc <slalom_right90+0x130>)
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	429a      	cmp	r2, r3
 8007f26:	dd12      	ble.n	8007f4e <slalom_right90+0xa2>
		while (SEN_RF.now < SEN_RF.threshold && SEN_LF.now < SEN_LF.threshold){
 8007f28:	e005      	b.n	8007f36 <slalom_right90+0x8a>
			set_buzzer(0, C_5, 200);
 8007f2a:	22c8      	movs	r2, #200	; 0xc8
 8007f2c:	f240 210b 	movw	r1, #523	; 0x20b
 8007f30:	2000      	movs	r0, #0
 8007f32:	f7fe f8ed 	bl	8006110 <set_buzzer>
		while (SEN_RF.now < SEN_RF.threshold && SEN_LF.now < SEN_LF.threshold){
 8007f36:	4b2a      	ldr	r3, [pc, #168]	; (8007fe0 <slalom_right90+0x134>)
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	4b29      	ldr	r3, [pc, #164]	; (8007fe0 <slalom_right90+0x134>)
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	da05      	bge.n	8007f4e <slalom_right90+0xa2>
 8007f42:	4b28      	ldr	r3, [pc, #160]	; (8007fe4 <slalom_right90+0x138>)
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	4b27      	ldr	r3, [pc, #156]	; (8007fe4 <slalom_right90+0x138>)
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	dbed      	blt.n	8007f2a <slalom_right90+0x7e>

		}
	}
	set_straight(in_offset, run_accel, run_vel, run_vel, run_vel);
 8007f4e:	ed97 2a00 	vldr	s4, [r7]
 8007f52:	edd7 1a00 	vldr	s3, [r7]
 8007f56:	ed97 1a00 	vldr	s2, [r7]
 8007f5a:	edd7 0a01 	vldr	s1, [r7, #4]
 8007f5e:	ed97 0a07 	vldr	s0, [r7, #28]
 8007f62:	f000 fdcd 	bl	8008b00 <set_straight>
	wait_straight();
 8007f66:	f000 febf 	bl	8008ce8 <wait_straight>
	set_rotation(-90.0 + angle_offset, rota_accel, rota_vel, run_vel);
 8007f6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8007f6e:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8007fe8 <slalom_right90+0x13c>
 8007f72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007f76:	edd7 1a00 	vldr	s3, [r7]
 8007f7a:	ed97 1a08 	vldr	s2, [r7, #32]
 8007f7e:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8007f82:	eeb0 0a67 	vmov.f32	s0, s15
 8007f86:	f000 fdf5 	bl	8008b74 <set_rotation>
	wait_rotation();
 8007f8a:	f000 feed 	bl	8008d68 <wait_rotation>
	set_straight(out_offset, run_accel, run_vel, run_vel, run_vel);
 8007f8e:	ed97 2a00 	vldr	s4, [r7]
 8007f92:	edd7 1a00 	vldr	s3, [r7]
 8007f96:	ed97 1a00 	vldr	s2, [r7]
 8007f9a:	edd7 0a01 	vldr	s1, [r7, #4]
 8007f9e:	ed97 0a06 	vldr	s0, [r7, #24]
 8007fa2:	f000 fdad 	bl	8008b00 <set_straight>
	wait_straight();
 8007fa6:	f000 fe9f 	bl	8008ce8 <wait_straight>
	rotation_gain.Ki = box.Ki;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	4a04      	ldr	r2, [pc, #16]	; (8007fc0 <slalom_right90+0x114>)
 8007fae:	6053      	str	r3, [r2, #4]
	rotation_gain.Kp = box.Kp;
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	4a03      	ldr	r2, [pc, #12]	; (8007fc0 <slalom_right90+0x114>)
 8007fb4:	6013      	str	r3, [r2, #0]
}
 8007fb6:	bf00      	nop
 8007fb8:	372c      	adds	r7, #44	; 0x2c
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd90      	pop	{r4, r7, pc}
 8007fbe:	bf00      	nop
 8007fc0:	20000010 	.word	0x20000010
 8007fc4:	438c0000 	.word	0x438c0000
 8007fc8:	3ff33333 	.word	0x3ff33333
 8007fcc:	461c4000 	.word	0x461c4000
 8007fd0:	44a28000 	.word	0x44a28000
 8007fd4:	40a00000 	.word	0x40a00000
 8007fd8:	41600000 	.word	0x41600000
 8007fdc:	20031b98 	.word	0x20031b98
 8007fe0:	20019464 	.word	0x20019464
 8007fe4:	20031bd4 	.word	0x20031bd4
 8007fe8:	42b40000 	.word	0x42b40000

08007fec <stop90>:

void stop90(float run_accel, float run_vel) {
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	ed87 0a01 	vstr	s0, [r7, #4]
 8007ff6:	edc7 0a00 	vstr	s1, [r7]
	set_straight(45.0, run_accel, run_vel, run_vel, 0.0);
 8007ffa:	ed9f 2a09 	vldr	s4, [pc, #36]	; 8008020 <stop90+0x34>
 8007ffe:	edd7 1a00 	vldr	s3, [r7]
 8008002:	ed97 1a00 	vldr	s2, [r7]
 8008006:	edd7 0a01 	vldr	s1, [r7, #4]
 800800a:	ed9f 0a06 	vldr	s0, [pc, #24]	; 8008024 <stop90+0x38>
 800800e:	f000 fd77 	bl	8008b00 <set_straight>
	wait_straight();
 8008012:	f000 fe69 	bl	8008ce8 <wait_straight>
}
 8008016:	bf00      	nop
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	00000000 	.word	0x00000000
 8008024:	42340000 	.word	0x42340000

08008028 <chattering>:
#define CHATT 10000
#define SECTOR_BASE_ADRR 0x08160000ul
#define SECTOR14_BASE_ADRR 0x08140000ul
#define SECTOR13_BASE_ADRR 0x08120000ul

void chattering(void) {
 8008028:	b580      	push	{r7, lr}
 800802a:	b082      	sub	sp, #8
 800802c:	af00      	add	r7, sp, #0
	int i = 0;
 800802e:	2300      	movs	r3, #0
 8008030:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 8008032:	e002      	b.n	800803a <chattering+0x12>
		i++;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	3301      	adds	r3, #1
 8008038:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f242 720f 	movw	r2, #9999	; 0x270f
 8008040:	4293      	cmp	r3, r2
 8008042:	ddf7      	ble.n	8008034 <chattering+0xc>
	}
	while (HAL_GPIO_ReadPin(SWITCH_GPIO_Port, SWITCH_Pin) == 0) {
 8008044:	bf00      	nop
 8008046:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800804a:	480a      	ldr	r0, [pc, #40]	; (8008074 <chattering+0x4c>)
 800804c:	f7fa fd12 	bl	8002a74 <HAL_GPIO_ReadPin>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d0f7      	beq.n	8008046 <chattering+0x1e>
	}
	i = 0;
 8008056:	2300      	movs	r3, #0
 8008058:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 800805a:	e002      	b.n	8008062 <chattering+0x3a>
		i++;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	3301      	adds	r3, #1
 8008060:	607b      	str	r3, [r7, #4]
	while (i < CHATT) {
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f242 720f 	movw	r2, #9999	; 0x270f
 8008068:	4293      	cmp	r3, r2
 800806a:	ddf7      	ble.n	800805c <chattering+0x34>
	}
}
 800806c:	bf00      	nop
 800806e:	3708      	adds	r7, #8
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	40020400 	.word	0x40020400

08008078 <write_flash_log>:

void write_flash_log(uint32_t address, uint8_t *data, uint32_t size) {
 8008078:	b590      	push	{r4, r7, lr}
 800807a:	b093      	sub	sp, #76	; 0x4c
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
	uint32_t add = address;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	647b      	str	r3, [r7, #68]	; 0x44
	HAL_FLASH_Unlock(); //flash unlook
 8008088:	f7fa f8d2 	bl	8002230 <HAL_FLASH_Unlock>
	if (address == SECTOR14_BASE_ADRR) {
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	4a24      	ldr	r2, [pc, #144]	; (8008120 <write_flash_log+0xa8>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d110      	bne.n	80080b6 <write_flash_log+0x3e>
		FLASH_EraseInitTypeDef EraseInitStruct;
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS; //erase only sector
 8008094:	2300      	movs	r3, #0
 8008096:	633b      	str	r3, [r7, #48]	; 0x30
		EraseInitStruct.Sector = FLASH_SECTOR_14; //sector Name
 8008098:	230e      	movs	r3, #14
 800809a:	63bb      	str	r3, [r7, #56]	; 0x38
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3; //2.7 to 3.6V
 800809c:	2302      	movs	r3, #2
 800809e:	643b      	str	r3, [r7, #64]	; 0x40
		EraseInitStruct.NbSectors = 1; //Number of sectors to be erased.
 80080a0:	2301      	movs	r3, #1
 80080a2:	63fb      	str	r3, [r7, #60]	; 0x3c
		uint32_t SectorError; //srroe sector nomber
		HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError); //erase sector
 80080a4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80080a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80080ac:	4611      	mov	r1, r2
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7fa fa2c 	bl	800250c <HAL_FLASHEx_Erase>
 80080b4:	e013      	b.n	80080de <write_flash_log+0x66>
	} else if (address == SECTOR13_BASE_ADRR) {
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	4a1a      	ldr	r2, [pc, #104]	; (8008124 <write_flash_log+0xac>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d10f      	bne.n	80080de <write_flash_log+0x66>
		FLASH_EraseInitTypeDef EraseInitStruct;
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS; //erase only sector
 80080be:	2300      	movs	r3, #0
 80080c0:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.Sector = FLASH_SECTOR_13; //sector Name
 80080c2:	230d      	movs	r3, #13
 80080c4:	623b      	str	r3, [r7, #32]
		EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3; //2.7 to 3.6V
 80080c6:	2302      	movs	r3, #2
 80080c8:	62bb      	str	r3, [r7, #40]	; 0x28
		EraseInitStruct.NbSectors = 1; //Number of sectors to be erased.
 80080ca:	2301      	movs	r3, #1
 80080cc:	627b      	str	r3, [r7, #36]	; 0x24
		uint32_t SectorError; //srroe sector nomber
		HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError); //erase sector
 80080ce:	f107 0214 	add.w	r2, r7, #20
 80080d2:	f107 0318 	add.w	r3, r7, #24
 80080d6:	4611      	mov	r1, r2
 80080d8:	4618      	mov	r0, r3
 80080da:	f7fa fa17 	bl	800250c <HAL_FLASHEx_Erase>
	}
	for (add = address; add < (address + size); add++) {
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	647b      	str	r3, [r7, #68]	; 0x44
 80080e2:	e010      	b.n	8008106 <write_flash_log+0x8e>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, add, *data);
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	b2db      	uxtb	r3, r3
 80080ea:	f04f 0400 	mov.w	r4, #0
 80080ee:	461a      	mov	r2, r3
 80080f0:	4623      	mov	r3, r4
 80080f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80080f4:	2000      	movs	r0, #0
 80080f6:	f7fa f847 	bl	8002188 <HAL_FLASH_Program>
		data++;
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	3301      	adds	r3, #1
 80080fe:	60bb      	str	r3, [r7, #8]
	for (add = address; add < (address + size); add++) {
 8008100:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008102:	3301      	adds	r3, #1
 8008104:	647b      	str	r3, [r7, #68]	; 0x44
 8008106:	68fa      	ldr	r2, [r7, #12]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4413      	add	r3, r2
 800810c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800810e:	429a      	cmp	r2, r3
 8008110:	d3e8      	bcc.n	80080e4 <write_flash_log+0x6c>
	}
	HAL_FLASH_Lock(); //flash look
 8008112:	f7fa f8af 	bl	8002274 <HAL_FLASH_Lock>
}
 8008116:	bf00      	nop
 8008118:	374c      	adds	r7, #76	; 0x4c
 800811a:	46bd      	mov	sp, r7
 800811c:	bd90      	pop	{r4, r7, pc}
 800811e:	bf00      	nop
 8008120:	08140000 	.word	0x08140000
 8008124:	08120000 	.word	0x08120000

08008128 <save_log_to_flash>:

void save_log_to_flash(void) {
 8008128:	b580      	push	{r7, lr}
 800812a:	af00      	add	r7, sp, #0
	log_flag = 0;
 800812c:	4b07      	ldr	r3, [pc, #28]	; (800814c <save_log_to_flash+0x24>)
 800812e:	2200      	movs	r2, #0
 8008130:	701a      	strb	r2, [r3, #0]
	write_flash_log(SECTOR14_BASE_ADRR, (uint8_t*) &mylog, sizeof(mylog));
 8008132:	4a07      	ldr	r2, [pc, #28]	; (8008150 <save_log_to_flash+0x28>)
 8008134:	4907      	ldr	r1, [pc, #28]	; (8008154 <save_log_to_flash+0x2c>)
 8008136:	4808      	ldr	r0, [pc, #32]	; (8008158 <save_log_to_flash+0x30>)
 8008138:	f7ff ff9e 	bl	8008078 <write_flash_log>
	write_flash_log(SECTOR13_BASE_ADRR, (uint8_t*) &mylog2, sizeof(mylog2));
 800813c:	4a04      	ldr	r2, [pc, #16]	; (8008150 <save_log_to_flash+0x28>)
 800813e:	4907      	ldr	r1, [pc, #28]	; (800815c <save_log_to_flash+0x34>)
 8008140:	4807      	ldr	r0, [pc, #28]	; (8008160 <save_log_to_flash+0x38>)
 8008142:	f7ff ff99 	bl	8008078 <write_flash_log>
}
 8008146:	bf00      	nop
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	2000068a 	.word	0x2000068a
 8008150:	000186a0 	.word	0x000186a0
 8008154:	20000cac 	.word	0x20000cac
 8008158:	08140000 	.word	0x08140000
 800815c:	200194f8 	.word	0x200194f8
 8008160:	08120000 	.word	0x08120000

08008164 <read_all_log_from_flash>:

void read_all_log_from_flash(void) {
 8008164:	b580      	push	{r7, lr}
 8008166:	af00      	add	r7, sp, #0
	read_flash(SECTOR14_BASE_ADRR, (uint8_t*) &mylog, sizeof(mylog));
 8008168:	4a05      	ldr	r2, [pc, #20]	; (8008180 <read_all_log_from_flash+0x1c>)
 800816a:	4906      	ldr	r1, [pc, #24]	; (8008184 <read_all_log_from_flash+0x20>)
 800816c:	4806      	ldr	r0, [pc, #24]	; (8008188 <read_all_log_from_flash+0x24>)
 800816e:	f000 f811 	bl	8008194 <read_flash>
	read_flash(SECTOR13_BASE_ADRR, (uint8_t*) &mylog2, sizeof(mylog2));
 8008172:	4a03      	ldr	r2, [pc, #12]	; (8008180 <read_all_log_from_flash+0x1c>)
 8008174:	4905      	ldr	r1, [pc, #20]	; (800818c <read_all_log_from_flash+0x28>)
 8008176:	4806      	ldr	r0, [pc, #24]	; (8008190 <read_all_log_from_flash+0x2c>)
 8008178:	f000 f80c 	bl	8008194 <read_flash>
}
 800817c:	bf00      	nop
 800817e:	bd80      	pop	{r7, pc}
 8008180:	000186a0 	.word	0x000186a0
 8008184:	20000cac 	.word	0x20000cac
 8008188:	08140000 	.word	0x08140000
 800818c:	200194f8 	.word	0x200194f8
 8008190:	08120000 	.word	0x08120000

08008194 <read_flash>:
		data++;
	}
	HAL_FLASH_Lock(); //flash look
}

void read_flash(uint32_t address, uint8_t *data, uint32_t size) {
 8008194:	b580      	push	{r7, lr}
 8008196:	b084      	sub	sp, #16
 8008198:	af00      	add	r7, sp, #0
 800819a:	60f8      	str	r0, [r7, #12]
 800819c:	60b9      	str	r1, [r7, #8]
 800819e:	607a      	str	r2, [r7, #4]
	memcpy(data, (uint8_t*) address, size);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	4619      	mov	r1, r3
 80081a6:	68b8      	ldr	r0, [r7, #8]
 80081a8:	f002 fdd6 	bl	800ad58 <memcpy>
}
 80081ac:	bf00      	nop
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <read_spi>:

void read_all_walldata(void) {
	read_flash(SECTOR_BASE_ADRR, (uint8_t*) &walldata, sizeof(walldata));
}

uint8_t read_spi(uint8_t addr) { //addr
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af02      	add	r7, sp, #8
 80081ba:	4603      	mov	r3, r0
 80081bc:	71fb      	strb	r3, [r7, #7]
	uint8_t data_tx[2], data_rx[2];
	data_tx[0] = (0x80 | addr); //readMSB(1)
 80081be:	79fb      	ldrb	r3, [r7, #7]
 80081c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	733b      	strb	r3, [r7, #12]
	data_tx[1] = 0x00; //dummy
 80081c8:	2300      	movs	r3, #0
 80081ca:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 80081cc:	2200      	movs	r2, #0
 80081ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80081d2:	480c      	ldr	r0, [pc, #48]	; (8008204 <read_spi+0x50>)
 80081d4:	f7fa fc66 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, data_tx, data_rx, 2, 1);
 80081d8:	f107 0208 	add.w	r2, r7, #8
 80081dc:	f107 010c 	add.w	r1, r7, #12
 80081e0:	2301      	movs	r3, #1
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	2302      	movs	r3, #2
 80081e6:	4808      	ldr	r0, [pc, #32]	; (8008208 <read_spi+0x54>)
 80081e8:	f7fb f8ee 	bl	80033c8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 80081ec:	2201      	movs	r2, #1
 80081ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80081f2:	4804      	ldr	r0, [pc, #16]	; (8008204 <read_spi+0x50>)
 80081f4:	f7fa fc56 	bl	8002aa4 <HAL_GPIO_WritePin>

	return data_rx[1];
 80081f8:	7a7b      	ldrb	r3, [r7, #9]
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3710      	adds	r7, #16
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	40020000 	.word	0x40020000
 8008208:	2000081c 	.word	0x2000081c

0800820c <write_spi>:

void write_spi(uint8_t addr, uint8_t data) {
 800820c:	b580      	push	{r7, lr}
 800820e:	b086      	sub	sp, #24
 8008210:	af02      	add	r7, sp, #8
 8008212:	4603      	mov	r3, r0
 8008214:	460a      	mov	r2, r1
 8008216:	71fb      	strb	r3, [r7, #7]
 8008218:	4613      	mov	r3, r2
 800821a:	71bb      	strb	r3, [r7, #6]
	uint8_t data_rx[2], data_tx[2];
	data_tx[0] = 0x7f & addr;
 800821c:	79fb      	ldrb	r3, [r7, #7]
 800821e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008222:	b2db      	uxtb	r3, r3
 8008224:	723b      	strb	r3, [r7, #8]
	data_tx[1] = data;
 8008226:	79bb      	ldrb	r3, [r7, #6]
 8008228:	727b      	strb	r3, [r7, #9]

	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 0);
 800822a:	2200      	movs	r2, #0
 800822c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008230:	480b      	ldr	r0, [pc, #44]	; (8008260 <write_spi+0x54>)
 8008232:	f7fa fc37 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, data_tx, data_rx, 2, 1);
 8008236:	f107 020c 	add.w	r2, r7, #12
 800823a:	f107 0108 	add.w	r1, r7, #8
 800823e:	2301      	movs	r3, #1
 8008240:	9300      	str	r3, [sp, #0]
 8008242:	2302      	movs	r3, #2
 8008244:	4807      	ldr	r0, [pc, #28]	; (8008264 <write_spi+0x58>)
 8008246:	f7fb f8bf 	bl	80033c8 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GYRO_GPIO_Port, CS_GYRO_Pin, 1);
 800824a:	2201      	movs	r2, #1
 800824c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008250:	4803      	ldr	r0, [pc, #12]	; (8008260 <write_spi+0x54>)
 8008252:	f7fa fc27 	bl	8002aa4 <HAL_GPIO_WritePin>
}
 8008256:	bf00      	nop
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	40020000 	.word	0x40020000
 8008264:	2000081c 	.word	0x2000081c

08008268 <init_gyro>:

void init_gyro(void) {
 8008268:	b580      	push	{r7, lr}
 800826a:	af00      	add	r7, sp, #0
	read_spi(WHO_AM_I);
 800826c:	2000      	movs	r0, #0
 800826e:	f7ff ffa1 	bl	80081b4 <read_spi>
	HAL_Delay(10);
 8008272:	200a      	movs	r0, #10
 8008274:	f7f8 ff02 	bl	800107c <HAL_Delay>
	if (read_spi(WHO_AM_I) != 0xe0) {
 8008278:	2000      	movs	r0, #0
 800827a:	f7ff ff9b 	bl	80081b4 <read_spi>
 800827e:	4603      	mov	r3, r0
 8008280:	2be0      	cmp	r3, #224	; 0xe0
 8008282:	d002      	beq.n	800828a <init_gyro+0x22>
		printf("gyro init error\n");
 8008284:	481e      	ldr	r0, [pc, #120]	; (8008300 <init_gyro+0x98>)
 8008286:	f003 fa5f 	bl	800b748 <puts>
	}
	HAL_Delay(10);
 800828a:	200a      	movs	r0, #10
 800828c:	f7f8 fef6 	bl	800107c <HAL_Delay>
	write_spi(0x05, 0x00); //USER_CTRL off
 8008290:	2100      	movs	r1, #0
 8008292:	2005      	movs	r0, #5
 8008294:	f7ff ffba 	bl	800820c <write_spi>
	HAL_Delay(10);
 8008298:	200a      	movs	r0, #10
 800829a:	f7f8 feef 	bl	800107c <HAL_Delay>
	write_spi(0x06, 0x09); //PWRMGMT_1 off  
 800829e:	2109      	movs	r1, #9
 80082a0:	2006      	movs	r0, #6
 80082a2:	f7ff ffb3 	bl	800820c <write_spi>
	HAL_Delay(10);
 80082a6:	200a      	movs	r0, #10
 80082a8:	f7f8 fee8 	bl	800107c <HAL_Delay>
	write_spi(0x07, 0x3f); //PWRMGMT_2 off
 80082ac:	213f      	movs	r1, #63	; 0x3f
 80082ae:	2007      	movs	r0, #7
 80082b0:	f7ff ffac 	bl	800820c <write_spi>

	HAL_Delay(10);
 80082b4:	200a      	movs	r0, #10
 80082b6:	f7f8 fee1 	bl	800107c <HAL_Delay>
	write_spi(0x7f, 0x20); //REG_BANK_SEL bank2
 80082ba:	2120      	movs	r1, #32
 80082bc:	207f      	movs	r0, #127	; 0x7f
 80082be:	f7ff ffa5 	bl	800820c <write_spi>

	HAL_Delay(10);
 80082c2:	200a      	movs	r0, #10
 80082c4:	f7f8 feda 	bl	800107c <HAL_Delay>
	write_spi(0x01, 0x06); //GYRO_CONFIG_1 +-2000dps non-filter
 80082c8:	2106      	movs	r1, #6
 80082ca:	2001      	movs	r0, #1
 80082cc:	f7ff ff9e 	bl	800820c <write_spi>
	HAL_Delay(10);
 80082d0:	200a      	movs	r0, #10
 80082d2:	f7f8 fed3 	bl	800107c <HAL_Delay>
	write_spi(0x14, 0x04); //ACCEL_CONFIG +-8g non-filter
 80082d6:	2104      	movs	r1, #4
 80082d8:	2014      	movs	r0, #20
 80082da:	f7ff ff97 	bl	800820c <write_spi>

	HAL_Delay(10);
 80082de:	200a      	movs	r0, #10
 80082e0:	f7f8 fecc 	bl	800107c <HAL_Delay>
	write_spi(0x7f, 0x00); //REG_BANK_SEL bank0
 80082e4:	2100      	movs	r1, #0
 80082e6:	207f      	movs	r0, #127	; 0x7f
 80082e8:	f7ff ff90 	bl	800820c <write_spi>

	HAL_Delay(10);
 80082ec:	200a      	movs	r0, #10
 80082ee:	f7f8 fec5 	bl	800107c <HAL_Delay>
	write_spi(0x07, 0x00); //PWRMGMT_2 on
 80082f2:	2100      	movs	r1, #0
 80082f4:	2007      	movs	r0, #7
 80082f6:	f7ff ff89 	bl	800820c <write_spi>
}
 80082fa:	bf00      	nop
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	0800d5a0 	.word	0x0800d5a0
 8008304:	00000000 	.word	0x00000000

08008308 <read_gyro>:

float read_gyro(void) {
 8008308:	b5b0      	push	{r4, r5, r7, lr}
 800830a:	b082      	sub	sp, #8
 800830c:	af00      	add	r7, sp, #0
	uint8_t data_l;
	int8_t data_h;
	int16_t value;
	data_h = read_spi(0x37);
 800830e:	2037      	movs	r0, #55	; 0x37
 8008310:	f7ff ff50 	bl	80081b4 <read_spi>
 8008314:	4603      	mov	r3, r0
 8008316:	71fb      	strb	r3, [r7, #7]
	data_l = read_spi(0x38);
 8008318:	2038      	movs	r0, #56	; 0x38
 800831a:	f7ff ff4b 	bl	80081b4 <read_spi>
 800831e:	4603      	mov	r3, r0
 8008320:	71bb      	strb	r3, [r7, #6]
	value = (int16_t) (data_h << 8) | (int16_t) data_l;
 8008322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008326:	021b      	lsls	r3, r3, #8
 8008328:	b21a      	sxth	r2, r3
 800832a:	79bb      	ldrb	r3, [r7, #6]
 800832c:	b21b      	sxth	r3, r3
 800832e:	4313      	orrs	r3, r2
 8008330:	80bb      	strh	r3, [r7, #4]
//	if (rotation_parameter.back_rightturn_flag == 1) {
//		value = -1 * value;
//	}
	return (float) value * 0.0610370189 - angle_calibration; //*2000/(2^15-1) return deg/sec
 8008332:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008336:	ee07 3a90 	vmov	s15, r3
 800833a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800833e:	ee17 0a90 	vmov	r0, s15
 8008342:	f7f8 f929 	bl	8000598 <__aeabi_f2d>
 8008346:	a313      	add	r3, pc, #76	; (adr r3, 8008394 <read_gyro+0x8c>)
 8008348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800834c:	f7f8 f97c 	bl	8000648 <__aeabi_dmul>
 8008350:	4603      	mov	r3, r0
 8008352:	460c      	mov	r4, r1
 8008354:	4625      	mov	r5, r4
 8008356:	461c      	mov	r4, r3
 8008358:	4b0d      	ldr	r3, [pc, #52]	; (8008390 <read_gyro+0x88>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4618      	mov	r0, r3
 800835e:	f7f8 f91b 	bl	8000598 <__aeabi_f2d>
 8008362:	4602      	mov	r2, r0
 8008364:	460b      	mov	r3, r1
 8008366:	4620      	mov	r0, r4
 8008368:	4629      	mov	r1, r5
 800836a:	f7f7 ffb5 	bl	80002d8 <__aeabi_dsub>
 800836e:	4603      	mov	r3, r0
 8008370:	460c      	mov	r4, r1
 8008372:	4618      	mov	r0, r3
 8008374:	4621      	mov	r1, r4
 8008376:	f7f8 fc3f 	bl	8000bf8 <__aeabi_d2f>
 800837a:	4603      	mov	r3, r0
 800837c:	ee07 3a90 	vmov	s15, r3
}
 8008380:	eeb0 0a67 	vmov.f32	s0, s15
 8008384:	3708      	adds	r7, #8
 8008386:	46bd      	mov	sp, r7
 8008388:	bdb0      	pop	{r4, r5, r7, pc}
 800838a:	bf00      	nop
 800838c:	f3af 8000 	nop.w
 8008390:	2000068c 	.word	0x2000068c
 8008394:	800aaabd 	.word	0x800aaabd
 8008398:	3faf403e 	.word	0x3faf403e
 800839c:	00000000 	.word	0x00000000

080083a0 <read_accel>:

float read_accel(void) {
 80083a0:	b590      	push	{r4, r7, lr}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
	uint8_t data_l, data_h;
	int16_t value;
	data_h = read_spi(0x2d);
 80083a6:	202d      	movs	r0, #45	; 0x2d
 80083a8:	f7ff ff04 	bl	80081b4 <read_spi>
 80083ac:	4603      	mov	r3, r0
 80083ae:	71fb      	strb	r3, [r7, #7]
	data_l = read_spi(0x2e);
 80083b0:	202e      	movs	r0, #46	; 0x2e
 80083b2:	f7ff feff 	bl	80081b4 <read_spi>
 80083b6:	4603      	mov	r3, r0
 80083b8:	71bb      	strb	r3, [r7, #6]
	value = (int16_t) (data_h << 8) | (int16_t) data_l;
 80083ba:	79fb      	ldrb	r3, [r7, #7]
 80083bc:	021b      	lsls	r3, r3, #8
 80083be:	b21a      	sxth	r2, r3
 80083c0:	79bb      	ldrb	r3, [r7, #6]
 80083c2:	b21b      	sxth	r3, r3
 80083c4:	4313      	orrs	r3, r2
 80083c6:	80bb      	strh	r3, [r7, #4]
	return (float) value * 0.00239427472762; //*9.8...*8/(2^15-1) return m/s^2
 80083c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80083cc:	ee07 3a90 	vmov	s15, r3
 80083d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083d4:	ee17 0a90 	vmov	r0, s15
 80083d8:	f7f8 f8de 	bl	8000598 <__aeabi_f2d>
 80083dc:	a30a      	add	r3, pc, #40	; (adr r3, 8008408 <read_accel+0x68>)
 80083de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e2:	f7f8 f931 	bl	8000648 <__aeabi_dmul>
 80083e6:	4603      	mov	r3, r0
 80083e8:	460c      	mov	r4, r1
 80083ea:	4618      	mov	r0, r3
 80083ec:	4621      	mov	r1, r4
 80083ee:	f7f8 fc03 	bl	8000bf8 <__aeabi_d2f>
 80083f2:	4603      	mov	r3, r0
 80083f4:	ee07 3a90 	vmov	s15, r3
}
 80083f8:	eeb0 0a67 	vmov.f32	s0, s15
 80083fc:	370c      	adds	r7, #12
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd90      	pop	{r4, r7, pc}
 8008402:	bf00      	nop
 8008404:	f3af 8000 	nop.w
 8008408:	74e3780e 	.word	0x74e3780e
 800840c:	3f639d28 	.word	0x3f639d28

08008410 <check_parity>:

uint16_t check_parity(uint16_t val) {
 8008410:	b480      	push	{r7}
 8008412:	b083      	sub	sp, #12
 8008414:	af00      	add	r7, sp, #0
 8008416:	4603      	mov	r3, r0
 8008418:	80fb      	strh	r3, [r7, #6]
	val ^= val >> 8;
 800841a:	88fb      	ldrh	r3, [r7, #6]
 800841c:	0a1b      	lsrs	r3, r3, #8
 800841e:	b29a      	uxth	r2, r3
 8008420:	88fb      	ldrh	r3, [r7, #6]
 8008422:	4053      	eors	r3, r2
 8008424:	80fb      	strh	r3, [r7, #6]
	val ^= val >> 4;
 8008426:	88fb      	ldrh	r3, [r7, #6]
 8008428:	091b      	lsrs	r3, r3, #4
 800842a:	b29a      	uxth	r2, r3
 800842c:	88fb      	ldrh	r3, [r7, #6]
 800842e:	4053      	eors	r3, r2
 8008430:	80fb      	strh	r3, [r7, #6]
	val ^= val >> 2;
 8008432:	88fb      	ldrh	r3, [r7, #6]
 8008434:	089b      	lsrs	r3, r3, #2
 8008436:	b29a      	uxth	r2, r3
 8008438:	88fb      	ldrh	r3, [r7, #6]
 800843a:	4053      	eors	r3, r2
 800843c:	80fb      	strh	r3, [r7, #6]
	val ^= val >> 1;
 800843e:	88fb      	ldrh	r3, [r7, #6]
 8008440:	085b      	lsrs	r3, r3, #1
 8008442:	b29a      	uxth	r2, r3
 8008444:	88fb      	ldrh	r3, [r7, #6]
 8008446:	4053      	eors	r3, r2
 8008448:	80fb      	strh	r3, [r7, #6]
	return val & 0x0001;
 800844a:	88fb      	ldrh	r3, [r7, #6]
 800844c:	f003 0301 	and.w	r3, r3, #1
 8008450:	b29b      	uxth	r3, r3
}
 8008452:	4618      	mov	r0, r3
 8008454:	370c      	adds	r7, #12
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr
	...

08008460 <read_spi_en>:

uint16_t read_spi_en(uint8_t le_ri, uint16_t addr) { //addr
 8008460:	b580      	push	{r7, lr}
 8008462:	b086      	sub	sp, #24
 8008464:	af02      	add	r7, sp, #8
 8008466:	4603      	mov	r3, r0
 8008468:	460a      	mov	r2, r1
 800846a:	71fb      	strb	r3, [r7, #7]
 800846c:	4613      	mov	r3, r2
 800846e:	80bb      	strh	r3, [r7, #4]
	uint16_t data_tx;
	uint16_t data_rx;

	data_tx = (0x4000 | addr); //14bit1read 0write
 8008470:	88bb      	ldrh	r3, [r7, #4]
 8008472:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008476:	b29b      	uxth	r3, r3
 8008478:	81fb      	strh	r3, [r7, #14]
	data_tx = data_tx | (check_parity(data_tx) << 15); //
 800847a:	89fb      	ldrh	r3, [r7, #14]
 800847c:	4618      	mov	r0, r3
 800847e:	f7ff ffc7 	bl	8008410 <check_parity>
 8008482:	4603      	mov	r3, r0
 8008484:	03db      	lsls	r3, r3, #15
 8008486:	b21a      	sxth	r2, r3
 8008488:	89fb      	ldrh	r3, [r7, #14]
 800848a:	b21b      	sxth	r3, r3
 800848c:	4313      	orrs	r3, r2
 800848e:	b21b      	sxth	r3, r3
 8008490:	b29b      	uxth	r3, r3
 8008492:	81fb      	strh	r3, [r7, #14]

	if (le_ri == LEFT) { //select CS
 8008494:	79fb      	ldrb	r3, [r7, #7]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d105      	bne.n	80084a6 <read_spi_en+0x46>
		HAL_GPIO_WritePin(CS_L_EN_GPIO_Port, CS_L_EN_Pin, 0);
 800849a:	2200      	movs	r2, #0
 800849c:	2180      	movs	r1, #128	; 0x80
 800849e:	4812      	ldr	r0, [pc, #72]	; (80084e8 <read_spi_en+0x88>)
 80084a0:	f7fa fb00 	bl	8002aa4 <HAL_GPIO_WritePin>
 80084a4:	e007      	b.n	80084b6 <read_spi_en+0x56>
	} else if (le_ri == RIGHT) {
 80084a6:	79fb      	ldrb	r3, [r7, #7]
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d104      	bne.n	80084b6 <read_spi_en+0x56>
		HAL_GPIO_WritePin(CS_R_EN_GPIO_Port, CS_R_EN_Pin, 0);
 80084ac:	2200      	movs	r2, #0
 80084ae:	2140      	movs	r1, #64	; 0x40
 80084b0:	480d      	ldr	r0, [pc, #52]	; (80084e8 <read_spi_en+0x88>)
 80084b2:	f7fa faf7 	bl	8002aa4 <HAL_GPIO_WritePin>
	}
	HAL_SPI_TransmitReceive(&hspi3, (uint8_t*) &data_tx, (uint8_t*) &data_rx, 1,
 80084b6:	f107 020c 	add.w	r2, r7, #12
 80084ba:	f107 010e 	add.w	r1, r7, #14
 80084be:	2364      	movs	r3, #100	; 0x64
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	2301      	movs	r3, #1
 80084c4:	4809      	ldr	r0, [pc, #36]	; (80084ec <read_spi_en+0x8c>)
 80084c6:	f7fa ff7f 	bl	80033c8 <HAL_SPI_TransmitReceive>
			100);
	HAL_GPIO_WritePin(CS_L_EN_GPIO_Port, CS_L_EN_Pin, 1);
 80084ca:	2201      	movs	r2, #1
 80084cc:	2180      	movs	r1, #128	; 0x80
 80084ce:	4806      	ldr	r0, [pc, #24]	; (80084e8 <read_spi_en+0x88>)
 80084d0:	f7fa fae8 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_R_EN_GPIO_Port, CS_R_EN_Pin, 1);
 80084d4:	2201      	movs	r2, #1
 80084d6:	2140      	movs	r1, #64	; 0x40
 80084d8:	4803      	ldr	r0, [pc, #12]	; (80084e8 <read_spi_en+0x88>)
 80084da:	f7fa fae3 	bl	8002aa4 <HAL_GPIO_WritePin>
	return data_rx;
 80084de:	89bb      	ldrh	r3, [r7, #12]
}
 80084e0:	4618      	mov	r0, r3
 80084e2:	3710      	adds	r7, #16
 80084e4:	46bd      	mov	sp, r7
 80084e6:	bd80      	pop	{r7, pc}
 80084e8:	40020400 	.word	0x40020400
 80084ec:	20000874 	.word	0x20000874

080084f0 <Battery_Check>:
	} else {

	}
}

void Battery_Check(void) {
 80084f0:	b580      	push	{r7, lr}
 80084f2:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80084f4:	2100      	movs	r1, #0
 80084f6:	4836      	ldr	r0, [pc, #216]	; (80085d0 <Battery_Check+0xe0>)
 80084f8:	f7fb fa6c 	bl	80039d4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80084fc:	2104      	movs	r1, #4
 80084fe:	4834      	ldr	r0, [pc, #208]	; (80085d0 <Battery_Check+0xe0>)
 8008500:	f7fb fa68 	bl	80039d4 <HAL_TIM_PWM_Stop>
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8008504:	4b32      	ldr	r3, [pc, #200]	; (80085d0 <Battery_Check+0xe0>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2200      	movs	r2, #0
 800850a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 800850c:	4b30      	ldr	r3, [pc, #192]	; (80085d0 <Battery_Check+0xe0>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2200      	movs	r2, #0
 8008512:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_GPIO_WritePin(SENLED_RF_GPIO_Port, SENLED_RF_Pin, SET);
 8008514:	2201      	movs	r2, #1
 8008516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800851a:	482e      	ldr	r0, [pc, #184]	; (80085d4 <Battery_Check+0xe4>)
 800851c:	f7fa fac2 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SENLED_LF_GPIO_Port, SENLED_LF_Pin, SET);
 8008520:	2201      	movs	r2, #1
 8008522:	2140      	movs	r1, #64	; 0x40
 8008524:	482b      	ldr	r0, [pc, #172]	; (80085d4 <Battery_Check+0xe4>)
 8008526:	f7fa fabd 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SENLED_R_GPIO_Port, SENLED_R_Pin, SET);
 800852a:	2201      	movs	r2, #1
 800852c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008530:	4829      	ldr	r0, [pc, #164]	; (80085d8 <Battery_Check+0xe8>)
 8008532:	f7fa fab7 	bl	8002aa4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SENLED_L_GPIO_Port, SENLED_L_Pin, SET);
 8008536:	2201      	movs	r2, #1
 8008538:	2120      	movs	r1, #32
 800853a:	4826      	ldr	r0, [pc, #152]	; (80085d4 <Battery_Check+0xe4>)
 800853c:	f7fa fab2 	bl	8002aa4 <HAL_GPIO_WritePin>

	SEN_check_flag = 1;
 8008540:	4b26      	ldr	r3, [pc, #152]	; (80085dc <Battery_Check+0xec>)
 8008542:	2201      	movs	r2, #1
 8008544:	701a      	strb	r2, [r3, #0]
	HAL_Delay(10);
 8008546:	200a      	movs	r0, #10
 8008548:	f7f8 fd98 	bl	800107c <HAL_Delay>
	SEN_check_flag = 0;
 800854c:	4b23      	ldr	r3, [pc, #140]	; (80085dc <Battery_Check+0xec>)
 800854e:	2200      	movs	r2, #0
 8008550:	701a      	strb	r2, [r3, #0]
//	}

//	Batt = (float) g_ADCBuffer[8] / 4095 * 3.3 * 2;
//	printf("%4.2f\n", Batt);

	if ((Batt < 3.72 && Batt > 3.35) || (Batt < 3.25)) { //7.7
 8008552:	4b23      	ldr	r3, [pc, #140]	; (80085e0 <Battery_Check+0xf0>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4618      	mov	r0, r3
 8008558:	f7f8 f81e 	bl	8000598 <__aeabi_f2d>
 800855c:	a318      	add	r3, pc, #96	; (adr r3, 80085c0 <Battery_Check+0xd0>)
 800855e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008562:	f7f8 fae3 	bl	8000b2c <__aeabi_dcmplt>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d00c      	beq.n	8008586 <Battery_Check+0x96>
 800856c:	4b1c      	ldr	r3, [pc, #112]	; (80085e0 <Battery_Check+0xf0>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4618      	mov	r0, r3
 8008572:	f7f8 f811 	bl	8000598 <__aeabi_f2d>
 8008576:	a314      	add	r3, pc, #80	; (adr r3, 80085c8 <Battery_Check+0xd8>)
 8008578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857c:	f7f8 faf4 	bl	8000b68 <__aeabi_dcmpgt>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d10a      	bne.n	800859c <Battery_Check+0xac>
 8008586:	4b16      	ldr	r3, [pc, #88]	; (80085e0 <Battery_Check+0xf0>)
 8008588:	edd3 7a00 	vldr	s15, [r3]
 800858c:	eeb0 7a0a 	vmov.f32	s14, #10	; 0x40500000  3.250
 8008590:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008598:	d400      	bmi.n	800859c <Battery_Check+0xac>
			set_led(6);
			HAL_Delay(500);
			//	myprintf("%6.2f\n",Battery);
		}
	}
}
 800859a:	e00e      	b.n	80085ba <Battery_Check+0xca>
			set_led(3);
 800859c:	2003      	movs	r0, #3
 800859e:	f000 f821 	bl	80085e4 <set_led>
			HAL_Delay(500);
 80085a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80085a6:	f7f8 fd69 	bl	800107c <HAL_Delay>
			set_led(6);
 80085aa:	2006      	movs	r0, #6
 80085ac:	f000 f81a 	bl	80085e4 <set_led>
			HAL_Delay(500);
 80085b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80085b4:	f7f8 fd62 	bl	800107c <HAL_Delay>
			set_led(3);
 80085b8:	e7f0      	b.n	800859c <Battery_Check+0xac>
}
 80085ba:	bd80      	pop	{r7, pc}
 80085bc:	f3af 8000 	nop.w
 80085c0:	5c28f5c3 	.word	0x5c28f5c3
 80085c4:	400dc28f 	.word	0x400dc28f
 80085c8:	cccccccd 	.word	0xcccccccd
 80085cc:	400acccc 	.word	0x400acccc
 80085d0:	2000094c 	.word	0x2000094c
 80085d4:	40020000 	.word	0x40020000
 80085d8:	40020800 	.word	0x40020800
 80085dc:	20000683 	.word	0x20000683
 80085e0:	20000a88 	.word	0x20000a88

080085e4 <set_led>:

void set_led(uint8_t num) {
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	4603      	mov	r3, r0
 80085ec:	71fb      	strb	r3, [r7, #7]
	if ((0x01 & num) != 0) {
 80085ee:	79fb      	ldrb	r3, [r7, #7]
 80085f0:	f003 0301 	and.w	r3, r3, #1
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d006      	beq.n	8008608 <set_led+0x24>
		HAL_GPIO_WritePin(UI_LED_RIGHT_GPIO_Port, UI_LED_RIGHT_Pin, SET);
 80085fa:	2201      	movs	r2, #1
 80085fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008600:	4821      	ldr	r0, [pc, #132]	; (8008688 <set_led+0xa4>)
 8008602:	f7fa fa4f 	bl	8002aa4 <HAL_GPIO_WritePin>
 8008606:	e005      	b.n	8008614 <set_led+0x30>
	} else {
		HAL_GPIO_WritePin(UI_LED_RIGHT_GPIO_Port, UI_LED_RIGHT_Pin, RESET);
 8008608:	2200      	movs	r2, #0
 800860a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800860e:	481e      	ldr	r0, [pc, #120]	; (8008688 <set_led+0xa4>)
 8008610:	f7fa fa48 	bl	8002aa4 <HAL_GPIO_WritePin>
	}
	if ((0x02 & num) != 0) {
 8008614:	79fb      	ldrb	r3, [r7, #7]
 8008616:	f003 0302 	and.w	r3, r3, #2
 800861a:	b2db      	uxtb	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d006      	beq.n	800862e <set_led+0x4a>
		HAL_GPIO_WritePin(UI_LED_CENTER_GPIO_Port, UI_LED_CENTER_Pin, SET);
 8008620:	2201      	movs	r2, #1
 8008622:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008626:	4819      	ldr	r0, [pc, #100]	; (800868c <set_led+0xa8>)
 8008628:	f7fa fa3c 	bl	8002aa4 <HAL_GPIO_WritePin>
 800862c:	e005      	b.n	800863a <set_led+0x56>
	} else {
		HAL_GPIO_WritePin(UI_LED_CENTER_GPIO_Port, UI_LED_CENTER_Pin, RESET);
 800862e:	2200      	movs	r2, #0
 8008630:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008634:	4815      	ldr	r0, [pc, #84]	; (800868c <set_led+0xa8>)
 8008636:	f7fa fa35 	bl	8002aa4 <HAL_GPIO_WritePin>
	}
	if ((0x04 & num) != 0) {
 800863a:	79fb      	ldrb	r3, [r7, #7]
 800863c:	f003 0304 	and.w	r3, r3, #4
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d005      	beq.n	8008652 <set_led+0x6e>
		HAL_GPIO_WritePin(UI_LED_LEFT_GPIO_Port, UI_LED_LEFT_Pin, SET);
 8008646:	2201      	movs	r2, #1
 8008648:	2101      	movs	r1, #1
 800864a:	4811      	ldr	r0, [pc, #68]	; (8008690 <set_led+0xac>)
 800864c:	f7fa fa2a 	bl	8002aa4 <HAL_GPIO_WritePin>
 8008650:	e004      	b.n	800865c <set_led+0x78>
	} else {
		HAL_GPIO_WritePin(UI_LED_LEFT_GPIO_Port, UI_LED_LEFT_Pin, RESET);
 8008652:	2200      	movs	r2, #0
 8008654:	2101      	movs	r1, #1
 8008656:	480e      	ldr	r0, [pc, #56]	; (8008690 <set_led+0xac>)
 8008658:	f7fa fa24 	bl	8002aa4 <HAL_GPIO_WritePin>
	}
	if ((0x08 & num) != 0) {
 800865c:	79fb      	ldrb	r3, [r7, #7]
 800865e:	f003 0308 	and.w	r3, r3, #8
 8008662:	b2db      	uxtb	r3, r3
 8008664:	2b00      	cmp	r3, #0
 8008666:	d005      	beq.n	8008674 <set_led+0x90>
		HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, SET);
 8008668:	2201      	movs	r2, #1
 800866a:	2110      	movs	r1, #16
 800866c:	4806      	ldr	r0, [pc, #24]	; (8008688 <set_led+0xa4>)
 800866e:	f7fa fa19 	bl	8002aa4 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, RESET);
	}
}
 8008672:	e004      	b.n	800867e <set_led+0x9a>
		HAL_GPIO_WritePin(UI_LED_LEFT_BO_GPIO_Port, UI_LED_LEFT_BO_Pin, RESET);
 8008674:	2200      	movs	r2, #0
 8008676:	2110      	movs	r1, #16
 8008678:	4803      	ldr	r0, [pc, #12]	; (8008688 <set_led+0xa4>)
 800867a:	f7fa fa13 	bl	8002aa4 <HAL_GPIO_WritePin>
}
 800867e:	bf00      	nop
 8008680:	3708      	adds	r7, #8
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
 8008686:	bf00      	nop
 8008688:	40020000 	.word	0x40020000
 800868c:	40020800 	.word	0x40020800
 8008690:	40020400 	.word	0x40020400

08008694 <log_start>:

void log_start(void) {
 8008694:	b480      	push	{r7}
 8008696:	af00      	add	r7, sp, #0
	log_often_count = 0;
 8008698:	4b08      	ldr	r3, [pc, #32]	; (80086bc <log_start+0x28>)
 800869a:	2200      	movs	r2, #0
 800869c:	801a      	strh	r2, [r3, #0]
	log_index = 0;
 800869e:	4b08      	ldr	r3, [pc, #32]	; (80086c0 <log_start+0x2c>)
 80086a0:	2200      	movs	r2, #0
 80086a2:	801a      	strh	r2, [r3, #0]
	log_how_often = 1;
 80086a4:	4b07      	ldr	r3, [pc, #28]	; (80086c4 <log_start+0x30>)
 80086a6:	2201      	movs	r2, #1
 80086a8:	801a      	strh	r2, [r3, #0]
	log_flag = 1;
 80086aa:	4b07      	ldr	r3, [pc, #28]	; (80086c8 <log_start+0x34>)
 80086ac:	2201      	movs	r2, #1
 80086ae:	701a      	strb	r2, [r3, #0]
}
 80086b0:	bf00      	nop
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr
 80086ba:	bf00      	nop
 80086bc:	20000688 	.word	0x20000688
 80086c0:	20000684 	.word	0x20000684
 80086c4:	20000686 	.word	0x20000686
 80086c8:	2000068a 	.word	0x2000068a

080086cc <log_sampling>:

void log_sampling(void) {
 80086cc:	b480      	push	{r7}
 80086ce:	af00      	add	r7, sp, #0
	log_often_count++;
 80086d0:	4b4c      	ldr	r3, [pc, #304]	; (8008804 <log_sampling+0x138>)
 80086d2:	881b      	ldrh	r3, [r3, #0]
 80086d4:	3301      	adds	r3, #1
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	4b4a      	ldr	r3, [pc, #296]	; (8008804 <log_sampling+0x138>)
 80086da:	801a      	strh	r2, [r3, #0]
	if (log_index == LOG_MAX - 1) {
 80086dc:	4b4a      	ldr	r3, [pc, #296]	; (8008808 <log_sampling+0x13c>)
 80086de:	881b      	ldrh	r3, [r3, #0]
 80086e0:	f241 3287 	movw	r2, #4999	; 0x1387
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d106      	bne.n	80086f6 <log_sampling+0x2a>
		log_flag = 0;
 80086e8:	4b48      	ldr	r3, [pc, #288]	; (800880c <log_sampling+0x140>)
 80086ea:	2200      	movs	r2, #0
 80086ec:	701a      	strb	r2, [r3, #0]
		log_index = 0;
 80086ee:	4b46      	ldr	r3, [pc, #280]	; (8008808 <log_sampling+0x13c>)
 80086f0:	2200      	movs	r2, #0
 80086f2:	801a      	strh	r2, [r3, #0]
		log_index++;
		log_often_count = 0;
		//	printf(",%4.8f,%4.8f,%4.8f,%4.8f\n",real_L.vel,real_R.vel,real_L.dis,real_R.dis);

	}
}
 80086f4:	e080      	b.n	80087f8 <log_sampling+0x12c>
	} else if (log_often_count == log_how_often) {
 80086f6:	4b43      	ldr	r3, [pc, #268]	; (8008804 <log_sampling+0x138>)
 80086f8:	881a      	ldrh	r2, [r3, #0]
 80086fa:	4b45      	ldr	r3, [pc, #276]	; (8008810 <log_sampling+0x144>)
 80086fc:	881b      	ldrh	r3, [r3, #0]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d17a      	bne.n	80087f8 <log_sampling+0x12c>
		mylog.log_1[log_index] = real_L.vel;
 8008702:	4b41      	ldr	r3, [pc, #260]	; (8008808 <log_sampling+0x13c>)
 8008704:	881b      	ldrh	r3, [r3, #0]
 8008706:	4618      	mov	r0, r3
 8008708:	4b42      	ldr	r3, [pc, #264]	; (8008814 <log_sampling+0x148>)
 800870a:	685a      	ldr	r2, [r3, #4]
 800870c:	4942      	ldr	r1, [pc, #264]	; (8008818 <log_sampling+0x14c>)
 800870e:	0083      	lsls	r3, r0, #2
 8008710:	440b      	add	r3, r1
 8008712:	601a      	str	r2, [r3, #0]
		mylog.log_2[log_index] = real_R.vel;
 8008714:	4b3c      	ldr	r3, [pc, #240]	; (8008808 <log_sampling+0x13c>)
 8008716:	881b      	ldrh	r3, [r3, #0]
 8008718:	4618      	mov	r0, r3
 800871a:	4b40      	ldr	r3, [pc, #256]	; (800881c <log_sampling+0x150>)
 800871c:	685a      	ldr	r2, [r3, #4]
 800871e:	493e      	ldr	r1, [pc, #248]	; (8008818 <log_sampling+0x14c>)
 8008720:	f500 539c 	add.w	r3, r0, #4992	; 0x1380
 8008724:	3308      	adds	r3, #8
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	440b      	add	r3, r1
 800872a:	601a      	str	r2, [r3, #0]
		mylog.log_3[log_index] = ideal_translation.vel;
 800872c:	4b36      	ldr	r3, [pc, #216]	; (8008808 <log_sampling+0x13c>)
 800872e:	881b      	ldrh	r3, [r3, #0]
 8008730:	4618      	mov	r0, r3
 8008732:	4b3b      	ldr	r3, [pc, #236]	; (8008820 <log_sampling+0x154>)
 8008734:	685a      	ldr	r2, [r3, #4]
 8008736:	4938      	ldr	r1, [pc, #224]	; (8008818 <log_sampling+0x14c>)
 8008738:	f500 531c 	add.w	r3, r0, #9984	; 0x2700
 800873c:	3310      	adds	r3, #16
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	440b      	add	r3, r1
 8008742:	601a      	str	r2, [r3, #0]
		mylog.log_4[log_index] = real_rotation.vel;
 8008744:	4b30      	ldr	r3, [pc, #192]	; (8008808 <log_sampling+0x13c>)
 8008746:	881b      	ldrh	r3, [r3, #0]
 8008748:	4618      	mov	r0, r3
 800874a:	4b36      	ldr	r3, [pc, #216]	; (8008824 <log_sampling+0x158>)
 800874c:	685a      	ldr	r2, [r3, #4]
 800874e:	4932      	ldr	r1, [pc, #200]	; (8008818 <log_sampling+0x14c>)
 8008750:	f500 536a 	add.w	r3, r0, #14976	; 0x3a80
 8008754:	3318      	adds	r3, #24
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	440b      	add	r3, r1
 800875a:	601a      	str	r2, [r3, #0]
		mylog.log_5[log_index] = ideal_rotation.vel;
 800875c:	4b2a      	ldr	r3, [pc, #168]	; (8008808 <log_sampling+0x13c>)
 800875e:	881b      	ldrh	r3, [r3, #0]
 8008760:	4618      	mov	r0, r3
 8008762:	4b31      	ldr	r3, [pc, #196]	; (8008828 <log_sampling+0x15c>)
 8008764:	685a      	ldr	r2, [r3, #4]
 8008766:	492c      	ldr	r1, [pc, #176]	; (8008818 <log_sampling+0x14c>)
 8008768:	f500 439c 	add.w	r3, r0, #19968	; 0x4e00
 800876c:	3320      	adds	r3, #32
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	440b      	add	r3, r1
 8008772:	601a      	str	r2, [r3, #0]
		mylog2.log_1[log_index] = real_rotation.dis;
 8008774:	4b24      	ldr	r3, [pc, #144]	; (8008808 <log_sampling+0x13c>)
 8008776:	881b      	ldrh	r3, [r3, #0]
 8008778:	4618      	mov	r0, r3
 800877a:	4b2a      	ldr	r3, [pc, #168]	; (8008824 <log_sampling+0x158>)
 800877c:	689a      	ldr	r2, [r3, #8]
 800877e:	492b      	ldr	r1, [pc, #172]	; (800882c <log_sampling+0x160>)
 8008780:	0083      	lsls	r3, r0, #2
 8008782:	440b      	add	r3, r1
 8008784:	601a      	str	r2, [r3, #0]
		mylog2.log_2[log_index] = ideal_rotation.dis;
 8008786:	4b20      	ldr	r3, [pc, #128]	; (8008808 <log_sampling+0x13c>)
 8008788:	881b      	ldrh	r3, [r3, #0]
 800878a:	4618      	mov	r0, r3
 800878c:	4b26      	ldr	r3, [pc, #152]	; (8008828 <log_sampling+0x15c>)
 800878e:	689a      	ldr	r2, [r3, #8]
 8008790:	4926      	ldr	r1, [pc, #152]	; (800882c <log_sampling+0x160>)
 8008792:	f500 539c 	add.w	r3, r0, #4992	; 0x1380
 8008796:	3308      	adds	r3, #8
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	440b      	add	r3, r1
 800879c:	601a      	str	r2, [r3, #0]
		mylog2.log_3[log_index] = rotation_deviation.cumulative;
 800879e:	4b1a      	ldr	r3, [pc, #104]	; (8008808 <log_sampling+0x13c>)
 80087a0:	881b      	ldrh	r3, [r3, #0]
 80087a2:	4618      	mov	r0, r3
 80087a4:	4b22      	ldr	r3, [pc, #136]	; (8008830 <log_sampling+0x164>)
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	4920      	ldr	r1, [pc, #128]	; (800882c <log_sampling+0x160>)
 80087aa:	f500 531c 	add.w	r3, r0, #9984	; 0x2700
 80087ae:	3310      	adds	r3, #16
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	440b      	add	r3, r1
 80087b4:	601a      	str	r2, [r3, #0]
		mylog2.log_4[log_index] = run_left_deviation.cumulative;
 80087b6:	4b14      	ldr	r3, [pc, #80]	; (8008808 <log_sampling+0x13c>)
 80087b8:	881b      	ldrh	r3, [r3, #0]
 80087ba:	4618      	mov	r0, r3
 80087bc:	4b1d      	ldr	r3, [pc, #116]	; (8008834 <log_sampling+0x168>)
 80087be:	685a      	ldr	r2, [r3, #4]
 80087c0:	491a      	ldr	r1, [pc, #104]	; (800882c <log_sampling+0x160>)
 80087c2:	f500 536a 	add.w	r3, r0, #14976	; 0x3a80
 80087c6:	3318      	adds	r3, #24
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	440b      	add	r3, r1
 80087cc:	601a      	str	r2, [r3, #0]
		mylog2.log_5[log_index] = run_right_deviation.cumulative;
 80087ce:	4b0e      	ldr	r3, [pc, #56]	; (8008808 <log_sampling+0x13c>)
 80087d0:	881b      	ldrh	r3, [r3, #0]
 80087d2:	4618      	mov	r0, r3
 80087d4:	4b18      	ldr	r3, [pc, #96]	; (8008838 <log_sampling+0x16c>)
 80087d6:	685a      	ldr	r2, [r3, #4]
 80087d8:	4914      	ldr	r1, [pc, #80]	; (800882c <log_sampling+0x160>)
 80087da:	f500 439c 	add.w	r3, r0, #19968	; 0x4e00
 80087de:	3320      	adds	r3, #32
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	440b      	add	r3, r1
 80087e4:	601a      	str	r2, [r3, #0]
		log_index++;
 80087e6:	4b08      	ldr	r3, [pc, #32]	; (8008808 <log_sampling+0x13c>)
 80087e8:	881b      	ldrh	r3, [r3, #0]
 80087ea:	3301      	adds	r3, #1
 80087ec:	b29a      	uxth	r2, r3
 80087ee:	4b06      	ldr	r3, [pc, #24]	; (8008808 <log_sampling+0x13c>)
 80087f0:	801a      	strh	r2, [r3, #0]
		log_often_count = 0;
 80087f2:	4b04      	ldr	r3, [pc, #16]	; (8008804 <log_sampling+0x138>)
 80087f4:	2200      	movs	r2, #0
 80087f6:	801a      	strh	r2, [r3, #0]
}
 80087f8:	bf00      	nop
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop
 8008804:	20000688 	.word	0x20000688
 8008808:	20000684 	.word	0x20000684
 800880c:	2000068a 	.word	0x2000068a
 8008810:	20000686 	.word	0x20000686
 8008814:	2001936c 	.word	0x2001936c
 8008818:	20000cac 	.word	0x20000cac
 800881c:	20000ca0 	.word	0x20000ca0
 8008820:	20019420 	.word	0x20019420
 8008824:	200194ec 	.word	0x200194ec
 8008828:	20000c94 	.word	0x20000c94
 800882c:	200194f8 	.word	0x200194f8
 8008830:	20019480 	.word	0x20019480
 8008834:	20019448 	.word	0x20019448
 8008838:	20031c10 	.word	0x20031c10

0800883c <log_output>:

void log_output(void) {
 800883c:	b590      	push	{r4, r7, lr}
 800883e:	b085      	sub	sp, #20
 8008840:	af02      	add	r7, sp, #8
	SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0,
 8008842:	2302      	movs	r3, #2
 8008844:	9300      	str	r3, [sp, #0]
 8008846:	2300      	movs	r3, #0
 8008848:	2200      	movs	r2, #0
 800884a:	2100      	movs	r1, #0
 800884c:	2000      	movs	r0, #0
 800884e:	f7fb ff69 	bl	8004724 <SEGGER_RTT_ConfigUpBuffer>
	SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL);
	for (uint16_t i = 0; i < LOG_MAX; i++) {
 8008852:	2300      	movs	r3, #0
 8008854:	80fb      	strh	r3, [r7, #6]
 8008856:	e0b6      	b.n	80089c6 <log_output+0x18a>
		printf(",");
 8008858:	202c      	movs	r0, #44	; 0x2c
 800885a:	f002 ff05 	bl	800b668 <putchar>
		printf("%8.2f,", mylog.log_1[i]);
 800885e:	88fb      	ldrh	r3, [r7, #6]
 8008860:	4a62      	ldr	r2, [pc, #392]	; (80089ec <log_output+0x1b0>)
 8008862:	009b      	lsls	r3, r3, #2
 8008864:	4413      	add	r3, r2
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4618      	mov	r0, r3
 800886a:	f7f7 fe95 	bl	8000598 <__aeabi_f2d>
 800886e:	4603      	mov	r3, r0
 8008870:	460c      	mov	r4, r1
 8008872:	461a      	mov	r2, r3
 8008874:	4623      	mov	r3, r4
 8008876:	485e      	ldr	r0, [pc, #376]	; (80089f0 <log_output+0x1b4>)
 8008878:	f002 fede 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog.log_2[i]);
 800887c:	88fb      	ldrh	r3, [r7, #6]
 800887e:	4a5b      	ldr	r2, [pc, #364]	; (80089ec <log_output+0x1b0>)
 8008880:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8008884:	3308      	adds	r3, #8
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4413      	add	r3, r2
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4618      	mov	r0, r3
 800888e:	f7f7 fe83 	bl	8000598 <__aeabi_f2d>
 8008892:	4603      	mov	r3, r0
 8008894:	460c      	mov	r4, r1
 8008896:	461a      	mov	r2, r3
 8008898:	4623      	mov	r3, r4
 800889a:	4855      	ldr	r0, [pc, #340]	; (80089f0 <log_output+0x1b4>)
 800889c:	f002 fecc 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog.log_3[i]);
 80088a0:	88fb      	ldrh	r3, [r7, #6]
 80088a2:	4a52      	ldr	r2, [pc, #328]	; (80089ec <log_output+0x1b0>)
 80088a4:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80088a8:	3310      	adds	r3, #16
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4413      	add	r3, r2
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4618      	mov	r0, r3
 80088b2:	f7f7 fe71 	bl	8000598 <__aeabi_f2d>
 80088b6:	4603      	mov	r3, r0
 80088b8:	460c      	mov	r4, r1
 80088ba:	461a      	mov	r2, r3
 80088bc:	4623      	mov	r3, r4
 80088be:	484c      	ldr	r0, [pc, #304]	; (80089f0 <log_output+0x1b4>)
 80088c0:	f002 feba 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog.log_4[i]);
 80088c4:	88fb      	ldrh	r3, [r7, #6]
 80088c6:	4a49      	ldr	r2, [pc, #292]	; (80089ec <log_output+0x1b0>)
 80088c8:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 80088cc:	3318      	adds	r3, #24
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	4413      	add	r3, r2
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7f7 fe5f 	bl	8000598 <__aeabi_f2d>
 80088da:	4603      	mov	r3, r0
 80088dc:	460c      	mov	r4, r1
 80088de:	461a      	mov	r2, r3
 80088e0:	4623      	mov	r3, r4
 80088e2:	4843      	ldr	r0, [pc, #268]	; (80089f0 <log_output+0x1b4>)
 80088e4:	f002 fea8 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog.log_5[i]);
 80088e8:	88fb      	ldrh	r3, [r7, #6]
 80088ea:	4a40      	ldr	r2, [pc, #256]	; (80089ec <log_output+0x1b0>)
 80088ec:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80088f0:	3320      	adds	r3, #32
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	4413      	add	r3, r2
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4618      	mov	r0, r3
 80088fa:	f7f7 fe4d 	bl	8000598 <__aeabi_f2d>
 80088fe:	4603      	mov	r3, r0
 8008900:	460c      	mov	r4, r1
 8008902:	461a      	mov	r2, r3
 8008904:	4623      	mov	r3, r4
 8008906:	483a      	ldr	r0, [pc, #232]	; (80089f0 <log_output+0x1b4>)
 8008908:	f002 fe96 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog2.log_1[i]);
 800890c:	88fb      	ldrh	r3, [r7, #6]
 800890e:	4a39      	ldr	r2, [pc, #228]	; (80089f4 <log_output+0x1b8>)
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	4413      	add	r3, r2
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4618      	mov	r0, r3
 8008918:	f7f7 fe3e 	bl	8000598 <__aeabi_f2d>
 800891c:	4603      	mov	r3, r0
 800891e:	460c      	mov	r4, r1
 8008920:	461a      	mov	r2, r3
 8008922:	4623      	mov	r3, r4
 8008924:	4832      	ldr	r0, [pc, #200]	; (80089f0 <log_output+0x1b4>)
 8008926:	f002 fe87 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog2.log_2[i]);
 800892a:	88fb      	ldrh	r3, [r7, #6]
 800892c:	4a31      	ldr	r2, [pc, #196]	; (80089f4 <log_output+0x1b8>)
 800892e:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8008932:	3308      	adds	r3, #8
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4618      	mov	r0, r3
 800893c:	f7f7 fe2c 	bl	8000598 <__aeabi_f2d>
 8008940:	4603      	mov	r3, r0
 8008942:	460c      	mov	r4, r1
 8008944:	461a      	mov	r2, r3
 8008946:	4623      	mov	r3, r4
 8008948:	4829      	ldr	r0, [pc, #164]	; (80089f0 <log_output+0x1b4>)
 800894a:	f002 fe75 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog2.log_3[i]);
 800894e:	88fb      	ldrh	r3, [r7, #6]
 8008950:	4a28      	ldr	r2, [pc, #160]	; (80089f4 <log_output+0x1b8>)
 8008952:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8008956:	3310      	adds	r3, #16
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	4413      	add	r3, r2
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4618      	mov	r0, r3
 8008960:	f7f7 fe1a 	bl	8000598 <__aeabi_f2d>
 8008964:	4603      	mov	r3, r0
 8008966:	460c      	mov	r4, r1
 8008968:	461a      	mov	r2, r3
 800896a:	4623      	mov	r3, r4
 800896c:	4820      	ldr	r0, [pc, #128]	; (80089f0 <log_output+0x1b4>)
 800896e:	f002 fe63 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog2.log_4[i]);
 8008972:	88fb      	ldrh	r3, [r7, #6]
 8008974:	4a1f      	ldr	r2, [pc, #124]	; (80089f4 <log_output+0x1b8>)
 8008976:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 800897a:	3318      	adds	r3, #24
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4618      	mov	r0, r3
 8008984:	f7f7 fe08 	bl	8000598 <__aeabi_f2d>
 8008988:	4603      	mov	r3, r0
 800898a:	460c      	mov	r4, r1
 800898c:	461a      	mov	r2, r3
 800898e:	4623      	mov	r3, r4
 8008990:	4817      	ldr	r0, [pc, #92]	; (80089f0 <log_output+0x1b4>)
 8008992:	f002 fe51 	bl	800b638 <iprintf>
		printf("%8.2f,", mylog2.log_5[i]);
 8008996:	88fb      	ldrh	r3, [r7, #6]
 8008998:	4a16      	ldr	r2, [pc, #88]	; (80089f4 <log_output+0x1b8>)
 800899a:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800899e:	3320      	adds	r3, #32
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4413      	add	r3, r2
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4618      	mov	r0, r3
 80089a8:	f7f7 fdf6 	bl	8000598 <__aeabi_f2d>
 80089ac:	4603      	mov	r3, r0
 80089ae:	460c      	mov	r4, r1
 80089b0:	461a      	mov	r2, r3
 80089b2:	4623      	mov	r3, r4
 80089b4:	480e      	ldr	r0, [pc, #56]	; (80089f0 <log_output+0x1b4>)
 80089b6:	f002 fe3f 	bl	800b638 <iprintf>
		printf("\n");
 80089ba:	200a      	movs	r0, #10
 80089bc:	f002 fe54 	bl	800b668 <putchar>
	for (uint16_t i = 0; i < LOG_MAX; i++) {
 80089c0:	88fb      	ldrh	r3, [r7, #6]
 80089c2:	3301      	adds	r3, #1
 80089c4:	80fb      	strh	r3, [r7, #6]
 80089c6:	88fb      	ldrh	r3, [r7, #6]
 80089c8:	f241 3287 	movw	r2, #4999	; 0x1387
 80089cc:	4293      	cmp	r3, r2
 80089ce:	f67f af43 	bls.w	8008858 <log_output+0x1c>
	}
	SEGGER_RTT_ConfigUpBuffer(0, NULL, NULL, 0,
 80089d2:	2300      	movs	r3, #0
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	2300      	movs	r3, #0
 80089d8:	2200      	movs	r2, #0
 80089da:	2100      	movs	r1, #0
 80089dc:	2000      	movs	r0, #0
 80089de:	f7fb fea1 	bl	8004724 <SEGGER_RTT_ConfigUpBuffer>
	SEGGER_RTT_MODE_NO_BLOCK_SKIP);
}
 80089e2:	bf00      	nop
 80089e4:	370c      	adds	r7, #12
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd90      	pop	{r4, r7, pc}
 80089ea:	bf00      	nop
 80089ec:	20000cac 	.word	0x20000cac
 80089f0:	0800d5b0 	.word	0x0800d5b0
 80089f4:	200194f8 	.word	0x200194f8

080089f8 <start_led>:

void start_led(void) {
 80089f8:	b580      	push	{r7, lr}
 80089fa:	af00      	add	r7, sp, #0
	SEN_check_flag = 1;
 80089fc:	4b33      	ldr	r3, [pc, #204]	; (8008acc <start_led+0xd4>)
 80089fe:	2201      	movs	r2, #1
 8008a00:	701a      	strb	r2, [r3, #0]
	wall_control_flag = 0;
 8008a02:	4b33      	ldr	r3, [pc, #204]	; (8008ad0 <start_led+0xd8>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	701a      	strb	r2, [r3, #0]
	while (SEN_R.now < 1000 || SEN_RF.now < 1000) {
 8008a08:	bf00      	nop
 8008a0a:	4b32      	ldr	r3, [pc, #200]	; (8008ad4 <start_led+0xdc>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a12:	dbfa      	blt.n	8008a0a <start_led+0x12>
 8008a14:	4b30      	ldr	r3, [pc, #192]	; (8008ad8 <start_led+0xe0>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a1c:	dbf5      	blt.n	8008a0a <start_led+0x12>
//			||SEN_L.now < 1000&& SEN_LF.now < 1000) {

	}
	set_buzzer(0, C_5, 800);
 8008a1e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8008a22:	f240 210b 	movw	r1, #523	; 0x20b
 8008a26:	2000      	movs	r0, #0
 8008a28:	f7fd fb72 	bl	8006110 <set_buzzer>
	set_led(7);
 8008a2c:	2007      	movs	r0, #7
 8008a2e:	f7ff fdd9 	bl	80085e4 <set_led>
	HAL_Delay(200);
 8008a32:	20c8      	movs	r0, #200	; 0xc8
 8008a34:	f7f8 fb22 	bl	800107c <HAL_Delay>
	set_led(0);
 8008a38:	2000      	movs	r0, #0
 8008a3a:	f7ff fdd3 	bl	80085e4 <set_led>
	HAL_Delay(200);
 8008a3e:	20c8      	movs	r0, #200	; 0xc8
 8008a40:	f7f8 fb1c 	bl	800107c <HAL_Delay>
	set_led(7);
 8008a44:	2007      	movs	r0, #7
 8008a46:	f7ff fdcd 	bl	80085e4 <set_led>
	HAL_Delay(200);
 8008a4a:	20c8      	movs	r0, #200	; 0xc8
 8008a4c:	f7f8 fb16 	bl	800107c <HAL_Delay>
	set_led(0);
 8008a50:	2000      	movs	r0, #0
 8008a52:	f7ff fdc7 	bl	80085e4 <set_led>
	HAL_Delay(200);
 8008a56:	20c8      	movs	r0, #200	; 0xc8
 8008a58:	f7f8 fb10 	bl	800107c <HAL_Delay>
	//	log_start();

	angle_calibration_integral = 0.0;
 8008a5c:	4b1f      	ldr	r3, [pc, #124]	; (8008adc <start_led+0xe4>)
 8008a5e:	f04f 0200 	mov.w	r2, #0
 8008a62:	601a      	str	r2, [r3, #0]
	angle_calibration = 0.0;
 8008a64:	4b1e      	ldr	r3, [pc, #120]	; (8008ae0 <start_led+0xe8>)
 8008a66:	f04f 0200 	mov.w	r2, #0
 8008a6a:	601a      	str	r2, [r3, #0]
	angle_calibration_counter = 0;
 8008a6c:	4b1d      	ldr	r3, [pc, #116]	; (8008ae4 <start_led+0xec>)
 8008a6e:	2200      	movs	r2, #0
 8008a70:	801a      	strh	r2, [r3, #0]
	angle_calibration_flag = 1;
 8008a72:	4b1d      	ldr	r3, [pc, #116]	; (8008ae8 <start_led+0xf0>)
 8008a74:	2201      	movs	r2, #1
 8008a76:	701a      	strb	r2, [r3, #0]
	while (angle_calibration_flag == 1) {
 8008a78:	bf00      	nop
 8008a7a:	4b1b      	ldr	r3, [pc, #108]	; (8008ae8 <start_led+0xf0>)
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d0fb      	beq.n	8008a7a <start_led+0x82>

	}
	angle_calibration = angle_calibration_integral / 2000.0;
 8008a82:	4b16      	ldr	r3, [pc, #88]	; (8008adc <start_led+0xe4>)
 8008a84:	ed93 7a00 	vldr	s14, [r3]
 8008a88:	eddf 6a18 	vldr	s13, [pc, #96]	; 8008aec <start_led+0xf4>
 8008a8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008a90:	4b13      	ldr	r3, [pc, #76]	; (8008ae0 <start_led+0xe8>)
 8008a92:	edc3 7a00 	vstr	s15, [r3]
	real_rotation.dis = 0.0;
 8008a96:	4b16      	ldr	r3, [pc, #88]	; (8008af0 <start_led+0xf8>)
 8008a98:	f04f 0200 	mov.w	r2, #0
 8008a9c:	609a      	str	r2, [r3, #8]
	ideal_translation.vel = 0.0;
 8008a9e:	4b15      	ldr	r3, [pc, #84]	; (8008af4 <start_led+0xfc>)
 8008aa0:	f04f 0200 	mov.w	r2, #0
 8008aa4:	605a      	str	r2, [r3, #4]

	rotation_deviation.cumulative = 0;
 8008aa6:	4b14      	ldr	r3, [pc, #80]	; (8008af8 <start_led+0x100>)
 8008aa8:	f04f 0200 	mov.w	r2, #0
 8008aac:	605a      	str	r2, [r3, #4]
	set_buzzer(0, E_5, 800);
 8008aae:	f44f 7248 	mov.w	r2, #800	; 0x320
 8008ab2:	f240 2193 	movw	r1, #659	; 0x293
 8008ab6:	2000      	movs	r0, #0
 8008ab8:	f7fd fb2a 	bl	8006110 <set_buzzer>
	moter_flag = 1;
 8008abc:	4b0f      	ldr	r3, [pc, #60]	; (8008afc <start_led+0x104>)
 8008abe:	2201      	movs	r2, #1
 8008ac0:	701a      	strb	r2, [r3, #0]
	wall_control_flag = 1;
 8008ac2:	4b03      	ldr	r3, [pc, #12]	; (8008ad0 <start_led+0xd8>)
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	701a      	strb	r2, [r3, #0]
}
 8008ac8:	bf00      	nop
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	20000683 	.word	0x20000683
 8008ad0:	2000069d 	.word	0x2000069d
 8008ad4:	2001942c 	.word	0x2001942c
 8008ad8:	20019464 	.word	0x20019464
 8008adc:	20000694 	.word	0x20000694
 8008ae0:	2000068c 	.word	0x2000068c
 8008ae4:	20031bf0 	.word	0x20031bf0
 8008ae8:	20000690 	.word	0x20000690
 8008aec:	44fa0000 	.word	0x44fa0000
 8008af0:	200194ec 	.word	0x200194ec
 8008af4:	20019420 	.word	0x20019420
 8008af8:	20019480 	.word	0x20019480
 8008afc:	20000682 	.word	0x20000682

08008b00 <set_straight>:
#include "run.h"
#include "variable.h"
#include "tim.h"

void set_straight(float i_distance, float accel, float max_vel, float strat_vel,
		float end_vel) {
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	ed87 0a05 	vstr	s0, [r7, #20]
 8008b0a:	edc7 0a04 	vstr	s1, [r7, #16]
 8008b0e:	ed87 1a03 	vstr	s2, [r7, #12]
 8008b12:	edc7 1a02 	vstr	s3, [r7, #8]
 8008b16:	ed87 2a01 	vstr	s4, [r7, #4]

	trapezoid_preparation(&translation_parameter, i_distance, accel, max_vel,
 8008b1a:	ed97 2a01 	vldr	s4, [r7, #4]
 8008b1e:	edd7 1a02 	vldr	s3, [r7, #8]
 8008b22:	ed97 1a03 	vldr	s2, [r7, #12]
 8008b26:	edd7 0a04 	vldr	s1, [r7, #16]
 8008b2a:	ed97 0a05 	vldr	s0, [r7, #20]
 8008b2e:	480e      	ldr	r0, [pc, #56]	; (8008b68 <set_straight+0x68>)
 8008b30:	f000 f94a 	bl	8008dc8 <trapezoid_preparation>
			strat_vel, end_vel);
	wall_control_flag = 1;
 8008b34:	4b0d      	ldr	r3, [pc, #52]	; (8008b6c <set_straight+0x6c>)
 8008b36:	2201      	movs	r2, #1
 8008b38:	701a      	strb	r2, [r3, #0]
	if (i_distance < 0) {
 8008b3a:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b46:	d502      	bpl.n	8008b4e <set_straight+0x4e>
		wall_control_flag = 0;
 8008b48:	4b08      	ldr	r3, [pc, #32]	; (8008b6c <set_straight+0x6c>)
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	701a      	strb	r2, [r3, #0]
	}
	translation_parameter.run_flag = 1;
 8008b4e:	4b06      	ldr	r3, [pc, #24]	; (8008b68 <set_straight+0x68>)
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	ideal_translation.vel = translation_parameter.strat_vel;
 8008b56:	4b04      	ldr	r3, [pc, #16]	; (8008b68 <set_straight+0x68>)
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	4a05      	ldr	r2, [pc, #20]	; (8008b70 <set_straight+0x70>)
 8008b5c:	6053      	str	r3, [r2, #4]
}
 8008b5e:	bf00      	nop
 8008b60:	3718      	adds	r7, #24
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20019378 	.word	0x20019378
 8008b6c:	2000069d 	.word	0x2000069d
 8008b70:	20019420 	.word	0x20019420

08008b74 <set_rotation>:

void set_rotation(float i_angle, float accel, float max_vel, float center_vel) {
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	ed87 0a03 	vstr	s0, [r7, #12]
 8008b7e:	edc7 0a02 	vstr	s1, [r7, #8]
 8008b82:	ed87 1a01 	vstr	s2, [r7, #4]
 8008b86:	edc7 1a00 	vstr	s3, [r7]
	rotation_parameter.back_rightturn_flag = 0;
 8008b8a:	4b48      	ldr	r3, [pc, #288]	; (8008cac <set_rotation+0x138>)
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	761a      	strb	r2, [r3, #24]
	trapezoid_preparation(&rotation_parameter, i_angle, accel, max_vel, 0.0,
 8008b90:	ed9f 2a47 	vldr	s4, [pc, #284]	; 8008cb0 <set_rotation+0x13c>
 8008b94:	eddf 1a46 	vldr	s3, [pc, #280]	; 8008cb0 <set_rotation+0x13c>
 8008b98:	ed97 1a01 	vldr	s2, [r7, #4]
 8008b9c:	edd7 0a02 	vldr	s1, [r7, #8]
 8008ba0:	ed97 0a03 	vldr	s0, [r7, #12]
 8008ba4:	4841      	ldr	r0, [pc, #260]	; (8008cac <set_rotation+0x138>)
 8008ba6:	f000 f90f 	bl	8008dc8 <trapezoid_preparation>
			0.0);

	wall_control_flag = 0;
 8008baa:	4b42      	ldr	r3, [pc, #264]	; (8008cb4 <set_rotation+0x140>)
 8008bac:	2200      	movs	r2, #0
 8008bae:	701a      	strb	r2, [r3, #0]
	ideal_rotation.vel = 0.0;
 8008bb0:	4b41      	ldr	r3, [pc, #260]	; (8008cb8 <set_rotation+0x144>)
 8008bb2:	f04f 0200 	mov.w	r2, #0
 8008bb6:	605a      	str	r2, [r3, #4]
	ideal_translation.accel = 0.0;
 8008bb8:	4b40      	ldr	r3, [pc, #256]	; (8008cbc <set_rotation+0x148>)
 8008bba:	f04f 0200 	mov.w	r2, #0
 8008bbe:	601a      	str	r2, [r3, #0]
	ideal_translation.vel = center_vel;
 8008bc0:	4a3e      	ldr	r2, [pc, #248]	; (8008cbc <set_rotation+0x148>)
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	6053      	str	r3, [r2, #4]
	rotation_deviation.now = 0.0;
 8008bc6:	4b3e      	ldr	r3, [pc, #248]	; (8008cc0 <set_rotation+0x14c>)
 8008bc8:	f04f 0200 	mov.w	r2, #0
 8008bcc:	601a      	str	r2, [r3, #0]
	if ((i_angle > 80.0) && (i_angle < 100.0)) {
 8008bce:	edd7 7a03 	vldr	s15, [r7, #12]
 8008bd2:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8008cc4 <set_rotation+0x150>
 8008bd6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bde:	dd0f      	ble.n	8008c00 <set_rotation+0x8c>
 8008be0:	edd7 7a03 	vldr	s15, [r7, #12]
 8008be4:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008cc8 <set_rotation+0x154>
 8008be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bf0:	d506      	bpl.n	8008c00 <set_rotation+0x8c>
		direction++;
 8008bf2:	4b36      	ldr	r3, [pc, #216]	; (8008ccc <set_rotation+0x158>)
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	3301      	adds	r3, #1
 8008bf8:	b2da      	uxtb	r2, r3
 8008bfa:	4b34      	ldr	r3, [pc, #208]	; (8008ccc <set_rotation+0x158>)
 8008bfc:	701a      	strb	r2, [r3, #0]
 8008bfe:	e042      	b.n	8008c86 <set_rotation+0x112>
	} else if ((i_angle < -80.0) && (i_angle > -100.0)) {
 8008c00:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c04:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8008cd0 <set_rotation+0x15c>
 8008c08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c10:	d50f      	bpl.n	8008c32 <set_rotation+0xbe>
 8008c12:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c16:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8008cd4 <set_rotation+0x160>
 8008c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c22:	dd06      	ble.n	8008c32 <set_rotation+0xbe>
		direction += 3;
 8008c24:	4b29      	ldr	r3, [pc, #164]	; (8008ccc <set_rotation+0x158>)
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	3303      	adds	r3, #3
 8008c2a:	b2da      	uxtb	r2, r3
 8008c2c:	4b27      	ldr	r3, [pc, #156]	; (8008ccc <set_rotation+0x158>)
 8008c2e:	701a      	strb	r2, [r3, #0]
 8008c30:	e029      	b.n	8008c86 <set_rotation+0x112>
	} else if (((i_angle > 170.0) && (i_angle < 190.0))
 8008c32:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c36:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8008cd8 <set_rotation+0x164>
 8008c3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c42:	dd08      	ble.n	8008c56 <set_rotation+0xe2>
 8008c44:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c48:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8008cdc <set_rotation+0x168>
 8008c4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c54:	d411      	bmi.n	8008c7a <set_rotation+0x106>
			|| ((i_angle < -170.0) && (i_angle > -190.0))) {
 8008c56:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c5a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8008ce0 <set_rotation+0x16c>
 8008c5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c66:	d50e      	bpl.n	8008c86 <set_rotation+0x112>
 8008c68:	edd7 7a03 	vldr	s15, [r7, #12]
 8008c6c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8008ce4 <set_rotation+0x170>
 8008c70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c78:	dd05      	ble.n	8008c86 <set_rotation+0x112>
		direction += 2;
 8008c7a:	4b14      	ldr	r3, [pc, #80]	; (8008ccc <set_rotation+0x158>)
 8008c7c:	781b      	ldrb	r3, [r3, #0]
 8008c7e:	3302      	adds	r3, #2
 8008c80:	b2da      	uxtb	r2, r3
 8008c82:	4b12      	ldr	r3, [pc, #72]	; (8008ccc <set_rotation+0x158>)
 8008c84:	701a      	strb	r2, [r3, #0]
	}
	if (direction > 3) {
 8008c86:	4b11      	ldr	r3, [pc, #68]	; (8008ccc <set_rotation+0x158>)
 8008c88:	781b      	ldrb	r3, [r3, #0]
 8008c8a:	2b03      	cmp	r3, #3
 8008c8c:	d905      	bls.n	8008c9a <set_rotation+0x126>
		direction -= 4;
 8008c8e:	4b0f      	ldr	r3, [pc, #60]	; (8008ccc <set_rotation+0x158>)
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	3b04      	subs	r3, #4
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	4b0d      	ldr	r3, [pc, #52]	; (8008ccc <set_rotation+0x158>)
 8008c98:	701a      	strb	r2, [r3, #0]
	}
	rotation_parameter.run_flag = 1;
 8008c9a:	4b04      	ldr	r3, [pc, #16]	; (8008cac <set_rotation+0x138>)
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
//	log_start();
}
 8008ca2:	bf00      	nop
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop
 8008cac:	2001948c 	.word	0x2001948c
 8008cb0:	00000000 	.word	0x00000000
 8008cb4:	2000069d 	.word	0x2000069d
 8008cb8:	20000c94 	.word	0x20000c94
 8008cbc:	20019420 	.word	0x20019420
 8008cc0:	20019480 	.word	0x20019480
 8008cc4:	42a00000 	.word	0x42a00000
 8008cc8:	42c80000 	.word	0x42c80000
 8008ccc:	20000668 	.word	0x20000668
 8008cd0:	c2a00000 	.word	0xc2a00000
 8008cd4:	c2c80000 	.word	0xc2c80000
 8008cd8:	432a0000 	.word	0x432a0000
 8008cdc:	433e0000 	.word	0x433e0000
 8008ce0:	c32a0000 	.word	0xc32a0000
 8008ce4:	c33e0000 	.word	0xc33e0000

08008ce8 <wait_straight>:

void wait_straight(void) {
 8008ce8:	b480      	push	{r7}
 8008cea:	af00      	add	r7, sp, #0
//LEFTEING = 1;
//	printf("wait_st%6.2f\n", ideal_translation.vel);
	while (translation_parameter.run_flag == 1 && failsafe_flag == 0) {
 8008cec:	bf00      	nop
 8008cee:	4b18      	ldr	r3, [pc, #96]	; (8008d50 <wait_straight+0x68>)
 8008cf0:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8008cf4:	2b01      	cmp	r3, #1
 8008cf6:	d103      	bne.n	8008d00 <wait_straight+0x18>
 8008cf8:	4b16      	ldr	r3, [pc, #88]	; (8008d54 <wait_straight+0x6c>)
 8008cfa:	781b      	ldrb	r3, [r3, #0]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d0f6      	beq.n	8008cee <wait_straight+0x6>

	}
//LEFTFRONT = 1;
//translation_parameter.run_flag=1;
	ideal_translation.accel = 0.0;
 8008d00:	4b15      	ldr	r3, [pc, #84]	; (8008d58 <wait_straight+0x70>)
 8008d02:	f04f 0200 	mov.w	r2, #0
 8008d06:	601a      	str	r2, [r3, #0]
	ideal_translation.dis = 0.0;
 8008d08:	4b13      	ldr	r3, [pc, #76]	; (8008d58 <wait_straight+0x70>)
 8008d0a:	f04f 0200 	mov.w	r2, #0
 8008d0e:	609a      	str	r2, [r3, #8]
	ideal_translation.vel = translation_parameter.end_vel;
 8008d10:	4b0f      	ldr	r3, [pc, #60]	; (8008d50 <wait_straight+0x68>)
 8008d12:	691b      	ldr	r3, [r3, #16]
 8008d14:	4a10      	ldr	r2, [pc, #64]	; (8008d58 <wait_straight+0x70>)
 8008d16:	6053      	str	r3, [r2, #4]
	translation_parameter.back_rightturn_flag = 0;
 8008d18:	4b0d      	ldr	r3, [pc, #52]	; (8008d50 <wait_straight+0x68>)
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	761a      	strb	r2, [r3, #24]
	run_left_deviation.now = 0.0;
 8008d1e:	4b0f      	ldr	r3, [pc, #60]	; (8008d5c <wait_straight+0x74>)
 8008d20:	f04f 0200 	mov.w	r2, #0
 8008d24:	601a      	str	r2, [r3, #0]
	run_left_deviation.difference = 0.0;
 8008d26:	4b0d      	ldr	r3, [pc, #52]	; (8008d5c <wait_straight+0x74>)
 8008d28:	f04f 0200 	mov.w	r2, #0
 8008d2c:	609a      	str	r2, [r3, #8]
	run_right_deviation.now = 0.0;
 8008d2e:	4b0c      	ldr	r3, [pc, #48]	; (8008d60 <wait_straight+0x78>)
 8008d30:	f04f 0200 	mov.w	r2, #0
 8008d34:	601a      	str	r2, [r3, #0]
	run_right_deviation.difference = 0.0;
 8008d36:	4b0a      	ldr	r3, [pc, #40]	; (8008d60 <wait_straight+0x78>)
 8008d38:	f04f 0200 	mov.w	r2, #0
 8008d3c:	609a      	str	r2, [r3, #8]
	rotation_parameter.back_rightturn_flag = 0;
 8008d3e:	4b09      	ldr	r3, [pc, #36]	; (8008d64 <wait_straight+0x7c>)
 8008d40:	2200      	movs	r2, #0
 8008d42:	761a      	strb	r2, [r3, #24]
}
 8008d44:	bf00      	nop
 8008d46:	46bd      	mov	sp, r7
 8008d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4c:	4770      	bx	lr
 8008d4e:	bf00      	nop
 8008d50:	20019378 	.word	0x20019378
 8008d54:	20000674 	.word	0x20000674
 8008d58:	20019420 	.word	0x20019420
 8008d5c:	20019448 	.word	0x20019448
 8008d60:	20031c10 	.word	0x20031c10
 8008d64:	2001948c 	.word	0x2001948c

08008d68 <wait_rotation>:

void wait_rotation(void) {
 8008d68:	b480      	push	{r7}
 8008d6a:	af00      	add	r7, sp, #0
//	LEFTEING = 1;
	while (rotation_parameter.run_flag == 1 && failsafe_flag == 0) {
 8008d6c:	bf00      	nop
 8008d6e:	4b11      	ldr	r3, [pc, #68]	; (8008db4 <wait_rotation+0x4c>)
 8008d70:	f993 3024 	ldrsb.w	r3, [r3, #36]	; 0x24
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d103      	bne.n	8008d80 <wait_rotation+0x18>
 8008d78:	4b0f      	ldr	r3, [pc, #60]	; (8008db8 <wait_rotation+0x50>)
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d0f6      	beq.n	8008d6e <wait_rotation+0x6>

	}
//	LEFTFRONT = 1;
//	rotation_gain.Ki = 0.0;
	ideal_translation.dis = 0.0;
 8008d80:	4b0e      	ldr	r3, [pc, #56]	; (8008dbc <wait_rotation+0x54>)
 8008d82:	f04f 0200 	mov.w	r2, #0
 8008d86:	609a      	str	r2, [r3, #8]
	ideal_rotation.accel = 0.0;
 8008d88:	4b0d      	ldr	r3, [pc, #52]	; (8008dc0 <wait_rotation+0x58>)
 8008d8a:	f04f 0200 	mov.w	r2, #0
 8008d8e:	601a      	str	r2, [r3, #0]
	ideal_rotation.dis = 0.0;
 8008d90:	4b0b      	ldr	r3, [pc, #44]	; (8008dc0 <wait_rotation+0x58>)
 8008d92:	f04f 0200 	mov.w	r2, #0
 8008d96:	609a      	str	r2, [r3, #8]
	ideal_rotation.vel = 0.0;
 8008d98:	4b09      	ldr	r3, [pc, #36]	; (8008dc0 <wait_rotation+0x58>)
 8008d9a:	f04f 0200 	mov.w	r2, #0
 8008d9e:	605a      	str	r2, [r3, #4]
//	rotation_parameter.back_rightturn_flag = 0;
	rotation_deviation.now = 0.0;
 8008da0:	4b08      	ldr	r3, [pc, #32]	; (8008dc4 <wait_rotation+0x5c>)
 8008da2:	f04f 0200 	mov.w	r2, #0
 8008da6:	601a      	str	r2, [r3, #0]
//	rotation_deviation.cumulative = 0.0;
//	duty.left = 0;
//	duty.right = 0;
//	duty_to_moter();
}
 8008da8:	bf00      	nop
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	2001948c 	.word	0x2001948c
 8008db8:	20000674 	.word	0x20000674
 8008dbc:	20019420 	.word	0x20019420
 8008dc0:	20000c94 	.word	0x20000c94
 8008dc4:	20019480 	.word	0x20019480

08008dc8 <trapezoid_preparation>:

void trapezoid_preparation(trapezoid_t *trapezoid, float i_distance,
		float accel, float max_vel, float strat_vel, float end_vel) {
 8008dc8:	b5b0      	push	{r4, r5, r7, lr}
 8008dca:	b086      	sub	sp, #24
 8008dcc:	af00      	add	r7, sp, #0
 8008dce:	6178      	str	r0, [r7, #20]
 8008dd0:	ed87 0a04 	vstr	s0, [r7, #16]
 8008dd4:	edc7 0a03 	vstr	s1, [r7, #12]
 8008dd8:	ed87 1a02 	vstr	s2, [r7, #8]
 8008ddc:	edc7 1a01 	vstr	s3, [r7, #4]
 8008de0:	ed87 2a00 	vstr	s4, [r7]
//
//trapezoid

	trapezoid->back_rightturn_flag = 0;
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	2200      	movs	r2, #0
 8008de8:	761a      	strb	r2, [r3, #24]

	if (i_distance < 0) {
 8008dea:	edd7 7a04 	vldr	s15, [r7, #16]
 8008dee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008df6:	d508      	bpl.n	8008e0a <trapezoid_preparation+0x42>
		i_distance = i_distance * -1;
 8008df8:	edd7 7a04 	vldr	s15, [r7, #16]
 8008dfc:	eef1 7a67 	vneg.f32	s15, s15
 8008e00:	edc7 7a04 	vstr	s15, [r7, #16]
		trapezoid->back_rightturn_flag = 1;
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	2201      	movs	r2, #1
 8008e08:	761a      	strb	r2, [r3, #24]
	}

	trapezoid->accel = accel;
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	605a      	str	r2, [r3, #4]
	trapezoid->end_vel = end_vel;
 8008e10:	697b      	ldr	r3, [r7, #20]
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	611a      	str	r2, [r3, #16]
	trapezoid->i_distance = i_distance;
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	693a      	ldr	r2, [r7, #16]
 8008e1a:	601a      	str	r2, [r3, #0]
	trapezoid->max_vel = max_vel;
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	68ba      	ldr	r2, [r7, #8]
 8008e20:	609a      	str	r2, [r3, #8]
	trapezoid->strat_vel = strat_vel;
 8008e22:	697b      	ldr	r3, [r7, #20]
 8008e24:	687a      	ldr	r2, [r7, #4]
 8008e26:	60da      	str	r2, [r3, #12]
//	trapezoid->triangle = triangle;
//	trapezoid->triangle_flag = triangle_flag;
//

	if (accel != 0.0) {
 8008e28:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e2c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e34:	f000 80cc 	beq.w	8008fd0 <trapezoid_preparation+0x208>

		trapezoid->acceldistance = (max_vel * max_vel - strat_vel * strat_vel)
 8008e38:	ed97 7a02 	vldr	s14, [r7, #8]
 8008e3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e44:	edd7 6a01 	vldr	s13, [r7, #4]
 8008e48:	edd7 7a01 	vldr	s15, [r7, #4]
 8008e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008e50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e54:	ee17 0a90 	vmov	r0, s15
 8008e58:	f7f7 fb9e 	bl	8000598 <__aeabi_f2d>
 8008e5c:	4604      	mov	r4, r0
 8008e5e:	460d      	mov	r5, r1
				/ (2.0 * accel);
 8008e60:	68f8      	ldr	r0, [r7, #12]
 8008e62:	f7f7 fb99 	bl	8000598 <__aeabi_f2d>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	f7f7 fa37 	bl	80002dc <__adddf3>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4620      	mov	r0, r4
 8008e74:	4629      	mov	r1, r5
 8008e76:	f7f7 fd11 	bl	800089c <__aeabi_ddiv>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	460c      	mov	r4, r1
 8008e7e:	4618      	mov	r0, r3
 8008e80:	4621      	mov	r1, r4
 8008e82:	f7f7 feb9 	bl	8000bf8 <__aeabi_d2f>
 8008e86:	4602      	mov	r2, r0
		trapezoid->acceldistance = (max_vel * max_vel - strat_vel * strat_vel)
 8008e88:	697b      	ldr	r3, [r7, #20]
 8008e8a:	61da      	str	r2, [r3, #28]
		trapezoid->deacceldistance = (max_vel * max_vel - end_vel * end_vel)
 8008e8c:	ed97 7a02 	vldr	s14, [r7, #8]
 8008e90:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008e98:	edd7 6a00 	vldr	s13, [r7]
 8008e9c:	edd7 7a00 	vldr	s15, [r7]
 8008ea0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ea4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008ea8:	ee17 0a90 	vmov	r0, s15
 8008eac:	f7f7 fb74 	bl	8000598 <__aeabi_f2d>
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	460d      	mov	r5, r1
				/ (2.0 * accel);
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f7f7 fb6f 	bl	8000598 <__aeabi_f2d>
 8008eba:	4602      	mov	r2, r0
 8008ebc:	460b      	mov	r3, r1
 8008ebe:	f7f7 fa0d 	bl	80002dc <__adddf3>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	4629      	mov	r1, r5
 8008eca:	f7f7 fce7 	bl	800089c <__aeabi_ddiv>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	460c      	mov	r4, r1
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	4621      	mov	r1, r4
 8008ed6:	f7f7 fe8f 	bl	8000bf8 <__aeabi_d2f>
 8008eda:	4602      	mov	r2, r0
		trapezoid->deacceldistance = (max_vel * max_vel - end_vel * end_vel)
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	621a      	str	r2, [r3, #32]
		while (i_distance
 8008ee0:	e063      	b.n	8008faa <trapezoid_preparation+0x1e2>
				< trapezoid->acceldistance + trapezoid->deacceldistance) {
			max_vel = max_vel * 0.95;
 8008ee2:	68b8      	ldr	r0, [r7, #8]
 8008ee4:	f7f7 fb58 	bl	8000598 <__aeabi_f2d>
 8008ee8:	a33f      	add	r3, pc, #252	; (adr r3, 8008fe8 <trapezoid_preparation+0x220>)
 8008eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eee:	f7f7 fbab 	bl	8000648 <__aeabi_dmul>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	4621      	mov	r1, r4
 8008efa:	f7f7 fe7d 	bl	8000bf8 <__aeabi_d2f>
 8008efe:	4603      	mov	r3, r0
 8008f00:	60bb      	str	r3, [r7, #8]
			trapezoid->acceldistance = (max_vel * max_vel
 8008f02:	ed97 7a02 	vldr	s14, [r7, #8]
 8008f06:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f0a:	ee27 7a27 	vmul.f32	s14, s14, s15
					- strat_vel * strat_vel) / (2.0 * accel);
 8008f0e:	edd7 6a01 	vldr	s13, [r7, #4]
 8008f12:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f1e:	ee17 0a90 	vmov	r0, s15
 8008f22:	f7f7 fb39 	bl	8000598 <__aeabi_f2d>
 8008f26:	4604      	mov	r4, r0
 8008f28:	460d      	mov	r5, r1
 8008f2a:	68f8      	ldr	r0, [r7, #12]
 8008f2c:	f7f7 fb34 	bl	8000598 <__aeabi_f2d>
 8008f30:	4602      	mov	r2, r0
 8008f32:	460b      	mov	r3, r1
 8008f34:	f7f7 f9d2 	bl	80002dc <__adddf3>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	4620      	mov	r0, r4
 8008f3e:	4629      	mov	r1, r5
 8008f40:	f7f7 fcac 	bl	800089c <__aeabi_ddiv>
 8008f44:	4603      	mov	r3, r0
 8008f46:	460c      	mov	r4, r1
 8008f48:	4618      	mov	r0, r3
 8008f4a:	4621      	mov	r1, r4
 8008f4c:	f7f7 fe54 	bl	8000bf8 <__aeabi_d2f>
 8008f50:	4602      	mov	r2, r0
			trapezoid->acceldistance = (max_vel * max_vel
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	61da      	str	r2, [r3, #28]
			trapezoid->deacceldistance = (max_vel * max_vel - end_vel * end_vel)
 8008f56:	ed97 7a02 	vldr	s14, [r7, #8]
 8008f5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008f62:	edd7 6a00 	vldr	s13, [r7]
 8008f66:	edd7 7a00 	vldr	s15, [r7]
 8008f6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f72:	ee17 0a90 	vmov	r0, s15
 8008f76:	f7f7 fb0f 	bl	8000598 <__aeabi_f2d>
 8008f7a:	4604      	mov	r4, r0
 8008f7c:	460d      	mov	r5, r1
					/ (2.0 * accel);
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f7f7 fb0a 	bl	8000598 <__aeabi_f2d>
 8008f84:	4602      	mov	r2, r0
 8008f86:	460b      	mov	r3, r1
 8008f88:	f7f7 f9a8 	bl	80002dc <__adddf3>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4620      	mov	r0, r4
 8008f92:	4629      	mov	r1, r5
 8008f94:	f7f7 fc82 	bl	800089c <__aeabi_ddiv>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	460c      	mov	r4, r1
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	4621      	mov	r1, r4
 8008fa0:	f7f7 fe2a 	bl	8000bf8 <__aeabi_d2f>
 8008fa4:	4602      	mov	r2, r0
			trapezoid->deacceldistance = (max_vel * max_vel - end_vel * end_vel)
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	621a      	str	r2, [r3, #32]
				< trapezoid->acceldistance + trapezoid->deacceldistance) {
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	ed93 7a07 	vldr	s14, [r3, #28]
 8008fb0:	697b      	ldr	r3, [r7, #20]
 8008fb2:	edd3 7a08 	vldr	s15, [r3, #32]
 8008fb6:	ee77 7a27 	vadd.f32	s15, s14, s15
		while (i_distance
 8008fba:	ed97 7a04 	vldr	s14, [r7, #16]
 8008fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fc6:	d48c      	bmi.n	8008ee2 <trapezoid_preparation+0x11a>
		}
		trapezoid->max_vel = max_vel;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	68ba      	ldr	r2, [r7, #8]
 8008fcc:	609a      	str	r2, [r3, #8]
	} else {
		trapezoid->acceldistance = 0.0;
		trapezoid->deacceldistance = 0.0;
	}

}
 8008fce:	e007      	b.n	8008fe0 <trapezoid_preparation+0x218>
		trapezoid->acceldistance = 0.0;
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	f04f 0200 	mov.w	r2, #0
 8008fd6:	61da      	str	r2, [r3, #28]
		trapezoid->deacceldistance = 0.0;
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	f04f 0200 	mov.w	r2, #0
 8008fde:	621a      	str	r2, [r3, #32]
}
 8008fe0:	bf00      	nop
 8008fe2:	3718      	adds	r7, #24
 8008fe4:	46bd      	mov	sp, r7
 8008fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8008fe8:	66666666 	.word	0x66666666
 8008fec:	3fee6666 	.word	0x3fee6666

08008ff0 <duty_to_moter>:

void duty_to_moter(void) {
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b082      	sub	sp, #8
 8008ff4:	af00      	add	r7, sp, #0
	int duty_left = 0, duty_right = 0;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	607b      	str	r3, [r7, #4]
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	603b      	str	r3, [r7, #0]

	if (duty.left >= 0) {
 8008ffe:	4b41      	ldr	r3, [pc, #260]	; (8009104 <duty_to_moter+0x114>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	2b00      	cmp	r3, #0
 8009004:	db09      	blt.n	800901a <duty_to_moter+0x2a>
		HAL_GPIO_WritePin(MOTER_L_CWCCW_GPIO_Port, MOTER_L_CWCCW_Pin, RESET);
 8009006:	2200      	movs	r2, #0
 8009008:	f44f 7100 	mov.w	r1, #512	; 0x200
 800900c:	483e      	ldr	r0, [pc, #248]	; (8009108 <duty_to_moter+0x118>)
 800900e:	f7f9 fd49 	bl	8002aa4 <HAL_GPIO_WritePin>
		duty_left = duty.left;
 8009012:	4b3c      	ldr	r3, [pc, #240]	; (8009104 <duty_to_moter+0x114>)
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	607b      	str	r3, [r7, #4]
 8009018:	e009      	b.n	800902e <duty_to_moter+0x3e>
	} else {
		HAL_GPIO_WritePin(MOTER_L_CWCCW_GPIO_Port, MOTER_L_CWCCW_Pin, SET);
 800901a:	2201      	movs	r2, #1
 800901c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009020:	4839      	ldr	r0, [pc, #228]	; (8009108 <duty_to_moter+0x118>)
 8009022:	f7f9 fd3f 	bl	8002aa4 <HAL_GPIO_WritePin>
		duty_left = (duty.left * -1);
 8009026:	4b37      	ldr	r3, [pc, #220]	; (8009104 <duty_to_moter+0x114>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	425b      	negs	r3, r3
 800902c:	607b      	str	r3, [r7, #4]
	}
	if (duty.right >= 0) {
 800902e:	4b35      	ldr	r3, [pc, #212]	; (8009104 <duty_to_moter+0x114>)
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	2b00      	cmp	r3, #0
 8009034:	db09      	blt.n	800904a <duty_to_moter+0x5a>
		HAL_GPIO_WritePin(MOTER_R_CWCCW_GPIO_Port, MOTER_R_CWCCW_Pin, SET);
 8009036:	2201      	movs	r2, #1
 8009038:	f44f 7180 	mov.w	r1, #256	; 0x100
 800903c:	4832      	ldr	r0, [pc, #200]	; (8009108 <duty_to_moter+0x118>)
 800903e:	f7f9 fd31 	bl	8002aa4 <HAL_GPIO_WritePin>
		duty_right = duty.right;
 8009042:	4b30      	ldr	r3, [pc, #192]	; (8009104 <duty_to_moter+0x114>)
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	603b      	str	r3, [r7, #0]
 8009048:	e009      	b.n	800905e <duty_to_moter+0x6e>
	} else {
		HAL_GPIO_WritePin(MOTER_R_CWCCW_GPIO_Port, MOTER_R_CWCCW_Pin, RESET);
 800904a:	2200      	movs	r2, #0
 800904c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009050:	482d      	ldr	r0, [pc, #180]	; (8009108 <duty_to_moter+0x118>)
 8009052:	f7f9 fd27 	bl	8002aa4 <HAL_GPIO_WritePin>
		duty_right = (duty.right * -1);
 8009056:	4b2b      	ldr	r3, [pc, #172]	; (8009104 <duty_to_moter+0x114>)
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	425b      	negs	r3, r3
 800905c:	603b      	str	r3, [r7, #0]
	}

	test_L = duty_left;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	ee07 3a90 	vmov	s15, r3
 8009064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009068:	4b28      	ldr	r3, [pc, #160]	; (800910c <duty_to_moter+0x11c>)
 800906a:	edc3 7a00 	vstr	s15, [r3]
	test_R = duty_right;
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	ee07 3a90 	vmov	s15, r3
 8009074:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009078:	4b25      	ldr	r3, [pc, #148]	; (8009110 <duty_to_moter+0x120>)
 800907a:	edc3 7a00 	vstr	s15, [r3]

	if (duty_left >= 800) {
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009084:	db02      	blt.n	800908c <duty_to_moter+0x9c>
		duty_left = 800 - 1;
 8009086:	f240 331f 	movw	r3, #799	; 0x31f
 800908a:	607b      	str	r3, [r7, #4]
	}
	if (duty_right >= 800) {
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009092:	db02      	blt.n	800909a <duty_to_moter+0xaa>
		duty_right = 800 - 1;
 8009094:	f240 331f 	movw	r3, #799	; 0x31f
 8009098:	603b      	str	r3, [r7, #0]
	}
	if (duty_left <= -800) {
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f513 7f48 	cmn.w	r3, #800	; 0x320
 80090a0:	dc01      	bgt.n	80090a6 <duty_to_moter+0xb6>
		duty_left = -800 + 1;
 80090a2:	4b1c      	ldr	r3, [pc, #112]	; (8009114 <duty_to_moter+0x124>)
 80090a4:	607b      	str	r3, [r7, #4]
	}
	if (duty_right <= -800) {
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	f513 7f48 	cmn.w	r3, #800	; 0x320
 80090ac:	dc01      	bgt.n	80090b2 <duty_to_moter+0xc2>
		duty_right = -800 + 1;
 80090ae:	4b19      	ldr	r3, [pc, #100]	; (8009114 <duty_to_moter+0x124>)
 80090b0:	603b      	str	r3, [r7, #0]
	}

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80090b2:	2100      	movs	r1, #0
 80090b4:	4818      	ldr	r0, [pc, #96]	; (8009118 <duty_to_moter+0x128>)
 80090b6:	f7fa fc8d 	bl	80039d4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80090ba:	2104      	movs	r1, #4
 80090bc:	4816      	ldr	r0, [pc, #88]	; (8009118 <duty_to_moter+0x128>)
 80090be:	f7fa fc89 	bl	80039d4 <HAL_TIM_PWM_Stop>
	if (duty_left == 0 && duty_right == 0) {
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d102      	bne.n	80090ce <duty_to_moter+0xde>
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00f      	beq.n	80090ee <duty_to_moter+0xfe>

	} else {
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_right); //MOTER_R
 80090ce:	4b12      	ldr	r3, [pc, #72]	; (8009118 <duty_to_moter+0x128>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	683a      	ldr	r2, [r7, #0]
 80090d4:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty_left); //MOTER_L
 80090d6:	4b10      	ldr	r3, [pc, #64]	; (8009118 <duty_to_moter+0x128>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80090de:	2100      	movs	r1, #0
 80090e0:	480d      	ldr	r0, [pc, #52]	; (8009118 <duty_to_moter+0x128>)
 80090e2:	f7fa fc39 	bl	8003958 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80090e6:	2104      	movs	r1, #4
 80090e8:	480b      	ldr	r0, [pc, #44]	; (8009118 <duty_to_moter+0x128>)
 80090ea:	f7fa fc35 	bl	8003958 <HAL_TIM_PWM_Start>
	}

	duty.left = 0;
 80090ee:	4b05      	ldr	r3, [pc, #20]	; (8009104 <duty_to_moter+0x114>)
 80090f0:	2200      	movs	r2, #0
 80090f2:	601a      	str	r2, [r3, #0]
	duty.right = 0;
 80090f4:	4b03      	ldr	r3, [pc, #12]	; (8009104 <duty_to_moter+0x114>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	605a      	str	r2, [r3, #4]
}
 80090fa:	bf00      	nop
 80090fc:	3708      	adds	r7, #8
 80090fe:	46bd      	mov	sp, r7
 8009100:	bd80      	pop	{r7, pc}
 8009102:	bf00      	nop
 8009104:	20031bcc 	.word	0x20031bcc
 8009108:	40020400 	.word	0x40020400
 800910c:	20019460 	.word	0x20019460
 8009110:	20019458 	.word	0x20019458
 8009114:	fffffce1 	.word	0xfffffce1
 8009118:	2000094c 	.word	0x2000094c

0800911c <control_accel>:

void control_accel(run_t *ideal, trapezoid_t *trapezoid, uint8_t rotation_flag) {
 800911c:	b590      	push	{r4, r7, lr}
 800911e:	b085      	sub	sp, #20
 8009120:	af00      	add	r7, sp, #0
 8009122:	60f8      	str	r0, [r7, #12]
 8009124:	60b9      	str	r1, [r7, #8]
 8009126:	4613      	mov	r3, r2
 8009128:	71fb      	strb	r3, [r7, #7]
	if (trapezoid->back_rightturn_flag == 1) {
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d138      	bne.n	80091a6 <control_accel+0x8a>
		ideal->dis *= -1.0;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	4618      	mov	r0, r3
 800913a:	f7f7 fa2d 	bl	8000598 <__aeabi_f2d>
 800913e:	4603      	mov	r3, r0
 8009140:	460c      	mov	r4, r1
 8009142:	4618      	mov	r0, r3
 8009144:	4621      	mov	r1, r4
 8009146:	f7f7 fd57 	bl	8000bf8 <__aeabi_d2f>
 800914a:	4603      	mov	r3, r0
 800914c:	ee07 3a90 	vmov	s15, r3
 8009150:	eef1 7a67 	vneg.f32	s15, s15
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	edc3 7a02 	vstr	s15, [r3, #8]
		ideal->vel *= -1.0;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	4618      	mov	r0, r3
 8009160:	f7f7 fa1a 	bl	8000598 <__aeabi_f2d>
 8009164:	4603      	mov	r3, r0
 8009166:	460c      	mov	r4, r1
 8009168:	4618      	mov	r0, r3
 800916a:	4621      	mov	r1, r4
 800916c:	f7f7 fd44 	bl	8000bf8 <__aeabi_d2f>
 8009170:	4603      	mov	r3, r0
 8009172:	ee07 3a90 	vmov	s15, r3
 8009176:	eef1 7a67 	vneg.f32	s15, s15
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	edc3 7a01 	vstr	s15, [r3, #4]
		ideal->accel *= -1.0;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4618      	mov	r0, r3
 8009186:	f7f7 fa07 	bl	8000598 <__aeabi_f2d>
 800918a:	4603      	mov	r3, r0
 800918c:	460c      	mov	r4, r1
 800918e:	4618      	mov	r0, r3
 8009190:	4621      	mov	r1, r4
 8009192:	f7f7 fd31 	bl	8000bf8 <__aeabi_d2f>
 8009196:	4603      	mov	r3, r0
 8009198:	ee07 3a90 	vmov	s15, r3
 800919c:	eef1 7a67 	vneg.f32	s15, s15
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	edc3 7a00 	vstr	s15, [r3]
	}

	if (ideal->dis < trapezoid->acceldistance) {
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	edd3 7a07 	vldr	s15, [r3, #28]
 80091b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80091b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091ba:	d518      	bpl.n	80091ee <control_accel+0xd2>
//		UI_LED1 = 1;
		if (ideal->vel < trapezoid->max_vel) {
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	ed93 7a01 	vldr	s14, [r3, #4]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	edd3 7a02 	vldr	s15, [r3, #8]
 80091c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80091cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091d0:	d504      	bpl.n	80091dc <control_accel+0xc0>
			ideal->accel = trapezoid->accel;
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	685a      	ldr	r2, [r3, #4]
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	601a      	str	r2, [r3, #0]
 80091da:	e041      	b.n	8009260 <control_accel+0x144>
		} else {
			ideal->vel = trapezoid->max_vel;
 80091dc:	68bb      	ldr	r3, [r7, #8]
 80091de:	689a      	ldr	r2, [r3, #8]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	605a      	str	r2, [r3, #4]
			ideal->accel = 0;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	f04f 0200 	mov.w	r2, #0
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	e038      	b.n	8009260 <control_accel+0x144>
		}

	} else if (ideal->dis
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	ed93 7a02 	vldr	s14, [r3, #8]
			< (trapezoid->i_distance - trapezoid->deacceldistance)) {
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	edd3 6a00 	vldr	s13, [r3]
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	edd3 7a08 	vldr	s15, [r3, #32]
 8009200:	ee76 7ae7 	vsub.f32	s15, s13, s15
	} else if (ideal->dis
 8009204:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800920c:	d508      	bpl.n	8009220 <control_accel+0x104>
//		UI_LED2 = 1;
		ideal->accel = 0;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f04f 0200 	mov.w	r2, #0
 8009214:	601a      	str	r2, [r3, #0]

		ideal->vel = trapezoid->max_vel;
 8009216:	68bb      	ldr	r3, [r7, #8]
 8009218:	689a      	ldr	r2, [r3, #8]
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	605a      	str	r2, [r3, #4]
 800921e:	e01f      	b.n	8009260 <control_accel+0x144>
	} else if (ideal->vel > trapezoid->end_vel) {
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	ed93 7a01 	vldr	s14, [r3, #4]
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	edd3 7a04 	vldr	s15, [r3, #16]
 800922c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009234:	dd08      	ble.n	8009248 <control_accel+0x12c>
		ideal->accel = -trapezoid->accel;
 8009236:	68bb      	ldr	r3, [r7, #8]
 8009238:	edd3 7a01 	vldr	s15, [r3, #4]
 800923c:	eef1 7a67 	vneg.f32	s15, s15
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	edc3 7a00 	vstr	s15, [r3]
 8009246:	e00b      	b.n	8009260 <control_accel+0x144>

	} else {
		trapezoid->run_flag = 0;
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	2200      	movs	r2, #0
 800924c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		ideal->accel = 0;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f04f 0200 	mov.w	r2, #0
 8009256:	601a      	str	r2, [r3, #0]
		ideal->vel = trapezoid->end_vel;
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	691a      	ldr	r2, [r3, #16]
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	605a      	str	r2, [r3, #4]
	}

	if (trapezoid->back_rightturn_flag == 1) {
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8009266:	2b01      	cmp	r3, #1
 8009268:	d138      	bne.n	80092dc <control_accel+0x1c0>
		ideal->dis *= -1.0;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	4618      	mov	r0, r3
 8009270:	f7f7 f992 	bl	8000598 <__aeabi_f2d>
 8009274:	4603      	mov	r3, r0
 8009276:	460c      	mov	r4, r1
 8009278:	4618      	mov	r0, r3
 800927a:	4621      	mov	r1, r4
 800927c:	f7f7 fcbc 	bl	8000bf8 <__aeabi_d2f>
 8009280:	4603      	mov	r3, r0
 8009282:	ee07 3a90 	vmov	s15, r3
 8009286:	eef1 7a67 	vneg.f32	s15, s15
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	edc3 7a02 	vstr	s15, [r3, #8]
		ideal->vel *= -1.0;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	4618      	mov	r0, r3
 8009296:	f7f7 f97f 	bl	8000598 <__aeabi_f2d>
 800929a:	4603      	mov	r3, r0
 800929c:	460c      	mov	r4, r1
 800929e:	4618      	mov	r0, r3
 80092a0:	4621      	mov	r1, r4
 80092a2:	f7f7 fca9 	bl	8000bf8 <__aeabi_d2f>
 80092a6:	4603      	mov	r3, r0
 80092a8:	ee07 3a90 	vmov	s15, r3
 80092ac:	eef1 7a67 	vneg.f32	s15, s15
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	edc3 7a01 	vstr	s15, [r3, #4]
		ideal->accel *= -1.0;
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7f7 f96c 	bl	8000598 <__aeabi_f2d>
 80092c0:	4603      	mov	r3, r0
 80092c2:	460c      	mov	r4, r1
 80092c4:	4618      	mov	r0, r3
 80092c6:	4621      	mov	r1, r4
 80092c8:	f7f7 fc96 	bl	8000bf8 <__aeabi_d2f>
 80092cc:	4603      	mov	r3, r0
 80092ce:	ee07 3a90 	vmov	s15, r3
 80092d2:	eef1 7a67 	vneg.f32	s15, s15
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	edc3 7a00 	vstr	s15, [r3]
	}

//	printf("ideal_vel=%4.2f,ideal_dis=%4.2f\n", ideal->vel, ideal->dis);

}
 80092dc:	bf00      	nop
 80092de:	3714      	adds	r7, #20
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd90      	pop	{r4, r7, pc}

080092e4 <PID_control>:

void PID_control(run_t *ideal, run_t *left, run_t *right,
		deviation_t *left_deviation, deviation_t *right_deviation, gain_t *gain,
		trapezoid_t *parameter, duty_t *duty, uint8_t rotation_flag) {
 80092e4:	b480      	push	{r7}
 80092e6:	b089      	sub	sp, #36	; 0x24
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	603b      	str	r3, [r7, #0]
	int duty_left, duty_right;
	float Kp, Ki;

	Ki = gain->Ki;
 80092f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	61bb      	str	r3, [r7, #24]
	Kp = gain->Kp;
 80092f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	617b      	str	r3, [r7, #20]

	left->vel = (left->vel + right->vel) / 2;
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	ed93 7a01 	vldr	s14, [r3, #4]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	edd3 7a01 	vldr	s15, [r3, #4]
 800930a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800930e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009312:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	edc3 7a01 	vstr	s15, [r3, #4]
	right->vel = left->vel;
 800931c:	68bb      	ldr	r3, [r7, #8]
 800931e:	685a      	ldr	r2, [r3, #4]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	605a      	str	r2, [r3, #4]

	if (rotation_flag == 1) {
 8009324:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8009328:	2b01      	cmp	r3, #1
 800932a:	d10e      	bne.n	800934a <PID_control+0x66>
		right->vel += wallcontrol_value;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	ed93 7a01 	vldr	s14, [r3, #4]
 8009332:	4b4d      	ldr	r3, [pc, #308]	; (8009468 <PID_control+0x184>)
 8009334:	edd3 7a00 	vldr	s15, [r3]
 8009338:	ee77 7a27 	vadd.f32	s15, s14, s15
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	edc3 7a01 	vstr	s15, [r3, #4]
		left->vel = right->vel;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	685a      	ldr	r2, [r3, #4]
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	605a      	str	r2, [r3, #4]

//	if (parameter->back_rightturn_flag == 1) {
//		ideal->vel *= -1.0;
//	}

	left_deviation->now = (ideal->vel - left->vel);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	ed93 7a01 	vldr	s14, [r3, #4]
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	edd3 7a01 	vldr	s15, [r3, #4]
 8009356:	ee77 7a67 	vsub.f32	s15, s14, s15
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	edc3 7a00 	vstr	s15, [r3]
	right_deviation->now = (ideal->vel - right->vel);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	ed93 7a01 	vldr	s14, [r3, #4]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	edd3 7a01 	vldr	s15, [r3, #4]
 800936c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009372:	edc3 7a00 	vstr	s15, [r3]
	if (rotation_flag == 0) {
 8009376:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800937a:	2b00      	cmp	r3, #0
 800937c:	d116      	bne.n	80093ac <PID_control+0xc8>
		left_deviation->cumulative += left_deviation->now;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	ed93 7a01 	vldr	s14, [r3, #4]
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	edd3 7a00 	vldr	s15, [r3]
 800938a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	edc3 7a01 	vstr	s15, [r3, #4]
		right_deviation->cumulative += right_deviation->now;
 8009394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009396:	ed93 7a01 	vldr	s14, [r3, #4]
 800939a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800939c:	edd3 7a00 	vldr	s15, [r3]
 80093a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a6:	edc3 7a01 	vstr	s15, [r3, #4]
 80093aa:	e012      	b.n	80093d2 <PID_control+0xee>
	} else if (rotation_flag == 1) {
 80093ac:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d10e      	bne.n	80093d2 <PID_control+0xee>
		left_deviation->cumulative += left_deviation->now;
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	ed93 7a01 	vldr	s14, [r3, #4]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	edd3 7a00 	vldr	s15, [r3]
 80093c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	edc3 7a01 	vstr	s15, [r3, #4]
		right_deviation->cumulative = left_deviation->cumulative;
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	685a      	ldr	r2, [r3, #4]
 80093ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d0:	605a      	str	r2, [r3, #4]
	}
	duty_left = (int) left_deviation->now * Kp
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	edd3 7a00 	vldr	s15, [r3]
 80093d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80093e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80093e4:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ left_deviation->cumulative * Ki;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	edd3 6a01 	vldr	s13, [r3, #4]
 80093ee:	edd7 7a06 	vldr	s15, [r7, #24]
 80093f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80093f6:	ee77 7a27 	vadd.f32	s15, s14, s15
	duty_left = (int) left_deviation->now * Kp
 80093fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80093fe:	ee17 3a90 	vmov	r3, s15
 8009402:	61fb      	str	r3, [r7, #28]
	duty_right = (int) right_deviation->now * Kp
 8009404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009406:	edd3 7a00 	vldr	s15, [r3]
 800940a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800940e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009412:	edd7 7a05 	vldr	s15, [r7, #20]
 8009416:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ right_deviation->cumulative * Ki;
 800941a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800941c:	edd3 6a01 	vldr	s13, [r3, #4]
 8009420:	edd7 7a06 	vldr	s15, [r7, #24]
 8009424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009428:	ee77 7a27 	vadd.f32	s15, s14, s15
	duty_right = (int) right_deviation->now * Kp
 800942c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009430:	ee17 3a90 	vmov	r3, s15
 8009434:	613b      	str	r3, [r7, #16]

	if (rotation_flag == 1) {
 8009436:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800943a:	2b01      	cmp	r3, #1
 800943c:	d102      	bne.n	8009444 <PID_control+0x160>
		duty_left = duty_left * -1;
 800943e:	69fb      	ldr	r3, [r7, #28]
 8009440:	425b      	negs	r3, r3
 8009442:	61fb      	str	r3, [r7, #28]
	}
//	if (parameter->back_rightturn_flag == 1) {
//		duty_left = duty_left * -1;
//		duty_right = duty_right * -1;
//	}
	duty->left += duty_left;
 8009444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	69fb      	ldr	r3, [r7, #28]
 800944a:	441a      	add	r2, r3
 800944c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800944e:	601a      	str	r2, [r3, #0]
	duty->right += duty_right;
 8009450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009452:	685a      	ldr	r2, [r3, #4]
 8009454:	693b      	ldr	r3, [r7, #16]
 8009456:	441a      	add	r2, r3
 8009458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800945a:	605a      	str	r2, [r3, #4]
}
 800945c:	bf00      	nop
 800945e:	3724      	adds	r7, #36	; 0x24
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr
 8009468:	2000067c 	.word	0x2000067c
 800946c:	00000000 	.word	0x00000000

08009470 <read_vel>:

float read_vel(uint8_t RorL) {
 8009470:	b590      	push	{r4, r7, lr}
 8009472:	b087      	sub	sp, #28
 8009474:	af00      	add	r7, sp, #0
 8009476:	4603      	mov	r3, r0
 8009478:	71fb      	strb	r3, [r7, #7]
	uint16_t val;
	float val2;
	float val_cor;
//	uint8_t table_index;
	uint8_t i;
	for (i = 0; i < 50; i++)
 800947a:	2300      	movs	r3, #0
 800947c:	72fb      	strb	r3, [r7, #11]
 800947e:	e002      	b.n	8009486 <read_vel+0x16>
 8009480:	7afb      	ldrb	r3, [r7, #11]
 8009482:	3301      	adds	r3, #1
 8009484:	72fb      	strb	r3, [r7, #11]
 8009486:	7afb      	ldrb	r3, [r7, #11]
 8009488:	2b31      	cmp	r3, #49	; 0x31
 800948a:	d9f9      	bls.n	8009480 <read_vel+0x10>
		;
	read_spi_en(RorL, 0x3fff);
 800948c:	79fb      	ldrb	r3, [r7, #7]
 800948e:	f643 71ff 	movw	r1, #16383	; 0x3fff
 8009492:	4618      	mov	r0, r3
 8009494:	f7fe ffe4 	bl	8008460 <read_spi_en>
	for (i = 0; i < 50; i++)
 8009498:	2300      	movs	r3, #0
 800949a:	72fb      	strb	r3, [r7, #11]
 800949c:	e002      	b.n	80094a4 <read_vel+0x34>
 800949e:	7afb      	ldrb	r3, [r7, #11]
 80094a0:	3301      	adds	r3, #1
 80094a2:	72fb      	strb	r3, [r7, #11]
 80094a4:	7afb      	ldrb	r3, [r7, #11]
 80094a6:	2b31      	cmp	r3, #49	; 0x31
 80094a8:	d9f9      	bls.n	800949e <read_vel+0x2e>
		;
	val = (0x3fff & read_spi_en(RorL, 0x3fff));
 80094aa:	79fb      	ldrb	r3, [r7, #7]
 80094ac:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7fe ffd5 	bl	8008460 <read_spi_en>
 80094b6:	4603      	mov	r3, r0
 80094b8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80094bc:	813b      	strh	r3, [r7, #8]
	for (i = 0; i < 50; i++)
 80094be:	2300      	movs	r3, #0
 80094c0:	72fb      	strb	r3, [r7, #11]
 80094c2:	e002      	b.n	80094ca <read_vel+0x5a>
 80094c4:	7afb      	ldrb	r3, [r7, #11]
 80094c6:	3301      	adds	r3, #1
 80094c8:	72fb      	strb	r3, [r7, #11]
 80094ca:	7afb      	ldrb	r3, [r7, #11]
 80094cc:	2b31      	cmp	r3, #49	; 0x31
 80094ce:	d9f9      	bls.n	80094c4 <read_vel+0x54>
		;

//	table_index = val / 500;
	if (RorL == LEFT) {
 80094d0:	79fb      	ldrb	r3, [r7, #7]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d16c      	bne.n	80095b0 <read_vel+0x140>
		en_log_L.before_5ms = en_log_L.before_4ms;
 80094d6:	4ba2      	ldr	r3, [pc, #648]	; (8009760 <read_vel+0x2f0>)
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	4aa1      	ldr	r2, [pc, #644]	; (8009760 <read_vel+0x2f0>)
 80094dc:	6113      	str	r3, [r2, #16]
		en_log_L.before_4ms = en_log_L.before_3ms;
 80094de:	4ba0      	ldr	r3, [pc, #640]	; (8009760 <read_vel+0x2f0>)
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	4a9f      	ldr	r2, [pc, #636]	; (8009760 <read_vel+0x2f0>)
 80094e4:	60d3      	str	r3, [r2, #12]
		en_log_L.before_3ms = en_log_L.before_2ms;
 80094e6:	4b9e      	ldr	r3, [pc, #632]	; (8009760 <read_vel+0x2f0>)
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	4a9d      	ldr	r2, [pc, #628]	; (8009760 <read_vel+0x2f0>)
 80094ec:	6093      	str	r3, [r2, #8]
		en_log_L.before_2ms = en_log_L.before_1ms;
 80094ee:	4b9c      	ldr	r3, [pc, #624]	; (8009760 <read_vel+0x2f0>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a9b      	ldr	r2, [pc, #620]	; (8009760 <read_vel+0x2f0>)
 80094f4:	6053      	str	r3, [r2, #4]
		en_log_L.before_1ms = en_log_L.now;
 80094f6:	4b9a      	ldr	r3, [pc, #616]	; (8009760 <read_vel+0x2f0>)
 80094f8:	695b      	ldr	r3, [r3, #20]
 80094fa:	4a99      	ldr	r2, [pc, #612]	; (8009760 <read_vel+0x2f0>)
 80094fc:	6013      	str	r3, [r2, #0]
		en_log_L.now = val;
 80094fe:	893b      	ldrh	r3, [r7, #8]
 8009500:	4a97      	ldr	r2, [pc, #604]	; (8009760 <read_vel+0x2f0>)
 8009502:	6153      	str	r3, [r2, #20]

		val_cor = LPF[0] * en_log_L.now + LPF[1] * en_log_L.before_1ms
 8009504:	4b97      	ldr	r3, [pc, #604]	; (8009764 <read_vel+0x2f4>)
 8009506:	ed93 7a00 	vldr	s14, [r3]
 800950a:	4b95      	ldr	r3, [pc, #596]	; (8009760 <read_vel+0x2f0>)
 800950c:	695b      	ldr	r3, [r3, #20]
 800950e:	ee07 3a90 	vmov	s15, r3
 8009512:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009516:	ee27 7a27 	vmul.f32	s14, s14, s15
 800951a:	4b92      	ldr	r3, [pc, #584]	; (8009764 <read_vel+0x2f4>)
 800951c:	edd3 6a01 	vldr	s13, [r3, #4]
 8009520:	4b8f      	ldr	r3, [pc, #572]	; (8009760 <read_vel+0x2f0>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	ee07 3a90 	vmov	s15, r3
 8009528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800952c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009530:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ LPF[2] * en_log_L.before_2ms + LPF[3] * en_log_L.before_3ms
 8009534:	4b8b      	ldr	r3, [pc, #556]	; (8009764 <read_vel+0x2f4>)
 8009536:	edd3 6a02 	vldr	s13, [r3, #8]
 800953a:	4b89      	ldr	r3, [pc, #548]	; (8009760 <read_vel+0x2f0>)
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	ee07 3a90 	vmov	s15, r3
 8009542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009546:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800954a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800954e:	4b85      	ldr	r3, [pc, #532]	; (8009764 <read_vel+0x2f4>)
 8009550:	edd3 6a03 	vldr	s13, [r3, #12]
 8009554:	4b82      	ldr	r3, [pc, #520]	; (8009760 <read_vel+0x2f0>)
 8009556:	689b      	ldr	r3, [r3, #8]
 8009558:	ee07 3a90 	vmov	s15, r3
 800955c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009560:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009564:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ LPF[4] * en_log_L.before_4ms + LPF[5] * en_log_L.before_5ms;
 8009568:	4b7e      	ldr	r3, [pc, #504]	; (8009764 <read_vel+0x2f4>)
 800956a:	edd3 6a04 	vldr	s13, [r3, #16]
 800956e:	4b7c      	ldr	r3, [pc, #496]	; (8009760 <read_vel+0x2f0>)
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	ee07 3a90 	vmov	s15, r3
 8009576:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800957a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800957e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009582:	4b78      	ldr	r3, [pc, #480]	; (8009764 <read_vel+0x2f4>)
 8009584:	edd3 6a05 	vldr	s13, [r3, #20]
 8009588:	4b75      	ldr	r3, [pc, #468]	; (8009760 <read_vel+0x2f0>)
 800958a:	691b      	ldr	r3, [r3, #16]
 800958c:	ee07 3a90 	vmov	s15, r3
 8009590:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009594:	ee66 7aa7 	vmul.f32	s15, s13, s15
		val_cor = LPF[0] * en_log_L.now + LPF[1] * en_log_L.before_1ms
 8009598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800959c:	edc7 7a03 	vstr	s15, [r7, #12]

		val_cor = (float) val;
 80095a0:	893b      	ldrh	r3, [r7, #8]
 80095a2:	ee07 3a90 	vmov	s15, r3
 80095a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095aa:	edc7 7a03 	vstr	s15, [r7, #12]
 80095ae:	e06b      	b.n	8009688 <read_vel+0x218>
//		test_L = (float) val;
//		test_L = val_cor;
//		test_L2 = val_cor - before_en_val[RorL];

	} else {
		en_log_R.before_5ms = en_log_R.before_4ms;
 80095b0:	4b6d      	ldr	r3, [pc, #436]	; (8009768 <read_vel+0x2f8>)
 80095b2:	68db      	ldr	r3, [r3, #12]
 80095b4:	4a6c      	ldr	r2, [pc, #432]	; (8009768 <read_vel+0x2f8>)
 80095b6:	6113      	str	r3, [r2, #16]
		en_log_R.before_4ms = en_log_R.before_3ms;
 80095b8:	4b6b      	ldr	r3, [pc, #428]	; (8009768 <read_vel+0x2f8>)
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	4a6a      	ldr	r2, [pc, #424]	; (8009768 <read_vel+0x2f8>)
 80095be:	60d3      	str	r3, [r2, #12]
		en_log_R.before_3ms = en_log_R.before_2ms;
 80095c0:	4b69      	ldr	r3, [pc, #420]	; (8009768 <read_vel+0x2f8>)
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	4a68      	ldr	r2, [pc, #416]	; (8009768 <read_vel+0x2f8>)
 80095c6:	6093      	str	r3, [r2, #8]
		en_log_R.before_2ms = en_log_R.before_1ms;
 80095c8:	4b67      	ldr	r3, [pc, #412]	; (8009768 <read_vel+0x2f8>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a66      	ldr	r2, [pc, #408]	; (8009768 <read_vel+0x2f8>)
 80095ce:	6053      	str	r3, [r2, #4]
		en_log_R.before_1ms = en_log_R.now;
 80095d0:	4b65      	ldr	r3, [pc, #404]	; (8009768 <read_vel+0x2f8>)
 80095d2:	695b      	ldr	r3, [r3, #20]
 80095d4:	4a64      	ldr	r2, [pc, #400]	; (8009768 <read_vel+0x2f8>)
 80095d6:	6013      	str	r3, [r2, #0]
		en_log_R.now = val;
 80095d8:	893b      	ldrh	r3, [r7, #8]
 80095da:	4a63      	ldr	r2, [pc, #396]	; (8009768 <read_vel+0x2f8>)
 80095dc:	6153      	str	r3, [r2, #20]

		val_cor = LPF[0] * en_log_R.now + LPF[1] * en_log_R.before_1ms
 80095de:	4b61      	ldr	r3, [pc, #388]	; (8009764 <read_vel+0x2f4>)
 80095e0:	ed93 7a00 	vldr	s14, [r3]
 80095e4:	4b60      	ldr	r3, [pc, #384]	; (8009768 <read_vel+0x2f8>)
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	ee07 3a90 	vmov	s15, r3
 80095ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095f4:	4b5b      	ldr	r3, [pc, #364]	; (8009764 <read_vel+0x2f4>)
 80095f6:	edd3 6a01 	vldr	s13, [r3, #4]
 80095fa:	4b5b      	ldr	r3, [pc, #364]	; (8009768 <read_vel+0x2f8>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	ee07 3a90 	vmov	s15, r3
 8009602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009606:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800960a:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ LPF[2] * en_log_R.before_2ms + LPF[3] * en_log_R.before_3ms
 800960e:	4b55      	ldr	r3, [pc, #340]	; (8009764 <read_vel+0x2f4>)
 8009610:	edd3 6a02 	vldr	s13, [r3, #8]
 8009614:	4b54      	ldr	r3, [pc, #336]	; (8009768 <read_vel+0x2f8>)
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	ee07 3a90 	vmov	s15, r3
 800961c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009620:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009624:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009628:	4b4e      	ldr	r3, [pc, #312]	; (8009764 <read_vel+0x2f4>)
 800962a:	edd3 6a03 	vldr	s13, [r3, #12]
 800962e:	4b4e      	ldr	r3, [pc, #312]	; (8009768 <read_vel+0x2f8>)
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	ee07 3a90 	vmov	s15, r3
 8009636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800963a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800963e:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ LPF[4] * en_log_R.before_4ms + LPF[5] * en_log_R.before_5ms;
 8009642:	4b48      	ldr	r3, [pc, #288]	; (8009764 <read_vel+0x2f4>)
 8009644:	edd3 6a04 	vldr	s13, [r3, #16]
 8009648:	4b47      	ldr	r3, [pc, #284]	; (8009768 <read_vel+0x2f8>)
 800964a:	68db      	ldr	r3, [r3, #12]
 800964c:	ee07 3a90 	vmov	s15, r3
 8009650:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009654:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009658:	ee37 7a27 	vadd.f32	s14, s14, s15
 800965c:	4b41      	ldr	r3, [pc, #260]	; (8009764 <read_vel+0x2f4>)
 800965e:	edd3 6a05 	vldr	s13, [r3, #20]
 8009662:	4b41      	ldr	r3, [pc, #260]	; (8009768 <read_vel+0x2f8>)
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	ee07 3a90 	vmov	s15, r3
 800966a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800966e:	ee66 7aa7 	vmul.f32	s15, s13, s15
		val_cor = LPF[0] * en_log_R.now + LPF[1] * en_log_R.before_1ms
 8009672:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009676:	edc7 7a03 	vstr	s15, [r7, #12]
		val_cor = (float) val;
 800967a:	893b      	ldrh	r3, [r7, #8]
 800967c:	ee07 3a90 	vmov	s15, r3
 8009680:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009684:	edc7 7a03 	vstr	s15, [r7, #12]
//		test_R = val_cor;
//		test_R2 = val_cor - before_en_val[RorL];

	}

	val2 = (float) ((val_cor - before_en_val[RorL]));
 8009688:	79fb      	ldrb	r3, [r7, #7]
 800968a:	4a38      	ldr	r2, [pc, #224]	; (800976c <read_vel+0x2fc>)
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	4413      	add	r3, r2
 8009690:	edd3 7a00 	vldr	s15, [r3]
 8009694:	ed97 7a03 	vldr	s14, [r7, #12]
 8009698:	ee77 7a67 	vsub.f32	s15, s14, s15
 800969c:	edc7 7a04 	vstr	s15, [r7, #16]
	if (val2 < -8000) {
 80096a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80096a4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8009770 <read_vel+0x300>
 80096a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096b0:	d507      	bpl.n	80096c2 <read_vel+0x252>
		val2 += 16384;
 80096b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80096b6:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8009774 <read_vel+0x304>
 80096ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096be:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	if (val2 > 8000) {
 80096c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80096c6:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009778 <read_vel+0x308>
 80096ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d2:	dd07      	ble.n	80096e4 <read_vel+0x274>
		val2 -= 16384;
 80096d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80096d8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8009774 <read_vel+0x304>
 80096dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80096e0:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	before_en_val[RorL] = val_cor;
 80096e4:	79fb      	ldrb	r3, [r7, #7]
 80096e6:	4a21      	ldr	r2, [pc, #132]	; (800976c <read_vel+0x2fc>)
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	4413      	add	r3, r2
 80096ec:	68fa      	ldr	r2, [r7, #12]
 80096ee:	601a      	str	r2, [r3, #0]

	vel = ((float) (val2)) / 16384.0 * (3.1415926 * DIAMETER) * 1000;
 80096f0:	6938      	ldr	r0, [r7, #16]
 80096f2:	f7f6 ff51 	bl	8000598 <__aeabi_f2d>
 80096f6:	f04f 0200 	mov.w	r2, #0
 80096fa:	4b20      	ldr	r3, [pc, #128]	; (800977c <read_vel+0x30c>)
 80096fc:	f7f7 f8ce 	bl	800089c <__aeabi_ddiv>
 8009700:	4603      	mov	r3, r0
 8009702:	460c      	mov	r4, r1
 8009704:	4618      	mov	r0, r3
 8009706:	4621      	mov	r1, r4
 8009708:	a313      	add	r3, pc, #76	; (adr r3, 8009758 <read_vel+0x2e8>)
 800970a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970e:	f7f6 ff9b 	bl	8000648 <__aeabi_dmul>
 8009712:	4603      	mov	r3, r0
 8009714:	460c      	mov	r4, r1
 8009716:	4618      	mov	r0, r3
 8009718:	4621      	mov	r1, r4
 800971a:	f04f 0200 	mov.w	r2, #0
 800971e:	4b18      	ldr	r3, [pc, #96]	; (8009780 <read_vel+0x310>)
 8009720:	f7f6 ff92 	bl	8000648 <__aeabi_dmul>
 8009724:	4603      	mov	r3, r0
 8009726:	460c      	mov	r4, r1
 8009728:	4618      	mov	r0, r3
 800972a:	4621      	mov	r1, r4
 800972c:	f7f7 fa64 	bl	8000bf8 <__aeabi_d2f>
 8009730:	4603      	mov	r3, r0
 8009732:	617b      	str	r3, [r7, #20]

	if (RorL == LEFT) {
 8009734:	79fb      	ldrb	r3, [r7, #7]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d105      	bne.n	8009746 <read_vel+0x2d6>
		vel *= -1;
 800973a:	edd7 7a05 	vldr	s15, [r7, #20]
 800973e:	eef1 7a67 	vneg.f32	s15, s15
 8009742:	edc7 7a05 	vstr	s15, [r7, #20]

//	if (translation_parameter.back_rightturn_flag == 1) { //
//		vel *= -1;
//	}

	return vel;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	ee07 3a90 	vmov	s15, r3
}
 800974c:	eeb0 0a67 	vmov.f32	s0, s15
 8009750:	371c      	adds	r7, #28
 8009752:	46bd      	mov	sp, r7
 8009754:	bd90      	pop	{r4, r7, pc}
 8009756:	bf00      	nop
 8009758:	5436b8fa 	.word	0x5436b8fa
 800975c:	4043a28c 	.word	0x4043a28c
 8009760:	200194b4 	.word	0x200194b4
 8009764:	20000028 	.word	0x20000028
 8009768:	200194d0 	.word	0x200194d0
 800976c:	2000066c 	.word	0x2000066c
 8009770:	c5fa0000 	.word	0xc5fa0000
 8009774:	46800000 	.word	0x46800000
 8009778:	45fa0000 	.word	0x45fa0000
 800977c:	40d00000 	.word	0x40d00000
 8009780:	408f4000 	.word	0x408f4000
 8009784:	00000000 	.word	0x00000000

08009788 <integral_1ms>:
//			vel *= -1;
//		}
//	return vel;
//}

void integral_1ms(float* dis, float*vel) {
 8009788:	b5b0      	push	{r4, r5, r7, lr}
 800978a:	b082      	sub	sp, #8
 800978c:	af00      	add	r7, sp, #0
 800978e:	6078      	str	r0, [r7, #4]
 8009790:	6039      	str	r1, [r7, #0]
	*dis += *vel * 0.001;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	4618      	mov	r0, r3
 8009798:	f7f6 fefe 	bl	8000598 <__aeabi_f2d>
 800979c:	4604      	mov	r4, r0
 800979e:	460d      	mov	r5, r1
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	4618      	mov	r0, r3
 80097a6:	f7f6 fef7 	bl	8000598 <__aeabi_f2d>
 80097aa:	a30d      	add	r3, pc, #52	; (adr r3, 80097e0 <integral_1ms+0x58>)
 80097ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b0:	f7f6 ff4a 	bl	8000648 <__aeabi_dmul>
 80097b4:	4602      	mov	r2, r0
 80097b6:	460b      	mov	r3, r1
 80097b8:	4620      	mov	r0, r4
 80097ba:	4629      	mov	r1, r5
 80097bc:	f7f6 fd8e 	bl	80002dc <__adddf3>
 80097c0:	4603      	mov	r3, r0
 80097c2:	460c      	mov	r4, r1
 80097c4:	4618      	mov	r0, r3
 80097c6:	4621      	mov	r1, r4
 80097c8:	f7f7 fa16 	bl	8000bf8 <__aeabi_d2f>
 80097cc:	4602      	mov	r2, r0
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	601a      	str	r2, [r3, #0]
}
 80097d2:	bf00      	nop
 80097d4:	3708      	adds	r7, #8
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bdb0      	pop	{r4, r5, r7, pc}
 80097da:	bf00      	nop
 80097dc:	f3af 8000 	nop.w
 80097e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80097e4:	3f50624d 	.word	0x3f50624d

080097e8 <integral_ideal>:

void integral_ideal(run_t *ideal) {
 80097e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
	ideal->vel += ideal->accel * 0.001;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7f6 fece 	bl	8000598 <__aeabi_f2d>
 80097fc:	4604      	mov	r4, r0
 80097fe:	460d      	mov	r5, r1
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4618      	mov	r0, r3
 8009806:	f7f6 fec7 	bl	8000598 <__aeabi_f2d>
 800980a:	a331      	add	r3, pc, #196	; (adr r3, 80098d0 <integral_ideal+0xe8>)
 800980c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009810:	f7f6 ff1a 	bl	8000648 <__aeabi_dmul>
 8009814:	4602      	mov	r2, r0
 8009816:	460b      	mov	r3, r1
 8009818:	4620      	mov	r0, r4
 800981a:	4629      	mov	r1, r5
 800981c:	f7f6 fd5e 	bl	80002dc <__adddf3>
 8009820:	4603      	mov	r3, r0
 8009822:	460c      	mov	r4, r1
 8009824:	4618      	mov	r0, r3
 8009826:	4621      	mov	r1, r4
 8009828:	f7f7 f9e6 	bl	8000bf8 <__aeabi_d2f>
 800982c:	4602      	mov	r2, r0
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	605a      	str	r2, [r3, #4]
	ideal->dis += ideal->vel * 0.001 + ideal->accel * 0.001 * 0.001 / 2;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	689b      	ldr	r3, [r3, #8]
 8009836:	4618      	mov	r0, r3
 8009838:	f7f6 feae 	bl	8000598 <__aeabi_f2d>
 800983c:	4604      	mov	r4, r0
 800983e:	460d      	mov	r5, r1
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	685b      	ldr	r3, [r3, #4]
 8009844:	4618      	mov	r0, r3
 8009846:	f7f6 fea7 	bl	8000598 <__aeabi_f2d>
 800984a:	a321      	add	r3, pc, #132	; (adr r3, 80098d0 <integral_ideal+0xe8>)
 800984c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009850:	f7f6 fefa 	bl	8000648 <__aeabi_dmul>
 8009854:	4602      	mov	r2, r0
 8009856:	460b      	mov	r3, r1
 8009858:	4690      	mov	r8, r2
 800985a:	4699      	mov	r9, r3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4618      	mov	r0, r3
 8009862:	f7f6 fe99 	bl	8000598 <__aeabi_f2d>
 8009866:	a31a      	add	r3, pc, #104	; (adr r3, 80098d0 <integral_ideal+0xe8>)
 8009868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986c:	f7f6 feec 	bl	8000648 <__aeabi_dmul>
 8009870:	4602      	mov	r2, r0
 8009872:	460b      	mov	r3, r1
 8009874:	4610      	mov	r0, r2
 8009876:	4619      	mov	r1, r3
 8009878:	a315      	add	r3, pc, #84	; (adr r3, 80098d0 <integral_ideal+0xe8>)
 800987a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800987e:	f7f6 fee3 	bl	8000648 <__aeabi_dmul>
 8009882:	4602      	mov	r2, r0
 8009884:	460b      	mov	r3, r1
 8009886:	4610      	mov	r0, r2
 8009888:	4619      	mov	r1, r3
 800988a:	f04f 0200 	mov.w	r2, #0
 800988e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009892:	f7f7 f803 	bl	800089c <__aeabi_ddiv>
 8009896:	4602      	mov	r2, r0
 8009898:	460b      	mov	r3, r1
 800989a:	4640      	mov	r0, r8
 800989c:	4649      	mov	r1, r9
 800989e:	f7f6 fd1d 	bl	80002dc <__adddf3>
 80098a2:	4602      	mov	r2, r0
 80098a4:	460b      	mov	r3, r1
 80098a6:	4620      	mov	r0, r4
 80098a8:	4629      	mov	r1, r5
 80098aa:	f7f6 fd17 	bl	80002dc <__adddf3>
 80098ae:	4603      	mov	r3, r0
 80098b0:	460c      	mov	r4, r1
 80098b2:	4618      	mov	r0, r3
 80098b4:	4621      	mov	r1, r4
 80098b6:	f7f7 f99f 	bl	8000bf8 <__aeabi_d2f>
 80098ba:	4602      	mov	r2, r0
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	609a      	str	r2, [r3, #8]
}
 80098c0:	bf00      	nop
 80098c2:	3708      	adds	r7, #8
 80098c4:	46bd      	mov	sp, r7
 80098c6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80098ca:	bf00      	nop
 80098cc:	f3af 8000 	nop.w
 80098d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80098d4:	3f50624d 	.word	0x3f50624d

080098d8 <wall_control>:

void wall_control(void) {
 80098d8:	b5b0      	push	{r4, r5, r7, lr}
 80098da:	af00      	add	r7, sp, #0
//	test_L = (float) SEN_L.diff;
//	test_R = (float) SEN_R.diff;
//	test_L2 = (float) SEN_F.reference;

	if ((wall_control_flag == 1) && (wall_control_oblique_flag == 0)) {
 80098dc:	4b9f      	ldr	r3, [pc, #636]	; (8009b5c <wall_control+0x284>)
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	f040 8155 	bne.w	8009b90 <wall_control+0x2b8>
 80098e6:	4b9e      	ldr	r3, [pc, #632]	; (8009b60 <wall_control+0x288>)
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	f040 8150 	bne.w	8009b90 <wall_control+0x2b8>
		test_R2 = 1;
 80098f0:	4b9c      	ldr	r3, [pc, #624]	; (8009b64 <wall_control+0x28c>)
 80098f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80098f6:	601a      	str	r2, [r3, #0]
		if (((ideal_translation.vel) > 100.0) && (SEN_L.diff < 8)
 80098f8:	4b9b      	ldr	r3, [pc, #620]	; (8009b68 <wall_control+0x290>)
 80098fa:	edd3 7a01 	vldr	s15, [r3, #4]
 80098fe:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8009b6c <wall_control+0x294>
 8009902:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800990a:	f340 822b 	ble.w	8009d64 <wall_control+0x48c>
 800990e:	4b98      	ldr	r3, [pc, #608]	; (8009b70 <wall_control+0x298>)
 8009910:	68db      	ldr	r3, [r3, #12]
 8009912:	2b07      	cmp	r3, #7
 8009914:	f300 8226 	bgt.w	8009d64 <wall_control+0x48c>
				&& (SEN_R.diff < 8) && (SEN_F.now < SEN_F.reference)) { //&& (SEN_L.diff < 2000) && (SEN_R.diff < 2000)&& (SEN_F.now < SEN_F.threshold * 100))
 8009918:	4b96      	ldr	r3, [pc, #600]	; (8009b74 <wall_control+0x29c>)
 800991a:	68db      	ldr	r3, [r3, #12]
 800991c:	2b07      	cmp	r3, #7
 800991e:	f300 8221 	bgt.w	8009d64 <wall_control+0x48c>
 8009922:	4b95      	ldr	r3, [pc, #596]	; (8009b78 <wall_control+0x2a0>)
 8009924:	681a      	ldr	r2, [r3, #0]
 8009926:	4b94      	ldr	r3, [pc, #592]	; (8009b78 <wall_control+0x2a0>)
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	429a      	cmp	r2, r3
 800992c:	f280 821a 	bge.w	8009d64 <wall_control+0x48c>
			test_R2 = 2;
 8009930:	4b8c      	ldr	r3, [pc, #560]	; (8009b64 <wall_control+0x28c>)
 8009932:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009936:	601a      	str	r2, [r3, #0]
			if (SEN_L.now > SEN_L.threshold && SEN_R.now > SEN_R.threshold) {
 8009938:	4b8d      	ldr	r3, [pc, #564]	; (8009b70 <wall_control+0x298>)
 800993a:	681a      	ldr	r2, [r3, #0]
 800993c:	4b8c      	ldr	r3, [pc, #560]	; (8009b70 <wall_control+0x298>)
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	429a      	cmp	r2, r3
 8009942:	dd42      	ble.n	80099ca <wall_control+0xf2>
 8009944:	4b8b      	ldr	r3, [pc, #556]	; (8009b74 <wall_control+0x29c>)
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	4b8a      	ldr	r3, [pc, #552]	; (8009b74 <wall_control+0x29c>)
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	429a      	cmp	r2, r3
 800994e:	dd3c      	ble.n	80099ca <wall_control+0xf2>
				test_R2 = 3;
 8009950:	4b84      	ldr	r3, [pc, #528]	; (8009b64 <wall_control+0x28c>)
 8009952:	4a8a      	ldr	r2, [pc, #552]	; (8009b7c <wall_control+0x2a4>)
 8009954:	601a      	str	r2, [r3, #0]
				wallcontrol_value = wall_cntrol_gain.Kp
 8009956:	4b8a      	ldr	r3, [pc, #552]	; (8009b80 <wall_control+0x2a8>)
 8009958:	ed93 7a00 	vldr	s14, [r3]
						* (((float) SEN_L.now - (float) SEN_L.reference)
 800995c:	4b84      	ldr	r3, [pc, #528]	; (8009b70 <wall_control+0x298>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	ee07 3a90 	vmov	s15, r3
 8009964:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009968:	4b81      	ldr	r3, [pc, #516]	; (8009b70 <wall_control+0x298>)
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	ee07 3a90 	vmov	s15, r3
 8009970:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009974:	ee76 6ae7 	vsub.f32	s13, s13, s15
								- ((float) SEN_R.now - (float) SEN_R.reference))
 8009978:	4b7e      	ldr	r3, [pc, #504]	; (8009b74 <wall_control+0x29c>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	ee07 3a90 	vmov	s15, r3
 8009980:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8009984:	4b7b      	ldr	r3, [pc, #492]	; (8009b74 <wall_control+0x29c>)
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	ee07 3a90 	vmov	s15, r3
 800998c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009990:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009994:	ee76 7ae7 	vsub.f32	s15, s13, s15
						* (((float) SEN_L.now - (float) SEN_L.reference)
 8009998:	ee27 7a27 	vmul.f32	s14, s14, s15
						+ wall_cntrol_gain.Kd
 800999c:	4b78      	ldr	r3, [pc, #480]	; (8009b80 <wall_control+0x2a8>)
 800999e:	edd3 6a02 	vldr	s13, [r3, #8]
								* (float) (SEN_L.diff_1ms - SEN_R.diff_1ms);
 80099a2:	4b73      	ldr	r3, [pc, #460]	; (8009b70 <wall_control+0x298>)
 80099a4:	691a      	ldr	r2, [r3, #16]
 80099a6:	4b73      	ldr	r3, [pc, #460]	; (8009b74 <wall_control+0x29c>)
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	1ad3      	subs	r3, r2, r3
 80099ac:	ee07 3a90 	vmov	s15, r3
 80099b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80099b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
						+ wall_cntrol_gain.Kd
 80099b8:	ee77 7a27 	vadd.f32	s15, s14, s15
				wallcontrol_value = wall_cntrol_gain.Kp
 80099bc:	4b71      	ldr	r3, [pc, #452]	; (8009b84 <wall_control+0x2ac>)
 80099be:	edc3 7a00 	vstr	s15, [r3]
				set_led(5);
 80099c2:	2005      	movs	r0, #5
 80099c4:	f7fe fe0e 	bl	80085e4 <set_led>
 80099c8:	e0c6      	b.n	8009b58 <wall_control+0x280>
			} else if (SEN_L.now < SEN_L.threshold
 80099ca:	4b69      	ldr	r3, [pc, #420]	; (8009b70 <wall_control+0x298>)
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	4b68      	ldr	r3, [pc, #416]	; (8009b70 <wall_control+0x298>)
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	da5a      	bge.n	8009a8c <wall_control+0x1b4>
					&& SEN_R.now > SEN_R.threshold) {
 80099d6:	4b67      	ldr	r3, [pc, #412]	; (8009b74 <wall_control+0x29c>)
 80099d8:	681a      	ldr	r2, [r3, #0]
 80099da:	4b66      	ldr	r3, [pc, #408]	; (8009b74 <wall_control+0x29c>)
 80099dc:	689b      	ldr	r3, [r3, #8]
 80099de:	429a      	cmp	r2, r3
 80099e0:	dd54      	ble.n	8009a8c <wall_control+0x1b4>
				test_R2 = 4;
 80099e2:	4b60      	ldr	r3, [pc, #384]	; (8009b64 <wall_control+0x28c>)
 80099e4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80099e8:	601a      	str	r2, [r3, #0]
				wallcontrol_value = -2.0 * wall_cntrol_gain.Kp
 80099ea:	4b65      	ldr	r3, [pc, #404]	; (8009b80 <wall_control+0x2a8>)
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7f6 fdd2 	bl	8000598 <__aeabi_f2d>
 80099f4:	f04f 0200 	mov.w	r2, #0
 80099f8:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80099fc:	f7f6 fe24 	bl	8000648 <__aeabi_dmul>
 8009a00:	4603      	mov	r3, r0
 8009a02:	460c      	mov	r4, r1
 8009a04:	4625      	mov	r5, r4
 8009a06:	461c      	mov	r4, r3
						* ((float) SEN_R.now - (float) SEN_R.reference)
 8009a08:	4b5a      	ldr	r3, [pc, #360]	; (8009b74 <wall_control+0x29c>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	ee07 3a90 	vmov	s15, r3
 8009a10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009a14:	4b57      	ldr	r3, [pc, #348]	; (8009b74 <wall_control+0x29c>)
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	ee07 3a90 	vmov	s15, r3
 8009a1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009a24:	ee17 0a90 	vmov	r0, s15
 8009a28:	f7f6 fdb6 	bl	8000598 <__aeabi_f2d>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	4620      	mov	r0, r4
 8009a32:	4629      	mov	r1, r5
 8009a34:	f7f6 fe08 	bl	8000648 <__aeabi_dmul>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	460c      	mov	r4, r1
 8009a3c:	4625      	mov	r5, r4
 8009a3e:	461c      	mov	r4, r3
						+ wall_cntrol_gain.Kd * (float) (-2 * SEN_R.diff_1ms);
 8009a40:	4b4f      	ldr	r3, [pc, #316]	; (8009b80 <wall_control+0x2a8>)
 8009a42:	ed93 7a02 	vldr	s14, [r3, #8]
 8009a46:	4b4b      	ldr	r3, [pc, #300]	; (8009b74 <wall_control+0x29c>)
 8009a48:	691a      	ldr	r2, [r3, #16]
 8009a4a:	4613      	mov	r3, r2
 8009a4c:	07db      	lsls	r3, r3, #31
 8009a4e:	1a9b      	subs	r3, r3, r2
 8009a50:	005b      	lsls	r3, r3, #1
 8009a52:	ee07 3a90 	vmov	s15, r3
 8009a56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a5e:	ee17 0a90 	vmov	r0, s15
 8009a62:	f7f6 fd99 	bl	8000598 <__aeabi_f2d>
 8009a66:	4602      	mov	r2, r0
 8009a68:	460b      	mov	r3, r1
 8009a6a:	4620      	mov	r0, r4
 8009a6c:	4629      	mov	r1, r5
 8009a6e:	f7f6 fc35 	bl	80002dc <__adddf3>
 8009a72:	4603      	mov	r3, r0
 8009a74:	460c      	mov	r4, r1
 8009a76:	4618      	mov	r0, r3
 8009a78:	4621      	mov	r1, r4
 8009a7a:	f7f7 f8bd 	bl	8000bf8 <__aeabi_d2f>
 8009a7e:	4602      	mov	r2, r0
				wallcontrol_value = -2.0 * wall_cntrol_gain.Kp
 8009a80:	4b40      	ldr	r3, [pc, #256]	; (8009b84 <wall_control+0x2ac>)
 8009a82:	601a      	str	r2, [r3, #0]
				set_led(4);
 8009a84:	2004      	movs	r0, #4
 8009a86:	f7fe fdad 	bl	80085e4 <set_led>
 8009a8a:	e065      	b.n	8009b58 <wall_control+0x280>
			} else if (SEN_L.now > SEN_L.threshold
 8009a8c:	4b38      	ldr	r3, [pc, #224]	; (8009b70 <wall_control+0x298>)
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	4b37      	ldr	r3, [pc, #220]	; (8009b70 <wall_control+0x298>)
 8009a92:	689b      	ldr	r3, [r3, #8]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	dd54      	ble.n	8009b42 <wall_control+0x26a>
					&& SEN_R.now < SEN_R.threshold) {
 8009a98:	4b36      	ldr	r3, [pc, #216]	; (8009b74 <wall_control+0x29c>)
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	4b35      	ldr	r3, [pc, #212]	; (8009b74 <wall_control+0x29c>)
 8009a9e:	689b      	ldr	r3, [r3, #8]
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	da4e      	bge.n	8009b42 <wall_control+0x26a>
				test_R2 = 5;
 8009aa4:	4b2f      	ldr	r3, [pc, #188]	; (8009b64 <wall_control+0x28c>)
 8009aa6:	4a38      	ldr	r2, [pc, #224]	; (8009b88 <wall_control+0x2b0>)
 8009aa8:	601a      	str	r2, [r3, #0]
				wallcontrol_value = 2.0 * wall_cntrol_gain.Kp
 8009aaa:	4b35      	ldr	r3, [pc, #212]	; (8009b80 <wall_control+0x2a8>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f7f6 fd72 	bl	8000598 <__aeabi_f2d>
 8009ab4:	4602      	mov	r2, r0
 8009ab6:	460b      	mov	r3, r1
 8009ab8:	f7f6 fc10 	bl	80002dc <__adddf3>
 8009abc:	4603      	mov	r3, r0
 8009abe:	460c      	mov	r4, r1
 8009ac0:	4625      	mov	r5, r4
 8009ac2:	461c      	mov	r4, r3
						* ((float) SEN_L.now - (float) SEN_L.reference)
 8009ac4:	4b2a      	ldr	r3, [pc, #168]	; (8009b70 <wall_control+0x298>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	ee07 3a90 	vmov	s15, r3
 8009acc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009ad0:	4b27      	ldr	r3, [pc, #156]	; (8009b70 <wall_control+0x298>)
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	ee07 3a90 	vmov	s15, r3
 8009ad8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ae0:	ee17 0a90 	vmov	r0, s15
 8009ae4:	f7f6 fd58 	bl	8000598 <__aeabi_f2d>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	460b      	mov	r3, r1
 8009aec:	4620      	mov	r0, r4
 8009aee:	4629      	mov	r1, r5
 8009af0:	f7f6 fdaa 	bl	8000648 <__aeabi_dmul>
 8009af4:	4603      	mov	r3, r0
 8009af6:	460c      	mov	r4, r1
 8009af8:	4625      	mov	r5, r4
 8009afa:	461c      	mov	r4, r3
						+ wall_cntrol_gain.Kd * (float) (2 * SEN_L.diff_1ms);
 8009afc:	4b20      	ldr	r3, [pc, #128]	; (8009b80 <wall_control+0x2a8>)
 8009afe:	ed93 7a02 	vldr	s14, [r3, #8]
 8009b02:	4b1b      	ldr	r3, [pc, #108]	; (8009b70 <wall_control+0x298>)
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	005b      	lsls	r3, r3, #1
 8009b08:	ee07 3a90 	vmov	s15, r3
 8009b0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b14:	ee17 0a90 	vmov	r0, s15
 8009b18:	f7f6 fd3e 	bl	8000598 <__aeabi_f2d>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	460b      	mov	r3, r1
 8009b20:	4620      	mov	r0, r4
 8009b22:	4629      	mov	r1, r5
 8009b24:	f7f6 fbda 	bl	80002dc <__adddf3>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	4621      	mov	r1, r4
 8009b30:	f7f7 f862 	bl	8000bf8 <__aeabi_d2f>
 8009b34:	4602      	mov	r2, r0
				wallcontrol_value = 2.0 * wall_cntrol_gain.Kp
 8009b36:	4b13      	ldr	r3, [pc, #76]	; (8009b84 <wall_control+0x2ac>)
 8009b38:	601a      	str	r2, [r3, #0]
				set_led(1);
 8009b3a:	2001      	movs	r0, #1
 8009b3c:	f7fe fd52 	bl	80085e4 <set_led>
 8009b40:	e00a      	b.n	8009b58 <wall_control+0x280>
			} else {
				test_R2 = 6;
 8009b42:	4b08      	ldr	r3, [pc, #32]	; (8009b64 <wall_control+0x28c>)
 8009b44:	4a11      	ldr	r2, [pc, #68]	; (8009b8c <wall_control+0x2b4>)
 8009b46:	601a      	str	r2, [r3, #0]
				wallcontrol_value = 0.0;
 8009b48:	4b0e      	ldr	r3, [pc, #56]	; (8009b84 <wall_control+0x2ac>)
 8009b4a:	f04f 0200 	mov.w	r2, #0
 8009b4e:	601a      	str	r2, [r3, #0]
				set_led(2);
 8009b50:	2002      	movs	r0, #2
 8009b52:	f7fe fd47 	bl	80085e4 <set_led>
		if (((ideal_translation.vel) > 100.0) && (SEN_L.diff < 8)
 8009b56:	e105      	b.n	8009d64 <wall_control+0x48c>
 8009b58:	e104      	b.n	8009d64 <wall_control+0x48c>
 8009b5a:	bf00      	nop
 8009b5c:	2000069d 	.word	0x2000069d
 8009b60:	2000069c 	.word	0x2000069c
 8009b64:	20031c40 	.word	0x20031c40
 8009b68:	20019420 	.word	0x20019420
 8009b6c:	42c80000 	.word	0x42c80000
 8009b70:	20031bf4 	.word	0x20031bf4
 8009b74:	2001942c 	.word	0x2001942c
 8009b78:	20031b98 	.word	0x20031b98
 8009b7c:	40400000 	.word	0x40400000
 8009b80:	20031c1c 	.word	0x20031c1c
 8009b84:	2000067c 	.word	0x2000067c
 8009b88:	40a00000 	.word	0x40a00000
 8009b8c:	40c00000 	.word	0x40c00000
//			}
//		} else {
//			wallcontrol_value = 0.0;
//
//		}
	} else if ((wall_control_flag == 1) && (wall_control_oblique_flag >= 1)) {
 8009b90:	4b78      	ldr	r3, [pc, #480]	; (8009d74 <wall_control+0x49c>)
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	f040 80e0 	bne.w	8009d5a <wall_control+0x482>
 8009b9a:	4b77      	ldr	r3, [pc, #476]	; (8009d78 <wall_control+0x4a0>)
 8009b9c:	781b      	ldrb	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f000 80db 	beq.w	8009d5a <wall_control+0x482>
		test_R2 = 7;
 8009ba4:	4b75      	ldr	r3, [pc, #468]	; (8009d7c <wall_control+0x4a4>)
 8009ba6:	4a76      	ldr	r2, [pc, #472]	; (8009d80 <wall_control+0x4a8>)
 8009ba8:	601a      	str	r2, [r3, #0]
		wallcontrol_value = 0.0; //
 8009baa:	4b76      	ldr	r3, [pc, #472]	; (8009d84 <wall_control+0x4ac>)
 8009bac:	f04f 0200 	mov.w	r2, #0
 8009bb0:	601a      	str	r2, [r3, #0]
		if (wall_control_oblique_flag == 1 || wall_control_oblique_flag == 2) {
 8009bb2:	4b71      	ldr	r3, [pc, #452]	; (8009d78 <wall_control+0x4a0>)
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d003      	beq.n	8009bc2 <wall_control+0x2ea>
 8009bba:	4b6f      	ldr	r3, [pc, #444]	; (8009d78 <wall_control+0x4a0>)
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d149      	bne.n	8009c56 <wall_control+0x37e>
			test_R2 = 8;
 8009bc2:	4b6e      	ldr	r3, [pc, #440]	; (8009d7c <wall_control+0x4a4>)
 8009bc4:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8009bc8:	601a      	str	r2, [r3, #0]
			if (SEN_L.now > SEN_L.oblique_threshold && SEN_L.diff_1ms < 180) {
 8009bca:	4b6f      	ldr	r3, [pc, #444]	; (8009d88 <wall_control+0x4b0>)
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	4b6e      	ldr	r3, [pc, #440]	; (8009d88 <wall_control+0x4b0>)
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	429a      	cmp	r2, r3
 8009bd4:	dd1c      	ble.n	8009c10 <wall_control+0x338>
 8009bd6:	4b6c      	ldr	r3, [pc, #432]	; (8009d88 <wall_control+0x4b0>)
 8009bd8:	691b      	ldr	r3, [r3, #16]
 8009bda:	2bb3      	cmp	r3, #179	; 0xb3
 8009bdc:	dc18      	bgt.n	8009c10 <wall_control+0x338>
				test_R2 = 9;
 8009bde:	4b67      	ldr	r3, [pc, #412]	; (8009d7c <wall_control+0x4a4>)
 8009be0:	4a6a      	ldr	r2, [pc, #424]	; (8009d8c <wall_control+0x4b4>)
 8009be2:	601a      	str	r2, [r3, #0]
				wallcontrol_value += (float) oblique_Side_gain
						* (float) (SEN_L.now - SEN_L.oblique_reference);
 8009be4:	4b68      	ldr	r3, [pc, #416]	; (8009d88 <wall_control+0x4b0>)
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	4b67      	ldr	r3, [pc, #412]	; (8009d88 <wall_control+0x4b0>)
 8009bea:	695b      	ldr	r3, [r3, #20]
 8009bec:	1ad3      	subs	r3, r2, r3
 8009bee:	ee07 3a90 	vmov	s15, r3
 8009bf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009bf6:	4b66      	ldr	r3, [pc, #408]	; (8009d90 <wall_control+0x4b8>)
 8009bf8:	edd3 7a00 	vldr	s15, [r3]
 8009bfc:	ee27 7a27 	vmul.f32	s14, s14, s15
				wallcontrol_value += (float) oblique_Side_gain
 8009c00:	4b60      	ldr	r3, [pc, #384]	; (8009d84 <wall_control+0x4ac>)
 8009c02:	edd3 7a00 	vldr	s15, [r3]
 8009c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c0a:	4b5e      	ldr	r3, [pc, #376]	; (8009d84 <wall_control+0x4ac>)
 8009c0c:	edc3 7a00 	vstr	s15, [r3]
			}
			if (SEN_LF.now > SEN_LF.oblique_threshold && SEN_LF.diff < 20) {
 8009c10:	4b60      	ldr	r3, [pc, #384]	; (8009d94 <wall_control+0x4bc>)
 8009c12:	681a      	ldr	r2, [r3, #0]
 8009c14:	4b5f      	ldr	r3, [pc, #380]	; (8009d94 <wall_control+0x4bc>)
 8009c16:	699b      	ldr	r3, [r3, #24]
 8009c18:	429a      	cmp	r2, r3
 8009c1a:	dd1c      	ble.n	8009c56 <wall_control+0x37e>
 8009c1c:	4b5d      	ldr	r3, [pc, #372]	; (8009d94 <wall_control+0x4bc>)
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	2b13      	cmp	r3, #19
 8009c22:	dc18      	bgt.n	8009c56 <wall_control+0x37e>
				test_R2 = 10;
 8009c24:	4b55      	ldr	r3, [pc, #340]	; (8009d7c <wall_control+0x4a4>)
 8009c26:	4a5c      	ldr	r2, [pc, #368]	; (8009d98 <wall_control+0x4c0>)
 8009c28:	601a      	str	r2, [r3, #0]
				wallcontrol_value += (float) oblique_Front_gain
						* (float) (SEN_LF.now - SEN_LF.oblique_reference);
 8009c2a:	4b5a      	ldr	r3, [pc, #360]	; (8009d94 <wall_control+0x4bc>)
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	4b59      	ldr	r3, [pc, #356]	; (8009d94 <wall_control+0x4bc>)
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	1ad3      	subs	r3, r2, r3
 8009c34:	ee07 3a90 	vmov	s15, r3
 8009c38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009c3c:	4b57      	ldr	r3, [pc, #348]	; (8009d9c <wall_control+0x4c4>)
 8009c3e:	edd3 7a00 	vldr	s15, [r3]
 8009c42:	ee27 7a27 	vmul.f32	s14, s14, s15
				wallcontrol_value += (float) oblique_Front_gain
 8009c46:	4b4f      	ldr	r3, [pc, #316]	; (8009d84 <wall_control+0x4ac>)
 8009c48:	edd3 7a00 	vldr	s15, [r3]
 8009c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c50:	4b4c      	ldr	r3, [pc, #304]	; (8009d84 <wall_control+0x4ac>)
 8009c52:	edc3 7a00 	vstr	s15, [r3]
			}
		}
		if (wall_control_oblique_flag == 1 || wall_control_oblique_flag == 3) {
 8009c56:	4b48      	ldr	r3, [pc, #288]	; (8009d78 <wall_control+0x4a0>)
 8009c58:	781b      	ldrb	r3, [r3, #0]
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d003      	beq.n	8009c66 <wall_control+0x38e>
 8009c5e:	4b46      	ldr	r3, [pc, #280]	; (8009d78 <wall_control+0x4a0>)
 8009c60:	781b      	ldrb	r3, [r3, #0]
 8009c62:	2b03      	cmp	r3, #3
 8009c64:	d15e      	bne.n	8009d24 <wall_control+0x44c>
			test_R2 = 11;
 8009c66:	4b45      	ldr	r3, [pc, #276]	; (8009d7c <wall_control+0x4a4>)
 8009c68:	4a4d      	ldr	r2, [pc, #308]	; (8009da0 <wall_control+0x4c8>)
 8009c6a:	601a      	str	r2, [r3, #0]
			if (SEN_R.now > SEN_R.oblique_threshold && SEN_R.diff_1ms < 180) {
 8009c6c:	4b4d      	ldr	r3, [pc, #308]	; (8009da4 <wall_control+0x4cc>)
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	4b4c      	ldr	r3, [pc, #304]	; (8009da4 <wall_control+0x4cc>)
 8009c72:	699b      	ldr	r3, [r3, #24]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	dd32      	ble.n	8009cde <wall_control+0x406>
 8009c78:	4b4a      	ldr	r3, [pc, #296]	; (8009da4 <wall_control+0x4cc>)
 8009c7a:	691b      	ldr	r3, [r3, #16]
 8009c7c:	2bb3      	cmp	r3, #179	; 0xb3
 8009c7e:	dc2e      	bgt.n	8009cde <wall_control+0x406>
				test_R2 = 12;
 8009c80:	4b3e      	ldr	r3, [pc, #248]	; (8009d7c <wall_control+0x4a4>)
 8009c82:	4a49      	ldr	r2, [pc, #292]	; (8009da8 <wall_control+0x4d0>)
 8009c84:	601a      	str	r2, [r3, #0]
				wallcontrol_value -= (float) oblique_Side_gain
 8009c86:	4b3f      	ldr	r3, [pc, #252]	; (8009d84 <wall_control+0x4ac>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7f6 fc84 	bl	8000598 <__aeabi_f2d>
 8009c90:	4604      	mov	r4, r0
 8009c92:	460d      	mov	r5, r1
						* (float) (SEN_R.now - SEN_R.oblique_reference) * 2.0;
 8009c94:	4b43      	ldr	r3, [pc, #268]	; (8009da4 <wall_control+0x4cc>)
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	4b42      	ldr	r3, [pc, #264]	; (8009da4 <wall_control+0x4cc>)
 8009c9a:	695b      	ldr	r3, [r3, #20]
 8009c9c:	1ad3      	subs	r3, r2, r3
 8009c9e:	ee07 3a90 	vmov	s15, r3
 8009ca2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009ca6:	4b3a      	ldr	r3, [pc, #232]	; (8009d90 <wall_control+0x4b8>)
 8009ca8:	edd3 7a00 	vldr	s15, [r3]
 8009cac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cb0:	ee17 0a90 	vmov	r0, s15
 8009cb4:	f7f6 fc70 	bl	8000598 <__aeabi_f2d>
 8009cb8:	4602      	mov	r2, r0
 8009cba:	460b      	mov	r3, r1
 8009cbc:	f7f6 fb0e 	bl	80002dc <__adddf3>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	460b      	mov	r3, r1
				wallcontrol_value -= (float) oblique_Side_gain
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	4629      	mov	r1, r5
 8009cc8:	f7f6 fb06 	bl	80002d8 <__aeabi_dsub>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	460c      	mov	r4, r1
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	f7f6 ff90 	bl	8000bf8 <__aeabi_d2f>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	4b2a      	ldr	r3, [pc, #168]	; (8009d84 <wall_control+0x4ac>)
 8009cdc:	601a      	str	r2, [r3, #0]

			}
			if (SEN_RF.now > SEN_RF.oblique_threshold && SEN_RF.diff < 30) {
 8009cde:	4b33      	ldr	r3, [pc, #204]	; (8009dac <wall_control+0x4d4>)
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	4b32      	ldr	r3, [pc, #200]	; (8009dac <wall_control+0x4d4>)
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	dd1c      	ble.n	8009d24 <wall_control+0x44c>
 8009cea:	4b30      	ldr	r3, [pc, #192]	; (8009dac <wall_control+0x4d4>)
 8009cec:	68db      	ldr	r3, [r3, #12]
 8009cee:	2b1d      	cmp	r3, #29
 8009cf0:	dc18      	bgt.n	8009d24 <wall_control+0x44c>
				test_R2 = 13;
 8009cf2:	4b22      	ldr	r3, [pc, #136]	; (8009d7c <wall_control+0x4a4>)
 8009cf4:	4a2e      	ldr	r2, [pc, #184]	; (8009db0 <wall_control+0x4d8>)
 8009cf6:	601a      	str	r2, [r3, #0]
				wallcontrol_value -= (float) oblique_Front_gain
 8009cf8:	4b22      	ldr	r3, [pc, #136]	; (8009d84 <wall_control+0x4ac>)
 8009cfa:	ed93 7a00 	vldr	s14, [r3]
						* (float) (SEN_RF.now - SEN_RF.oblique_reference);
 8009cfe:	4b2b      	ldr	r3, [pc, #172]	; (8009dac <wall_control+0x4d4>)
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	4b2a      	ldr	r3, [pc, #168]	; (8009dac <wall_control+0x4d4>)
 8009d04:	695b      	ldr	r3, [r3, #20]
 8009d06:	1ad3      	subs	r3, r2, r3
 8009d08:	ee07 3a90 	vmov	s15, r3
 8009d0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009d10:	4b22      	ldr	r3, [pc, #136]	; (8009d9c <wall_control+0x4c4>)
 8009d12:	edd3 7a00 	vldr	s15, [r3]
 8009d16:	ee66 7aa7 	vmul.f32	s15, s13, s15
				wallcontrol_value -= (float) oblique_Front_gain
 8009d1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d1e:	4b19      	ldr	r3, [pc, #100]	; (8009d84 <wall_control+0x4ac>)
 8009d20:	edc3 7a00 	vstr	s15, [r3]
			}
		}
		if (wallcontrol_value > 300.0) {
 8009d24:	4b17      	ldr	r3, [pc, #92]	; (8009d84 <wall_control+0x4ac>)
 8009d26:	edd3 7a00 	vldr	s15, [r3]
 8009d2a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8009db4 <wall_control+0x4dc>
 8009d2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d36:	dd02      	ble.n	8009d3e <wall_control+0x466>
			wallcontrol_value = 300.0;
 8009d38:	4b12      	ldr	r3, [pc, #72]	; (8009d84 <wall_control+0x4ac>)
 8009d3a:	4a1f      	ldr	r2, [pc, #124]	; (8009db8 <wall_control+0x4e0>)
 8009d3c:	601a      	str	r2, [r3, #0]
		}
		if (wallcontrol_value < -300.0) {
 8009d3e:	4b11      	ldr	r3, [pc, #68]	; (8009d84 <wall_control+0x4ac>)
 8009d40:	edd3 7a00 	vldr	s15, [r3]
 8009d44:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8009dbc <wall_control+0x4e4>
 8009d48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d50:	d509      	bpl.n	8009d66 <wall_control+0x48e>
			wallcontrol_value = -300.0;
 8009d52:	4b0c      	ldr	r3, [pc, #48]	; (8009d84 <wall_control+0x4ac>)
 8009d54:	4a1a      	ldr	r2, [pc, #104]	; (8009dc0 <wall_control+0x4e8>)
 8009d56:	601a      	str	r2, [r3, #0]
		if (wallcontrol_value < -300.0) {
 8009d58:	e005      	b.n	8009d66 <wall_control+0x48e>
		}

	} else {
		wallcontrol_value = 0.0;
 8009d5a:	4b0a      	ldr	r3, [pc, #40]	; (8009d84 <wall_control+0x4ac>)
 8009d5c:	f04f 0200 	mov.w	r2, #0
 8009d60:	601a      	str	r2, [r3, #0]
 8009d62:	e000      	b.n	8009d66 <wall_control+0x48e>
		if (((ideal_translation.vel) > 100.0) && (SEN_L.diff < 8)
 8009d64:	bf00      	nop

	}
	test_float = wallcontrol_value;
 8009d66:	4b07      	ldr	r3, [pc, #28]	; (8009d84 <wall_control+0x4ac>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a16      	ldr	r2, [pc, #88]	; (8009dc4 <wall_control+0x4ec>)
 8009d6c:	6013      	str	r3, [r2, #0]

}
 8009d6e:	bf00      	nop
 8009d70:	bdb0      	pop	{r4, r5, r7, pc}
 8009d72:	bf00      	nop
 8009d74:	2000069d 	.word	0x2000069d
 8009d78:	2000069c 	.word	0x2000069c
 8009d7c:	20031c40 	.word	0x20031c40
 8009d80:	40e00000 	.word	0x40e00000
 8009d84:	2000067c 	.word	0x2000067c
 8009d88:	20031bf4 	.word	0x20031bf4
 8009d8c:	41100000 	.word	0x41100000
 8009d90:	20000064 	.word	0x20000064
 8009d94:	20031bd4 	.word	0x20031bd4
 8009d98:	41200000 	.word	0x41200000
 8009d9c:	20000060 	.word	0x20000060
 8009da0:	41300000 	.word	0x41300000
 8009da4:	2001942c 	.word	0x2001942c
 8009da8:	41400000 	.word	0x41400000
 8009dac:	20019464 	.word	0x20019464
 8009db0:	41500000 	.word	0x41500000
 8009db4:	43960000 	.word	0x43960000
 8009db8:	43960000 	.word	0x43960000
 8009dbc:	c3960000 	.word	0xc3960000
 8009dc0:	c3960000 	.word	0xc3960000
 8009dc4:	20031c5c 	.word	0x20031c5c

08009dc8 <coordinate>:

void coordinate(void) {
 8009dc8:	b480      	push	{r7}
 8009dca:	af00      	add	r7, sp, #0
	if (direction == North) {
 8009dcc:	4b17      	ldr	r3, [pc, #92]	; (8009e2c <coordinate+0x64>)
 8009dce:	781b      	ldrb	r3, [r3, #0]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d106      	bne.n	8009de2 <coordinate+0x1a>
		y.now++;
 8009dd4:	4b16      	ldr	r3, [pc, #88]	; (8009e30 <coordinate+0x68>)
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	3301      	adds	r3, #1
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	4b14      	ldr	r3, [pc, #80]	; (8009e30 <coordinate+0x68>)
 8009dde:	701a      	strb	r2, [r3, #0]
	} else if (direction == South) {
		y.now--;
	} else if (direction == East) {
		x.now++;
	}
}
 8009de0:	e01f      	b.n	8009e22 <coordinate+0x5a>
	} else if (direction == West) {
 8009de2:	4b12      	ldr	r3, [pc, #72]	; (8009e2c <coordinate+0x64>)
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	2b01      	cmp	r3, #1
 8009de8:	d106      	bne.n	8009df8 <coordinate+0x30>
		x.now--;
 8009dea:	4b12      	ldr	r3, [pc, #72]	; (8009e34 <coordinate+0x6c>)
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	3b01      	subs	r3, #1
 8009df0:	b2da      	uxtb	r2, r3
 8009df2:	4b10      	ldr	r3, [pc, #64]	; (8009e34 <coordinate+0x6c>)
 8009df4:	701a      	strb	r2, [r3, #0]
}
 8009df6:	e014      	b.n	8009e22 <coordinate+0x5a>
	} else if (direction == South) {
 8009df8:	4b0c      	ldr	r3, [pc, #48]	; (8009e2c <coordinate+0x64>)
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	2b02      	cmp	r3, #2
 8009dfe:	d106      	bne.n	8009e0e <coordinate+0x46>
		y.now--;
 8009e00:	4b0b      	ldr	r3, [pc, #44]	; (8009e30 <coordinate+0x68>)
 8009e02:	781b      	ldrb	r3, [r3, #0]
 8009e04:	3b01      	subs	r3, #1
 8009e06:	b2da      	uxtb	r2, r3
 8009e08:	4b09      	ldr	r3, [pc, #36]	; (8009e30 <coordinate+0x68>)
 8009e0a:	701a      	strb	r2, [r3, #0]
}
 8009e0c:	e009      	b.n	8009e22 <coordinate+0x5a>
	} else if (direction == East) {
 8009e0e:	4b07      	ldr	r3, [pc, #28]	; (8009e2c <coordinate+0x64>)
 8009e10:	781b      	ldrb	r3, [r3, #0]
 8009e12:	2b03      	cmp	r3, #3
 8009e14:	d105      	bne.n	8009e22 <coordinate+0x5a>
		x.now++;
 8009e16:	4b07      	ldr	r3, [pc, #28]	; (8009e34 <coordinate+0x6c>)
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	b2da      	uxtb	r2, r3
 8009e1e:	4b05      	ldr	r3, [pc, #20]	; (8009e34 <coordinate+0x6c>)
 8009e20:	701a      	strb	r2, [r3, #0]
}
 8009e22:	bf00      	nop
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr
 8009e2c:	20000668 	.word	0x20000668
 8009e30:	200194e8 	.word	0x200194e8
 8009e34:	20000a8c 	.word	0x20000a8c

08009e38 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8009e38:	b580      	push	{r7, lr}
 8009e3a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8009e3c:	4b17      	ldr	r3, [pc, #92]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e3e:	4a18      	ldr	r2, [pc, #96]	; (8009ea0 <MX_SPI2_Init+0x68>)
 8009e40:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8009e42:	4b16      	ldr	r3, [pc, #88]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009e48:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8009e4a:	4b14      	ldr	r3, [pc, #80]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8009e50:	4b12      	ldr	r3, [pc, #72]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8009e56:	4b11      	ldr	r3, [pc, #68]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e58:	2202      	movs	r2, #2
 8009e5a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009e5c:	4b0f      	ldr	r3, [pc, #60]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8009e62:	4b0e      	ldr	r3, [pc, #56]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e68:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009e6a:	4b0c      	ldr	r3, [pc, #48]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e6c:	2218      	movs	r2, #24
 8009e6e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009e70:	4b0a      	ldr	r3, [pc, #40]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e72:	2200      	movs	r2, #0
 8009e74:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8009e76:	4b09      	ldr	r3, [pc, #36]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e78:	2200      	movs	r2, #0
 8009e7a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e7c:	4b07      	ldr	r3, [pc, #28]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e7e:	2200      	movs	r2, #0
 8009e80:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8009e82:	4b06      	ldr	r3, [pc, #24]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e84:	220a      	movs	r2, #10
 8009e86:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009e88:	4804      	ldr	r0, [pc, #16]	; (8009e9c <MX_SPI2_Init+0x64>)
 8009e8a:	f7f9 fa39 	bl	8003300 <HAL_SPI_Init>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d001      	beq.n	8009e98 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8009e94:	f7fd f8f8 	bl	8007088 <Error_Handler>
  }

}
 8009e98:	bf00      	nop
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	2000081c 	.word	0x2000081c
 8009ea0:	40003800 	.word	0x40003800

08009ea4 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8009ea8:	4b18      	ldr	r3, [pc, #96]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009eaa:	4a19      	ldr	r2, [pc, #100]	; (8009f10 <MX_SPI3_Init+0x6c>)
 8009eac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009eae:	4b17      	ldr	r3, [pc, #92]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009eb0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009eb4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009eb6:	4b15      	ldr	r3, [pc, #84]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8009ebc:	4b13      	ldr	r3, [pc, #76]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ebe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009ec2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009ec4:	4b11      	ldr	r3, [pc, #68]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8009eca:	4b10      	ldr	r3, [pc, #64]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ecc:	2201      	movs	r2, #1
 8009ece:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8009ed0:	4b0e      	ldr	r3, [pc, #56]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ed2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ed6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8009ed8:	4b0c      	ldr	r3, [pc, #48]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009eda:	2218      	movs	r2, #24
 8009edc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009ede:	4b0b      	ldr	r3, [pc, #44]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8009ee4:	4b09      	ldr	r3, [pc, #36]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009eea:	4b08      	ldr	r3, [pc, #32]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009eec:	2200      	movs	r2, #0
 8009eee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8009ef0:	4b06      	ldr	r3, [pc, #24]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ef2:	220a      	movs	r2, #10
 8009ef4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8009ef6:	4805      	ldr	r0, [pc, #20]	; (8009f0c <MX_SPI3_Init+0x68>)
 8009ef8:	f7f9 fa02 	bl	8003300 <HAL_SPI_Init>
 8009efc:	4603      	mov	r3, r0
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d001      	beq.n	8009f06 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8009f02:	f7fd f8c1 	bl	8007088 <Error_Handler>
  }

}
 8009f06:	bf00      	nop
 8009f08:	bd80      	pop	{r7, pc}
 8009f0a:	bf00      	nop
 8009f0c:	20000874 	.word	0x20000874
 8009f10:	40003c00 	.word	0x40003c00

08009f14 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b08c      	sub	sp, #48	; 0x30
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f1c:	f107 031c 	add.w	r3, r7, #28
 8009f20:	2200      	movs	r2, #0
 8009f22:	601a      	str	r2, [r3, #0]
 8009f24:	605a      	str	r2, [r3, #4]
 8009f26:	609a      	str	r2, [r3, #8]
 8009f28:	60da      	str	r2, [r3, #12]
 8009f2a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a3b      	ldr	r2, [pc, #236]	; (800a020 <HAL_SPI_MspInit+0x10c>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d12d      	bne.n	8009f92 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009f36:	2300      	movs	r3, #0
 8009f38:	61bb      	str	r3, [r7, #24]
 8009f3a:	4b3a      	ldr	r3, [pc, #232]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3e:	4a39      	ldr	r2, [pc, #228]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009f40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009f44:	6413      	str	r3, [r2, #64]	; 0x40
 8009f46:	4b37      	ldr	r3, [pc, #220]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f4e:	61bb      	str	r3, [r7, #24]
 8009f50:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009f52:	2300      	movs	r3, #0
 8009f54:	617b      	str	r3, [r7, #20]
 8009f56:	4b33      	ldr	r3, [pc, #204]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f5a:	4a32      	ldr	r2, [pc, #200]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009f5c:	f043 0302 	orr.w	r3, r3, #2
 8009f60:	6313      	str	r3, [r2, #48]	; 0x30
 8009f62:	4b30      	ldr	r3, [pc, #192]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f66:	f003 0302 	and.w	r3, r3, #2
 8009f6a:	617b      	str	r3, [r7, #20]
 8009f6c:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = SCLK_GY_Pin|MISO_GY_Pin|MOSI_GY_Pin;
 8009f6e:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8009f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f74:	2302      	movs	r3, #2
 8009f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f7c:	2303      	movs	r3, #3
 8009f7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8009f80:	2305      	movs	r3, #5
 8009f82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009f84:	f107 031c 	add.w	r3, r7, #28
 8009f88:	4619      	mov	r1, r3
 8009f8a:	4827      	ldr	r0, [pc, #156]	; (800a028 <HAL_SPI_MspInit+0x114>)
 8009f8c:	f7f8 fbe0 	bl	8002750 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8009f90:	e041      	b.n	800a016 <HAL_SPI_MspInit+0x102>
  else if(spiHandle->Instance==SPI3)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	4a25      	ldr	r2, [pc, #148]	; (800a02c <HAL_SPI_MspInit+0x118>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d13c      	bne.n	800a016 <HAL_SPI_MspInit+0x102>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	613b      	str	r3, [r7, #16]
 8009fa0:	4b20      	ldr	r3, [pc, #128]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fa4:	4a1f      	ldr	r2, [pc, #124]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009fa6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009faa:	6413      	str	r3, [r2, #64]	; 0x40
 8009fac:	4b1d      	ldr	r3, [pc, #116]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fb4:	613b      	str	r3, [r7, #16]
 8009fb6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009fb8:	2300      	movs	r3, #0
 8009fba:	60fb      	str	r3, [r7, #12]
 8009fbc:	4b19      	ldr	r3, [pc, #100]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009fbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fc0:	4a18      	ldr	r2, [pc, #96]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009fc2:	f043 0302 	orr.w	r3, r3, #2
 8009fc6:	6313      	str	r3, [r2, #48]	; 0x30
 8009fc8:	4b16      	ldr	r3, [pc, #88]	; (800a024 <HAL_SPI_MspInit+0x110>)
 8009fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	60fb      	str	r3, [r7, #12]
 8009fd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SCLK_EN_Pin;
 8009fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009fd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fda:	2302      	movs	r3, #2
 8009fdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009fe2:	2303      	movs	r3, #3
 8009fe4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8009fe6:	2307      	movs	r3, #7
 8009fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SCLK_EN_GPIO_Port, &GPIO_InitStruct);
 8009fea:	f107 031c 	add.w	r3, r7, #28
 8009fee:	4619      	mov	r1, r3
 8009ff0:	480d      	ldr	r0, [pc, #52]	; (800a028 <HAL_SPI_MspInit+0x114>)
 8009ff2:	f7f8 fbad 	bl	8002750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_EN_Pin|MOSI_EN_Pin;
 8009ff6:	2330      	movs	r3, #48	; 0x30
 8009ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ffa:	2302      	movs	r3, #2
 8009ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ffe:	2300      	movs	r3, #0
 800a000:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a002:	2303      	movs	r3, #3
 800a004:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a006:	2306      	movs	r3, #6
 800a008:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a00a:	f107 031c 	add.w	r3, r7, #28
 800a00e:	4619      	mov	r1, r3
 800a010:	4805      	ldr	r0, [pc, #20]	; (800a028 <HAL_SPI_MspInit+0x114>)
 800a012:	f7f8 fb9d 	bl	8002750 <HAL_GPIO_Init>
}
 800a016:	bf00      	nop
 800a018:	3730      	adds	r7, #48	; 0x30
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}
 800a01e:	bf00      	nop
 800a020:	40003800 	.word	0x40003800
 800a024:	40023800 	.word	0x40023800
 800a028:	40020400 	.word	0x40020400
 800a02c:	40003c00 	.word	0x40003c00

0800a030 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a030:	b480      	push	{r7}
 800a032:	b083      	sub	sp, #12
 800a034:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a036:	2300      	movs	r3, #0
 800a038:	607b      	str	r3, [r7, #4]
 800a03a:	4b10      	ldr	r3, [pc, #64]	; (800a07c <HAL_MspInit+0x4c>)
 800a03c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a03e:	4a0f      	ldr	r2, [pc, #60]	; (800a07c <HAL_MspInit+0x4c>)
 800a040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a044:	6453      	str	r3, [r2, #68]	; 0x44
 800a046:	4b0d      	ldr	r3, [pc, #52]	; (800a07c <HAL_MspInit+0x4c>)
 800a048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a04a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a04e:	607b      	str	r3, [r7, #4]
 800a050:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a052:	2300      	movs	r3, #0
 800a054:	603b      	str	r3, [r7, #0]
 800a056:	4b09      	ldr	r3, [pc, #36]	; (800a07c <HAL_MspInit+0x4c>)
 800a058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a05a:	4a08      	ldr	r2, [pc, #32]	; (800a07c <HAL_MspInit+0x4c>)
 800a05c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a060:	6413      	str	r3, [r2, #64]	; 0x40
 800a062:	4b06      	ldr	r3, [pc, #24]	; (800a07c <HAL_MspInit+0x4c>)
 800a064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a06a:	603b      	str	r3, [r7, #0]
 800a06c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a06e:	bf00      	nop
 800a070:	370c      	adds	r7, #12
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	40023800 	.word	0x40023800

0800a080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a080:	b480      	push	{r7}
 800a082:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a084:	bf00      	nop
 800a086:	46bd      	mov	sp, r7
 800a088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08c:	4770      	bx	lr

0800a08e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a08e:	b480      	push	{r7}
 800a090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a092:	e7fe      	b.n	800a092 <HardFault_Handler+0x4>

0800a094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a094:	b480      	push	{r7}
 800a096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a098:	e7fe      	b.n	800a098 <MemManage_Handler+0x4>

0800a09a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a09a:	b480      	push	{r7}
 800a09c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a09e:	e7fe      	b.n	800a09e <BusFault_Handler+0x4>

0800a0a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a0a4:	e7fe      	b.n	800a0a4 <UsageFault_Handler+0x4>

0800a0a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a0a6:	b480      	push	{r7}
 800a0a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a0aa:	bf00      	nop
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr

0800a0b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a0b4:	b480      	push	{r7}
 800a0b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a0b8:	bf00      	nop
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr

0800a0c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a0c2:	b480      	push	{r7}
 800a0c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a0c6:	bf00      	nop
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a0d4:	f7f6 ffb2 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a0d8:	bf00      	nop
 800a0da:	bd80      	pop	{r7, pc}

0800a0dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800a0e0:	4803      	ldr	r0, [pc, #12]	; (800a0f0 <TIM6_DAC_IRQHandler+0x14>)
 800a0e2:	f7f9 fccf 	bl	8003a84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  interrupt_1ms();
 800a0e6:	f7fc f971 	bl	80063cc <interrupt_1ms>

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800a0ea:	bf00      	nop
 800a0ec:	bd80      	pop	{r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	2000090c 	.word	0x2000090c

0800a0f4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a0f8:	4802      	ldr	r0, [pc, #8]	; (800a104 <DMA2_Stream0_IRQHandler+0x10>)
 800a0fa:	f7f7 fddd 	bl	8001cb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800a0fe:	bf00      	nop
 800a100:	bd80      	pop	{r7, pc}
 800a102:	bf00      	nop
 800a104:	200007bc 	.word	0x200007bc

0800a108 <_read>:
	_kill(status, -1);
	while (1) {
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 800a108:	b580      	push	{r7, lr}
 800a10a:	b086      	sub	sp, #24
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	60f8      	str	r0, [r7, #12]
 800a110:	60b9      	str	r1, [r7, #8]
 800a112:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800a114:	2300      	movs	r3, #0
 800a116:	617b      	str	r3, [r7, #20]
 800a118:	e00a      	b.n	800a130 <_read+0x28>
		*ptr++ = __io_getchar();
 800a11a:	f3af 8000 	nop.w
 800a11e:	4601      	mov	r1, r0
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	1c5a      	adds	r2, r3, #1
 800a124:	60ba      	str	r2, [r7, #8]
 800a126:	b2ca      	uxtb	r2, r1
 800a128:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	3301      	adds	r3, #1
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	697a      	ldr	r2, [r7, #20]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	429a      	cmp	r2, r3
 800a136:	dbf0      	blt.n	800a11a <_read+0x12>
	}

	return len;
 800a138:	687b      	ldr	r3, [r7, #4]
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3718      	adds	r7, #24
 800a13e:	46bd      	mov	sp, r7
 800a140:	bd80      	pop	{r7, pc}

0800a142 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 800a142:	b580      	push	{r7, lr}
 800a144:	b084      	sub	sp, #16
 800a146:	af00      	add	r7, sp, #0
 800a148:	60f8      	str	r0, [r7, #12]
 800a14a:	60b9      	str	r1, [r7, #8]
 800a14c:	607a      	str	r2, [r7, #4]
//		__io_putchar(*ptr++);
//	}
//	return len;

	(void) file; /* Not used, avoid warning */
	SEGGER_RTT_Write(0, ptr, len);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	461a      	mov	r2, r3
 800a152:	68b9      	ldr	r1, [r7, #8]
 800a154:	2000      	movs	r0, #0
 800a156:	f7fa fac1 	bl	80046dc <SEGGER_RTT_Write>
	return len;
 800a15a:	687b      	ldr	r3, [r7, #4]
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	3710      	adds	r7, #16
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <_close>:

int _close(int file) {
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
	return -1;
 800a16c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a170:	4618      	mov	r0, r3
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr

0800a17c <_fstat>:

int _fstat(int file, struct stat *st) {
 800a17c:	b480      	push	{r7}
 800a17e:	b083      	sub	sp, #12
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a18c:	605a      	str	r2, [r3, #4]
	return 0;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <_isatty>:

int _isatty(int file) {
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
	return 1;
 800a1a4:	2301      	movs	r3, #1
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	370c      	adds	r7, #12
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b0:	4770      	bx	lr

0800a1b2 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 800a1b2:	b480      	push	{r7}
 800a1b4:	b085      	sub	sp, #20
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	60f8      	str	r0, [r7, #12]
 800a1ba:	60b9      	str	r1, [r7, #8]
 800a1bc:	607a      	str	r2, [r7, #4]
	return 0;
 800a1be:	2300      	movs	r3, #0
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3714      	adds	r7, #20
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ca:	4770      	bx	lr

0800a1cc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800a1cc:	b580      	push	{r7, lr}
 800a1ce:	b084      	sub	sp, #16
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800a1d4:	4b11      	ldr	r3, [pc, #68]	; (800a21c <_sbrk+0x50>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d102      	bne.n	800a1e2 <_sbrk+0x16>
		heap_end = &end;
 800a1dc:	4b0f      	ldr	r3, [pc, #60]	; (800a21c <_sbrk+0x50>)
 800a1de:	4a10      	ldr	r2, [pc, #64]	; (800a220 <_sbrk+0x54>)
 800a1e0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800a1e2:	4b0e      	ldr	r3, [pc, #56]	; (800a21c <_sbrk+0x50>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800a1e8:	4b0c      	ldr	r3, [pc, #48]	; (800a21c <_sbrk+0x50>)
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4413      	add	r3, r2
 800a1f0:	466a      	mov	r2, sp
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d907      	bls.n	800a206 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800a1f6:	f000 fd85 	bl	800ad04 <__errno>
 800a1fa:	4602      	mov	r2, r0
 800a1fc:	230c      	movs	r3, #12
 800a1fe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800a200:	f04f 33ff 	mov.w	r3, #4294967295
 800a204:	e006      	b.n	800a214 <_sbrk+0x48>
	}

	heap_end += incr;
 800a206:	4b05      	ldr	r3, [pc, #20]	; (800a21c <_sbrk+0x50>)
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4413      	add	r3, r2
 800a20e:	4a03      	ldr	r2, [pc, #12]	; (800a21c <_sbrk+0x50>)
 800a210:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800a212:	68fb      	ldr	r3, [r7, #12]
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}
 800a21c:	20000664 	.word	0x20000664
 800a220:	20031c68 	.word	0x20031c68

0800a224 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a224:	b480      	push	{r7}
 800a226:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a228:	4b16      	ldr	r3, [pc, #88]	; (800a284 <SystemInit+0x60>)
 800a22a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a22e:	4a15      	ldr	r2, [pc, #84]	; (800a284 <SystemInit+0x60>)
 800a230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a238:	4b13      	ldr	r3, [pc, #76]	; (800a288 <SystemInit+0x64>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a12      	ldr	r2, [pc, #72]	; (800a288 <SystemInit+0x64>)
 800a23e:	f043 0301 	orr.w	r3, r3, #1
 800a242:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a244:	4b10      	ldr	r3, [pc, #64]	; (800a288 <SystemInit+0x64>)
 800a246:	2200      	movs	r2, #0
 800a248:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a24a:	4b0f      	ldr	r3, [pc, #60]	; (800a288 <SystemInit+0x64>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a0e      	ldr	r2, [pc, #56]	; (800a288 <SystemInit+0x64>)
 800a250:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a258:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a25a:	4b0b      	ldr	r3, [pc, #44]	; (800a288 <SystemInit+0x64>)
 800a25c:	4a0b      	ldr	r2, [pc, #44]	; (800a28c <SystemInit+0x68>)
 800a25e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a260:	4b09      	ldr	r3, [pc, #36]	; (800a288 <SystemInit+0x64>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a08      	ldr	r2, [pc, #32]	; (800a288 <SystemInit+0x64>)
 800a266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a26a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a26c:	4b06      	ldr	r3, [pc, #24]	; (800a288 <SystemInit+0x64>)
 800a26e:	2200      	movs	r2, #0
 800a270:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a272:	4b04      	ldr	r3, [pc, #16]	; (800a284 <SystemInit+0x60>)
 800a274:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a278:	609a      	str	r2, [r3, #8]
#endif
}
 800a27a:	bf00      	nop
 800a27c:	46bd      	mov	sp, r7
 800a27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a282:	4770      	bx	lr
 800a284:	e000ed00 	.word	0xe000ed00
 800a288:	40023800 	.word	0x40023800
 800a28c:	24003010 	.word	0x24003010

0800a290 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b08a      	sub	sp, #40	; 0x28
 800a294:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a296:	f107 0320 	add.w	r3, r7, #32
 800a29a:	2200      	movs	r2, #0
 800a29c:	601a      	str	r2, [r3, #0]
 800a29e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a2a0:	1d3b      	adds	r3, r7, #4
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	601a      	str	r2, [r3, #0]
 800a2a6:	605a      	str	r2, [r3, #4]
 800a2a8:	609a      	str	r2, [r3, #8]
 800a2aa:	60da      	str	r2, [r3, #12]
 800a2ac:	611a      	str	r2, [r3, #16]
 800a2ae:	615a      	str	r2, [r3, #20]
 800a2b0:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800a2b2:	4b28      	ldr	r3, [pc, #160]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a2b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1-1;
 800a2ba:	4b26      	ldr	r3, [pc, #152]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2bc:	2200      	movs	r2, #0
 800a2be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a2c0:	4b24      	ldr	r3, [pc, #144]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2c2:	2200      	movs	r2, #0
 800a2c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 800-1;
 800a2c6:	4b23      	ldr	r3, [pc, #140]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2c8:	f240 321f 	movw	r2, #799	; 0x31f
 800a2cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a2ce:	4b21      	ldr	r3, [pc, #132]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a2d4:	4b1f      	ldr	r3, [pc, #124]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2d6:	2280      	movs	r2, #128	; 0x80
 800a2d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800a2da:	481e      	ldr	r0, [pc, #120]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2dc:	f7f9 fb11 	bl	8003902 <HAL_TIM_PWM_Init>
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d001      	beq.n	800a2ea <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800a2e6:	f7fc fecf 	bl	8007088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a2f2:	f107 0320 	add.w	r3, r7, #32
 800a2f6:	4619      	mov	r1, r3
 800a2f8:	4816      	ldr	r0, [pc, #88]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a2fa:	f7fa f838 	bl	800436e <HAL_TIMEx_MasterConfigSynchronization>
 800a2fe:	4603      	mov	r3, r0
 800a300:	2b00      	cmp	r3, #0
 800a302:	d001      	beq.n	800a308 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800a304:	f7fc fec0 	bl	8007088 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a308:	2360      	movs	r3, #96	; 0x60
 800a30a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10-1;
 800a30c:	2309      	movs	r3, #9
 800a30e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a310:	2300      	movs	r3, #0
 800a312:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a314:	2300      	movs	r3, #0
 800a316:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a318:	1d3b      	adds	r3, r7, #4
 800a31a:	2200      	movs	r2, #0
 800a31c:	4619      	mov	r1, r3
 800a31e:	480d      	ldr	r0, [pc, #52]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a320:	f7f9 fcb8 	bl	8003c94 <HAL_TIM_PWM_ConfigChannel>
 800a324:	4603      	mov	r3, r0
 800a326:	2b00      	cmp	r3, #0
 800a328:	d001      	beq.n	800a32e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800a32a:	f7fc fead 	bl	8007088 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a32e:	1d3b      	adds	r3, r7, #4
 800a330:	2204      	movs	r2, #4
 800a332:	4619      	mov	r1, r3
 800a334:	4807      	ldr	r0, [pc, #28]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a336:	f7f9 fcad 	bl	8003c94 <HAL_TIM_PWM_ConfigChannel>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d001      	beq.n	800a344 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800a340:	f7fc fea2 	bl	8007088 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800a344:	4803      	ldr	r0, [pc, #12]	; (800a354 <MX_TIM2_Init+0xc4>)
 800a346:	f000 f8f5 	bl	800a534 <HAL_TIM_MspPostInit>

}
 800a34a:	bf00      	nop
 800a34c:	3728      	adds	r7, #40	; 0x28
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	2000094c 	.word	0x2000094c

0800a358 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b08a      	sub	sp, #40	; 0x28
 800a35c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a35e:	f107 0320 	add.w	r3, r7, #32
 800a362:	2200      	movs	r2, #0
 800a364:	601a      	str	r2, [r3, #0]
 800a366:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a368:	1d3b      	adds	r3, r7, #4
 800a36a:	2200      	movs	r2, #0
 800a36c:	601a      	str	r2, [r3, #0]
 800a36e:	605a      	str	r2, [r3, #4]
 800a370:	609a      	str	r2, [r3, #8]
 800a372:	60da      	str	r2, [r3, #12]
 800a374:	611a      	str	r2, [r3, #16]
 800a376:	615a      	str	r2, [r3, #20]
 800a378:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800a37a:	4b22      	ldr	r3, [pc, #136]	; (800a404 <MX_TIM3_Init+0xac>)
 800a37c:	4a22      	ldr	r2, [pc, #136]	; (800a408 <MX_TIM3_Init+0xb0>)
 800a37e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800a380:	4b20      	ldr	r3, [pc, #128]	; (800a404 <MX_TIM3_Init+0xac>)
 800a382:	2263      	movs	r2, #99	; 0x63
 800a384:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a386:	4b1f      	ldr	r3, [pc, #124]	; (800a404 <MX_TIM3_Init+0xac>)
 800a388:	2200      	movs	r2, #0
 800a38a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3822-1;
 800a38c:	4b1d      	ldr	r3, [pc, #116]	; (800a404 <MX_TIM3_Init+0xac>)
 800a38e:	f640 62ed 	movw	r2, #3821	; 0xeed
 800a392:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a394:	4b1b      	ldr	r3, [pc, #108]	; (800a404 <MX_TIM3_Init+0xac>)
 800a396:	2200      	movs	r2, #0
 800a398:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a39a:	4b1a      	ldr	r3, [pc, #104]	; (800a404 <MX_TIM3_Init+0xac>)
 800a39c:	2280      	movs	r2, #128	; 0x80
 800a39e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800a3a0:	4818      	ldr	r0, [pc, #96]	; (800a404 <MX_TIM3_Init+0xac>)
 800a3a2:	f7f9 faae 	bl	8003902 <HAL_TIM_PWM_Init>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d001      	beq.n	800a3b0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800a3ac:	f7fc fe6c 	bl	8007088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800a3b8:	f107 0320 	add.w	r3, r7, #32
 800a3bc:	4619      	mov	r1, r3
 800a3be:	4811      	ldr	r0, [pc, #68]	; (800a404 <MX_TIM3_Init+0xac>)
 800a3c0:	f7f9 ffd5 	bl	800436e <HAL_TIMEx_MasterConfigSynchronization>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d001      	beq.n	800a3ce <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800a3ca:	f7fc fe5d 	bl	8007088 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a3ce:	2360      	movs	r3, #96	; 0x60
 800a3d0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1600;
 800a3d2:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800a3d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a3d8:	2300      	movs	r3, #0
 800a3da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a3e0:	1d3b      	adds	r3, r7, #4
 800a3e2:	2204      	movs	r2, #4
 800a3e4:	4619      	mov	r1, r3
 800a3e6:	4807      	ldr	r0, [pc, #28]	; (800a404 <MX_TIM3_Init+0xac>)
 800a3e8:	f7f9 fc54 	bl	8003c94 <HAL_TIM_PWM_ConfigChannel>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d001      	beq.n	800a3f6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800a3f2:	f7fc fe49 	bl	8007088 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 800a3f6:	4803      	ldr	r0, [pc, #12]	; (800a404 <MX_TIM3_Init+0xac>)
 800a3f8:	f000 f89c 	bl	800a534 <HAL_TIM_MspPostInit>

}
 800a3fc:	bf00      	nop
 800a3fe:	3728      	adds	r7, #40	; 0x28
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	200008cc 	.word	0x200008cc
 800a408:	40000400 	.word	0x40000400

0800a40c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b082      	sub	sp, #8
 800a410:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a412:	463b      	mov	r3, r7
 800a414:	2200      	movs	r2, #0
 800a416:	601a      	str	r2, [r3, #0]
 800a418:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 800a41a:	4b15      	ldr	r3, [pc, #84]	; (800a470 <MX_TIM6_Init+0x64>)
 800a41c:	4a15      	ldr	r2, [pc, #84]	; (800a474 <MX_TIM6_Init+0x68>)
 800a41e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 100-1;
 800a420:	4b13      	ldr	r3, [pc, #76]	; (800a470 <MX_TIM6_Init+0x64>)
 800a422:	2263      	movs	r2, #99	; 0x63
 800a424:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a426:	4b12      	ldr	r3, [pc, #72]	; (800a470 <MX_TIM6_Init+0x64>)
 800a428:	2200      	movs	r2, #0
 800a42a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800a42c:	4b10      	ldr	r3, [pc, #64]	; (800a470 <MX_TIM6_Init+0x64>)
 800a42e:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a432:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800a434:	4b0e      	ldr	r3, [pc, #56]	; (800a470 <MX_TIM6_Init+0x64>)
 800a436:	2280      	movs	r2, #128	; 0x80
 800a438:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800a43a:	480d      	ldr	r0, [pc, #52]	; (800a470 <MX_TIM6_Init+0x64>)
 800a43c:	f7f9 fa12 	bl	8003864 <HAL_TIM_Base_Init>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d001      	beq.n	800a44a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800a446:	f7fc fe1f 	bl	8007088 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a44a:	2300      	movs	r3, #0
 800a44c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a44e:	2300      	movs	r3, #0
 800a450:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800a452:	463b      	mov	r3, r7
 800a454:	4619      	mov	r1, r3
 800a456:	4806      	ldr	r0, [pc, #24]	; (800a470 <MX_TIM6_Init+0x64>)
 800a458:	f7f9 ff89 	bl	800436e <HAL_TIMEx_MasterConfigSynchronization>
 800a45c:	4603      	mov	r3, r0
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d001      	beq.n	800a466 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800a462:	f7fc fe11 	bl	8007088 <Error_Handler>
  }

}
 800a466:	bf00      	nop
 800a468:	3708      	adds	r7, #8
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	2000090c 	.word	0x2000090c
 800a474:	40001000 	.word	0x40001000

0800a478 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a488:	d10e      	bne.n	800a4a8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a48a:	2300      	movs	r3, #0
 800a48c:	60fb      	str	r3, [r7, #12]
 800a48e:	4b13      	ldr	r3, [pc, #76]	; (800a4dc <HAL_TIM_PWM_MspInit+0x64>)
 800a490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a492:	4a12      	ldr	r2, [pc, #72]	; (800a4dc <HAL_TIM_PWM_MspInit+0x64>)
 800a494:	f043 0301 	orr.w	r3, r3, #1
 800a498:	6413      	str	r3, [r2, #64]	; 0x40
 800a49a:	4b10      	ldr	r3, [pc, #64]	; (800a4dc <HAL_TIM_PWM_MspInit+0x64>)
 800a49c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a49e:	f003 0301 	and.w	r3, r3, #1
 800a4a2:	60fb      	str	r3, [r7, #12]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800a4a6:	e012      	b.n	800a4ce <HAL_TIM_PWM_MspInit+0x56>
  else if(tim_pwmHandle->Instance==TIM3)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	4a0c      	ldr	r2, [pc, #48]	; (800a4e0 <HAL_TIM_PWM_MspInit+0x68>)
 800a4ae:	4293      	cmp	r3, r2
 800a4b0:	d10d      	bne.n	800a4ce <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	60bb      	str	r3, [r7, #8]
 800a4b6:	4b09      	ldr	r3, [pc, #36]	; (800a4dc <HAL_TIM_PWM_MspInit+0x64>)
 800a4b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ba:	4a08      	ldr	r2, [pc, #32]	; (800a4dc <HAL_TIM_PWM_MspInit+0x64>)
 800a4bc:	f043 0302 	orr.w	r3, r3, #2
 800a4c0:	6413      	str	r3, [r2, #64]	; 0x40
 800a4c2:	4b06      	ldr	r3, [pc, #24]	; (800a4dc <HAL_TIM_PWM_MspInit+0x64>)
 800a4c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c6:	f003 0302 	and.w	r3, r3, #2
 800a4ca:	60bb      	str	r3, [r7, #8]
 800a4cc:	68bb      	ldr	r3, [r7, #8]
}
 800a4ce:	bf00      	nop
 800a4d0:	3714      	adds	r7, #20
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	40023800 	.word	0x40023800
 800a4e0:	40000400 	.word	0x40000400

0800a4e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a0e      	ldr	r2, [pc, #56]	; (800a52c <HAL_TIM_Base_MspInit+0x48>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d115      	bne.n	800a522 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	60fb      	str	r3, [r7, #12]
 800a4fa:	4b0d      	ldr	r3, [pc, #52]	; (800a530 <HAL_TIM_Base_MspInit+0x4c>)
 800a4fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4fe:	4a0c      	ldr	r2, [pc, #48]	; (800a530 <HAL_TIM_Base_MspInit+0x4c>)
 800a500:	f043 0310 	orr.w	r3, r3, #16
 800a504:	6413      	str	r3, [r2, #64]	; 0x40
 800a506:	4b0a      	ldr	r3, [pc, #40]	; (800a530 <HAL_TIM_Base_MspInit+0x4c>)
 800a508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a50a:	f003 0310 	and.w	r3, r3, #16
 800a50e:	60fb      	str	r3, [r7, #12]
 800a510:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800a512:	2200      	movs	r2, #0
 800a514:	2100      	movs	r1, #0
 800a516:	2036      	movs	r0, #54	; 0x36
 800a518:	f7f7 fa89 	bl	8001a2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800a51c:	2036      	movs	r0, #54	; 0x36
 800a51e:	f7f7 faa2 	bl	8001a66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800a522:	bf00      	nop
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	40001000 	.word	0x40001000
 800a530:	40023800 	.word	0x40023800

0800a534 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b08a      	sub	sp, #40	; 0x28
 800a538:	af00      	add	r7, sp, #0
 800a53a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a53c:	f107 0314 	add.w	r3, r7, #20
 800a540:	2200      	movs	r2, #0
 800a542:	601a      	str	r2, [r3, #0]
 800a544:	605a      	str	r2, [r3, #4]
 800a546:	609a      	str	r2, [r3, #8]
 800a548:	60da      	str	r2, [r3, #12]
 800a54a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a554:	d13d      	bne.n	800a5d2 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a556:	2300      	movs	r3, #0
 800a558:	613b      	str	r3, [r7, #16]
 800a55a:	4b31      	ldr	r3, [pc, #196]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a55c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a55e:	4a30      	ldr	r2, [pc, #192]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a560:	f043 0301 	orr.w	r3, r3, #1
 800a564:	6313      	str	r3, [r2, #48]	; 0x30
 800a566:	4b2e      	ldr	r3, [pc, #184]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a56a:	f003 0301 	and.w	r3, r3, #1
 800a56e:	613b      	str	r3, [r7, #16]
 800a570:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a572:	2300      	movs	r3, #0
 800a574:	60fb      	str	r3, [r7, #12]
 800a576:	4b2a      	ldr	r3, [pc, #168]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a57a:	4a29      	ldr	r2, [pc, #164]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a57c:	f043 0302 	orr.w	r3, r3, #2
 800a580:	6313      	str	r3, [r2, #48]	; 0x30
 800a582:	4b27      	ldr	r3, [pc, #156]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a586:	f003 0302 	and.w	r3, r3, #2
 800a58a:	60fb      	str	r3, [r7, #12]
 800a58c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = MOTER_R_PWM_Pin;
 800a58e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a594:	2302      	movs	r3, #2
 800a596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a598:	2300      	movs	r3, #0
 800a59a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a59c:	2300      	movs	r3, #0
 800a59e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_R_PWM_GPIO_Port, &GPIO_InitStruct);
 800a5a4:	f107 0314 	add.w	r3, r7, #20
 800a5a8:	4619      	mov	r1, r3
 800a5aa:	481e      	ldr	r0, [pc, #120]	; (800a624 <HAL_TIM_MspPostInit+0xf0>)
 800a5ac:	f7f8 f8d0 	bl	8002750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTER_L_PWM_Pin;
 800a5b0:	2308      	movs	r3, #8
 800a5b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5b4:	2302      	movs	r3, #2
 800a5b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTER_L_PWM_GPIO_Port, &GPIO_InitStruct);
 800a5c4:	f107 0314 	add.w	r3, r7, #20
 800a5c8:	4619      	mov	r1, r3
 800a5ca:	4817      	ldr	r0, [pc, #92]	; (800a628 <HAL_TIM_MspPostInit+0xf4>)
 800a5cc:	f7f8 f8c0 	bl	8002750 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800a5d0:	e022      	b.n	800a618 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a15      	ldr	r2, [pc, #84]	; (800a62c <HAL_TIM_MspPostInit+0xf8>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d11d      	bne.n	800a618 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5dc:	2300      	movs	r3, #0
 800a5de:	60bb      	str	r3, [r7, #8]
 800a5e0:	4b0f      	ldr	r3, [pc, #60]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a5e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e4:	4a0e      	ldr	r2, [pc, #56]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a5e6:	f043 0301 	orr.w	r3, r3, #1
 800a5ea:	6313      	str	r3, [r2, #48]	; 0x30
 800a5ec:	4b0c      	ldr	r3, [pc, #48]	; (800a620 <HAL_TIM_MspPostInit+0xec>)
 800a5ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	60bb      	str	r3, [r7, #8]
 800a5f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Speaker_Pin;
 800a5f8:	2380      	movs	r3, #128	; 0x80
 800a5fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5fc:	2302      	movs	r3, #2
 800a5fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a600:	2300      	movs	r3, #0
 800a602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a604:	2300      	movs	r3, #0
 800a606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800a608:	2302      	movs	r3, #2
 800a60a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Speaker_GPIO_Port, &GPIO_InitStruct);
 800a60c:	f107 0314 	add.w	r3, r7, #20
 800a610:	4619      	mov	r1, r3
 800a612:	4804      	ldr	r0, [pc, #16]	; (800a624 <HAL_TIM_MspPostInit+0xf0>)
 800a614:	f7f8 f89c 	bl	8002750 <HAL_GPIO_Init>
}
 800a618:	bf00      	nop
 800a61a:	3728      	adds	r7, #40	; 0x28
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}
 800a620:	40023800 	.word	0x40023800
 800a624:	40020000 	.word	0x40020000
 800a628:	40020400 	.word	0x40020400
 800a62c:	40000400 	.word	0x40000400

0800a630 <add_West_wall>:
#include "stdio.h"
#include "variable.h"
#include "walldata.h"
#include "main.h"

void add_West_wall(singlewalldata_t *walldate) {
 800a630:	b480      	push	{r7}
 800a632:	b085      	sub	sp, #20
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a638:	2301      	movs	r3, #1
 800a63a:	81fb      	strh	r3, [r7, #14]
	new <<= y.now;
 800a63c:	89fb      	ldrh	r3, [r7, #14]
 800a63e:	4a0f      	ldr	r2, [pc, #60]	; (800a67c <add_West_wall+0x4c>)
 800a640:	7812      	ldrb	r2, [r2, #0]
 800a642:	4093      	lsls	r3, r2
 800a644:	81fb      	strh	r3, [r7, #14]
	walldate->column[x.now] |= new;
 800a646:	4b0e      	ldr	r3, [pc, #56]	; (800a680 <add_West_wall+0x50>)
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	687a      	ldr	r2, [r7, #4]
 800a64c:	3310      	adds	r3, #16
 800a64e:	005b      	lsls	r3, r3, #1
 800a650:	4413      	add	r3, r2
 800a652:	885a      	ldrh	r2, [r3, #2]
 800a654:	4b0a      	ldr	r3, [pc, #40]	; (800a680 <add_West_wall+0x50>)
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	4618      	mov	r0, r3
 800a65a:	89fb      	ldrh	r3, [r7, #14]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	b299      	uxth	r1, r3
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	f100 0310 	add.w	r3, r0, #16
 800a666:	005b      	lsls	r3, r3, #1
 800a668:	4413      	add	r3, r2
 800a66a:	460a      	mov	r2, r1
 800a66c:	805a      	strh	r2, [r3, #2]
}
 800a66e:	bf00      	nop
 800a670:	3714      	adds	r7, #20
 800a672:	46bd      	mov	sp, r7
 800a674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a678:	4770      	bx	lr
 800a67a:	bf00      	nop
 800a67c:	200194e8 	.word	0x200194e8
 800a680:	20000a8c 	.word	0x20000a8c

0800a684 <add_South_wall>:

void add_South_wall(singlewalldata_t *walldate) {
 800a684:	b480      	push	{r7}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a68c:	2301      	movs	r3, #1
 800a68e:	81fb      	strh	r3, [r7, #14]
	new <<= x.now;
 800a690:	89fb      	ldrh	r3, [r7, #14]
 800a692:	4a0c      	ldr	r2, [pc, #48]	; (800a6c4 <add_South_wall+0x40>)
 800a694:	7812      	ldrb	r2, [r2, #0]
 800a696:	4093      	lsls	r3, r2
 800a698:	81fb      	strh	r3, [r7, #14]
	walldate->row[y.now] |= new;
 800a69a:	4b0b      	ldr	r3, [pc, #44]	; (800a6c8 <add_South_wall+0x44>)
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	461a      	mov	r2, r3
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800a6a6:	4b08      	ldr	r3, [pc, #32]	; (800a6c8 <add_South_wall+0x44>)
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	4619      	mov	r1, r3
 800a6ac:	89fb      	ldrh	r3, [r7, #14]
 800a6ae:	4313      	orrs	r3, r2
 800a6b0:	b29a      	uxth	r2, r3
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
}
 800a6b8:	bf00      	nop
 800a6ba:	3714      	adds	r7, #20
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr
 800a6c4:	20000a8c 	.word	0x20000a8c
 800a6c8:	200194e8 	.word	0x200194e8

0800a6cc <add_East_wall>:

void add_East_wall(singlewalldata_t *walldate) {
 800a6cc:	b480      	push	{r7}
 800a6ce:	b085      	sub	sp, #20
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	81fb      	strh	r3, [r7, #14]
	new <<= y.now;
 800a6d8:	89fb      	ldrh	r3, [r7, #14]
 800a6da:	4a0f      	ldr	r2, [pc, #60]	; (800a718 <add_East_wall+0x4c>)
 800a6dc:	7812      	ldrb	r2, [r2, #0]
 800a6de:	4093      	lsls	r3, r2
 800a6e0:	81fb      	strh	r3, [r7, #14]
	walldate->column[x.now + 1] |= new;
 800a6e2:	4b0e      	ldr	r3, [pc, #56]	; (800a71c <add_East_wall+0x50>)
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	3301      	adds	r3, #1
 800a6e8:	687a      	ldr	r2, [r7, #4]
 800a6ea:	3310      	adds	r3, #16
 800a6ec:	005b      	lsls	r3, r3, #1
 800a6ee:	4413      	add	r3, r2
 800a6f0:	8859      	ldrh	r1, [r3, #2]
 800a6f2:	4b0a      	ldr	r3, [pc, #40]	; (800a71c <add_East_wall+0x50>)
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	3301      	adds	r3, #1
 800a6f8:	89fa      	ldrh	r2, [r7, #14]
 800a6fa:	430a      	orrs	r2, r1
 800a6fc:	b291      	uxth	r1, r2
 800a6fe:	687a      	ldr	r2, [r7, #4]
 800a700:	3310      	adds	r3, #16
 800a702:	005b      	lsls	r3, r3, #1
 800a704:	4413      	add	r3, r2
 800a706:	460a      	mov	r2, r1
 800a708:	805a      	strh	r2, [r3, #2]
}
 800a70a:	bf00      	nop
 800a70c:	3714      	adds	r7, #20
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr
 800a716:	bf00      	nop
 800a718:	200194e8 	.word	0x200194e8
 800a71c:	20000a8c 	.word	0x20000a8c

0800a720 <add_North_wall>:

void add_North_wall(singlewalldata_t *walldate) {
 800a720:	b480      	push	{r7}
 800a722:	b085      	sub	sp, #20
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a728:	2301      	movs	r3, #1
 800a72a:	81fb      	strh	r3, [r7, #14]
	new <<= x.now;
 800a72c:	89fb      	ldrh	r3, [r7, #14]
 800a72e:	4a0c      	ldr	r2, [pc, #48]	; (800a760 <add_North_wall+0x40>)
 800a730:	7812      	ldrb	r2, [r2, #0]
 800a732:	4093      	lsls	r3, r2
 800a734:	81fb      	strh	r3, [r7, #14]
	walldate->row[y.now + 1] |= new;
 800a736:	4b0b      	ldr	r3, [pc, #44]	; (800a764 <add_North_wall+0x44>)
 800a738:	781b      	ldrb	r3, [r3, #0]
 800a73a:	1c5a      	adds	r2, r3, #1
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 800a742:	4b08      	ldr	r3, [pc, #32]	; (800a764 <add_North_wall+0x44>)
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	1c5a      	adds	r2, r3, #1
 800a748:	89fb      	ldrh	r3, [r7, #14]
 800a74a:	430b      	orrs	r3, r1
 800a74c:	b299      	uxth	r1, r3
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 800a754:	bf00      	nop
 800a756:	3714      	adds	r7, #20
 800a758:	46bd      	mov	sp, r7
 800a75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75e:	4770      	bx	lr
 800a760:	20000a8c 	.word	0x20000a8c
 800a764:	200194e8 	.word	0x200194e8

0800a768 <pull_West_wall>:

void pull_West_wall(singlewalldata_t *walldate) {
 800a768:	b480      	push	{r7}
 800a76a:	b085      	sub	sp, #20
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a770:	2301      	movs	r3, #1
 800a772:	81fb      	strh	r3, [r7, #14]
	new <<= y.now;
 800a774:	89fb      	ldrh	r3, [r7, #14]
 800a776:	4a10      	ldr	r2, [pc, #64]	; (800a7b8 <pull_West_wall+0x50>)
 800a778:	7812      	ldrb	r2, [r2, #0]
 800a77a:	4093      	lsls	r3, r2
 800a77c:	81fb      	strh	r3, [r7, #14]
	walldate->column[x.now] &= ~new;
 800a77e:	4b0f      	ldr	r3, [pc, #60]	; (800a7bc <pull_West_wall+0x54>)
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	3310      	adds	r3, #16
 800a786:	005b      	lsls	r3, r3, #1
 800a788:	4413      	add	r3, r2
 800a78a:	885b      	ldrh	r3, [r3, #2]
 800a78c:	b21a      	sxth	r2, r3
 800a78e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a792:	43db      	mvns	r3, r3
 800a794:	b21b      	sxth	r3, r3
 800a796:	4013      	ands	r3, r2
 800a798:	b21a      	sxth	r2, r3
 800a79a:	4b08      	ldr	r3, [pc, #32]	; (800a7bc <pull_West_wall+0x54>)
 800a79c:	781b      	ldrb	r3, [r3, #0]
 800a79e:	b291      	uxth	r1, r2
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	3310      	adds	r3, #16
 800a7a4:	005b      	lsls	r3, r3, #1
 800a7a6:	4413      	add	r3, r2
 800a7a8:	460a      	mov	r2, r1
 800a7aa:	805a      	strh	r2, [r3, #2]
}
 800a7ac:	bf00      	nop
 800a7ae:	3714      	adds	r7, #20
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr
 800a7b8:	200194e8 	.word	0x200194e8
 800a7bc:	20000a8c 	.word	0x20000a8c

0800a7c0 <pull_South_wall>:

void pull_South_wall(singlewalldata_t *walldate) {
 800a7c0:	b480      	push	{r7}
 800a7c2:	b085      	sub	sp, #20
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	81fb      	strh	r3, [r7, #14]
	new <<= x.now;
 800a7cc:	89fb      	ldrh	r3, [r7, #14]
 800a7ce:	4a0f      	ldr	r2, [pc, #60]	; (800a80c <pull_South_wall+0x4c>)
 800a7d0:	7812      	ldrb	r2, [r2, #0]
 800a7d2:	4093      	lsls	r3, r2
 800a7d4:	81fb      	strh	r3, [r7, #14]
	walldate->row[y.now] &= ~new;
 800a7d6:	4b0e      	ldr	r3, [pc, #56]	; (800a810 <pull_South_wall+0x50>)
 800a7d8:	781b      	ldrb	r3, [r3, #0]
 800a7da:	461a      	mov	r2, r3
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800a7e2:	b21a      	sxth	r2, r3
 800a7e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a7e8:	43db      	mvns	r3, r3
 800a7ea:	b21b      	sxth	r3, r3
 800a7ec:	4013      	ands	r3, r2
 800a7ee:	b219      	sxth	r1, r3
 800a7f0:	4b07      	ldr	r3, [pc, #28]	; (800a810 <pull_South_wall+0x50>)
 800a7f2:	781b      	ldrb	r3, [r3, #0]
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	b289      	uxth	r1, r1
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 800a7fe:	bf00      	nop
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a808:	4770      	bx	lr
 800a80a:	bf00      	nop
 800a80c:	20000a8c 	.word	0x20000a8c
 800a810:	200194e8 	.word	0x200194e8

0800a814 <pull_East_wall>:

void pull_East_wall(singlewalldata_t *walldate) {
 800a814:	b480      	push	{r7}
 800a816:	b085      	sub	sp, #20
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a81c:	2301      	movs	r3, #1
 800a81e:	81fb      	strh	r3, [r7, #14]
	new <<= y.now;
 800a820:	89fb      	ldrh	r3, [r7, #14]
 800a822:	4a11      	ldr	r2, [pc, #68]	; (800a868 <pull_East_wall+0x54>)
 800a824:	7812      	ldrb	r2, [r2, #0]
 800a826:	4093      	lsls	r3, r2
 800a828:	81fb      	strh	r3, [r7, #14]
	walldate->column[x.now + 1] &= ~new;
 800a82a:	4b10      	ldr	r3, [pc, #64]	; (800a86c <pull_East_wall+0x58>)
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	3301      	adds	r3, #1
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	3310      	adds	r3, #16
 800a834:	005b      	lsls	r3, r3, #1
 800a836:	4413      	add	r3, r2
 800a838:	885b      	ldrh	r3, [r3, #2]
 800a83a:	b21a      	sxth	r2, r3
 800a83c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a840:	43db      	mvns	r3, r3
 800a842:	b21b      	sxth	r3, r3
 800a844:	4013      	ands	r3, r2
 800a846:	b21a      	sxth	r2, r3
 800a848:	4b08      	ldr	r3, [pc, #32]	; (800a86c <pull_East_wall+0x58>)
 800a84a:	781b      	ldrb	r3, [r3, #0]
 800a84c:	3301      	adds	r3, #1
 800a84e:	b291      	uxth	r1, r2
 800a850:	687a      	ldr	r2, [r7, #4]
 800a852:	3310      	adds	r3, #16
 800a854:	005b      	lsls	r3, r3, #1
 800a856:	4413      	add	r3, r2
 800a858:	460a      	mov	r2, r1
 800a85a:	805a      	strh	r2, [r3, #2]
}
 800a85c:	bf00      	nop
 800a85e:	3714      	adds	r7, #20
 800a860:	46bd      	mov	sp, r7
 800a862:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a866:	4770      	bx	lr
 800a868:	200194e8 	.word	0x200194e8
 800a86c:	20000a8c 	.word	0x20000a8c

0800a870 <pull_North_wall>:

void pull_North_wall(singlewalldata_t *walldate) {
 800a870:	b480      	push	{r7}
 800a872:	b085      	sub	sp, #20
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
	uint16_t new;
	new = 1;
 800a878:	2301      	movs	r3, #1
 800a87a:	81fb      	strh	r3, [r7, #14]
	new <<= x.now;
 800a87c:	89fb      	ldrh	r3, [r7, #14]
 800a87e:	4a0f      	ldr	r2, [pc, #60]	; (800a8bc <pull_North_wall+0x4c>)
 800a880:	7812      	ldrb	r2, [r2, #0]
 800a882:	4093      	lsls	r3, r2
 800a884:	81fb      	strh	r3, [r7, #14]
	walldate->row[y.now + 1] &= ~new;
 800a886:	4b0e      	ldr	r3, [pc, #56]	; (800a8c0 <pull_North_wall+0x50>)
 800a888:	781b      	ldrb	r3, [r3, #0]
 800a88a:	1c5a      	adds	r2, r3, #1
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800a892:	b21a      	sxth	r2, r3
 800a894:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a898:	43db      	mvns	r3, r3
 800a89a:	b21b      	sxth	r3, r3
 800a89c:	4013      	ands	r3, r2
 800a89e:	b219      	sxth	r1, r3
 800a8a0:	4b07      	ldr	r3, [pc, #28]	; (800a8c0 <pull_North_wall+0x50>)
 800a8a2:	781b      	ldrb	r3, [r3, #0]
 800a8a4:	1c5a      	adds	r2, r3, #1
 800a8a6:	b289      	uxth	r1, r1
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
}
 800a8ae:	bf00      	nop
 800a8b0:	3714      	adds	r7, #20
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	20000a8c 	.word	0x20000a8c
 800a8c0:	200194e8 	.word	0x200194e8

0800a8c4 <add_walldata_one>:

void add_walldata_one(uint8_t dire, singlewalldata_t* walldata) {
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	6039      	str	r1, [r7, #0]
 800a8ce:	71fb      	strb	r3, [r7, #7]
	dire = dire % 4;
 800a8d0:	79fb      	ldrb	r3, [r7, #7]
 800a8d2:	f003 0303 	and.w	r3, r3, #3
 800a8d6:	71fb      	strb	r3, [r7, #7]
	if (dire == North) {
 800a8d8:	79fb      	ldrb	r3, [r7, #7]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d103      	bne.n	800a8e6 <add_walldata_one+0x22>
		add_North_wall(walldata);
 800a8de:	6838      	ldr	r0, [r7, #0]
 800a8e0:	f7ff ff1e 	bl	800a720 <add_North_wall>
	} else if (dire == South) {
		add_South_wall(walldata);
	} else if (dire == East) {
		add_East_wall(walldata);
	}
}
 800a8e4:	e013      	b.n	800a90e <add_walldata_one+0x4a>
	} else if (dire == West) {
 800a8e6:	79fb      	ldrb	r3, [r7, #7]
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d103      	bne.n	800a8f4 <add_walldata_one+0x30>
		add_West_wall(walldata);
 800a8ec:	6838      	ldr	r0, [r7, #0]
 800a8ee:	f7ff fe9f 	bl	800a630 <add_West_wall>
}
 800a8f2:	e00c      	b.n	800a90e <add_walldata_one+0x4a>
	} else if (dire == South) {
 800a8f4:	79fb      	ldrb	r3, [r7, #7]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d103      	bne.n	800a902 <add_walldata_one+0x3e>
		add_South_wall(walldata);
 800a8fa:	6838      	ldr	r0, [r7, #0]
 800a8fc:	f7ff fec2 	bl	800a684 <add_South_wall>
}
 800a900:	e005      	b.n	800a90e <add_walldata_one+0x4a>
	} else if (dire == East) {
 800a902:	79fb      	ldrb	r3, [r7, #7]
 800a904:	2b03      	cmp	r3, #3
 800a906:	d102      	bne.n	800a90e <add_walldata_one+0x4a>
		add_East_wall(walldata);
 800a908:	6838      	ldr	r0, [r7, #0]
 800a90a:	f7ff fedf 	bl	800a6cc <add_East_wall>
}
 800a90e:	bf00      	nop
 800a910:	3708      	adds	r7, #8
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}

0800a916 <pull_walldata_one>:

void pull_walldata_one(uint8_t dire, singlewalldata_t* walldata) {
 800a916:	b580      	push	{r7, lr}
 800a918:	b082      	sub	sp, #8
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	4603      	mov	r3, r0
 800a91e:	6039      	str	r1, [r7, #0]
 800a920:	71fb      	strb	r3, [r7, #7]
	dire = dire % 4;
 800a922:	79fb      	ldrb	r3, [r7, #7]
 800a924:	f003 0303 	and.w	r3, r3, #3
 800a928:	71fb      	strb	r3, [r7, #7]
	if (dire == North) {
 800a92a:	79fb      	ldrb	r3, [r7, #7]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d103      	bne.n	800a938 <pull_walldata_one+0x22>
		pull_North_wall(walldata);
 800a930:	6838      	ldr	r0, [r7, #0]
 800a932:	f7ff ff9d 	bl	800a870 <pull_North_wall>
	} else if (dire == South) {
		pull_South_wall(walldata);
	} else if (dire == East) {
		pull_East_wall(walldata);
	}
}
 800a936:	e013      	b.n	800a960 <pull_walldata_one+0x4a>
	} else if (dire == West) {
 800a938:	79fb      	ldrb	r3, [r7, #7]
 800a93a:	2b01      	cmp	r3, #1
 800a93c:	d103      	bne.n	800a946 <pull_walldata_one+0x30>
		pull_West_wall(walldata);
 800a93e:	6838      	ldr	r0, [r7, #0]
 800a940:	f7ff ff12 	bl	800a768 <pull_West_wall>
}
 800a944:	e00c      	b.n	800a960 <pull_walldata_one+0x4a>
	} else if (dire == South) {
 800a946:	79fb      	ldrb	r3, [r7, #7]
 800a948:	2b02      	cmp	r3, #2
 800a94a:	d103      	bne.n	800a954 <pull_walldata_one+0x3e>
		pull_South_wall(walldata);
 800a94c:	6838      	ldr	r0, [r7, #0]
 800a94e:	f7ff ff37 	bl	800a7c0 <pull_South_wall>
}
 800a952:	e005      	b.n	800a960 <pull_walldata_one+0x4a>
	} else if (dire == East) {
 800a954:	79fb      	ldrb	r3, [r7, #7]
 800a956:	2b03      	cmp	r3, #3
 800a958:	d102      	bne.n	800a960 <pull_walldata_one+0x4a>
		pull_East_wall(walldata);
 800a95a:	6838      	ldr	r0, [r7, #0]
 800a95c:	f7ff ff5a 	bl	800a814 <pull_East_wall>
}
 800a960:	bf00      	nop
 800a962:	3708      	adds	r7, #8
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <addWall>:

void addWall(void) {
 800a968:	b580      	push	{r7, lr}
 800a96a:	af00      	add	r7, sp, #0
//	uint16_t new;
	if (add_wall_flag == 1) {
 800a96c:	4b55      	ldr	r3, [pc, #340]	; (800aac4 <addWall+0x15c>)
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	2b01      	cmp	r3, #1
 800a972:	f040 80a5 	bne.w	800aac0 <addWall+0x158>
		if (direction == North) {
 800a976:	4b54      	ldr	r3, [pc, #336]	; (800aac8 <addWall+0x160>)
 800a978:	781b      	ldrb	r3, [r3, #0]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d109      	bne.n	800a992 <addWall+0x2a>
			add_West_wall(&walldata.checked);
 800a97e:	4853      	ldr	r0, [pc, #332]	; (800aacc <addWall+0x164>)
 800a980:	f7ff fe56 	bl	800a630 <add_West_wall>
			add_East_wall(&walldata.checked);
 800a984:	4851      	ldr	r0, [pc, #324]	; (800aacc <addWall+0x164>)
 800a986:	f7ff fea1 	bl	800a6cc <add_East_wall>
			add_North_wall(&walldata.checked);
 800a98a:	4850      	ldr	r0, [pc, #320]	; (800aacc <addWall+0x164>)
 800a98c:	f7ff fec8 	bl	800a720 <add_North_wall>
 800a990:	e028      	b.n	800a9e4 <addWall+0x7c>
		} else if (direction == West) {
 800a992:	4b4d      	ldr	r3, [pc, #308]	; (800aac8 <addWall+0x160>)
 800a994:	781b      	ldrb	r3, [r3, #0]
 800a996:	2b01      	cmp	r3, #1
 800a998:	d109      	bne.n	800a9ae <addWall+0x46>
			add_West_wall(&walldata.checked);
 800a99a:	484c      	ldr	r0, [pc, #304]	; (800aacc <addWall+0x164>)
 800a99c:	f7ff fe48 	bl	800a630 <add_West_wall>
			add_South_wall(&walldata.checked);
 800a9a0:	484a      	ldr	r0, [pc, #296]	; (800aacc <addWall+0x164>)
 800a9a2:	f7ff fe6f 	bl	800a684 <add_South_wall>
			add_North_wall(&walldata.checked);
 800a9a6:	4849      	ldr	r0, [pc, #292]	; (800aacc <addWall+0x164>)
 800a9a8:	f7ff feba 	bl	800a720 <add_North_wall>
 800a9ac:	e01a      	b.n	800a9e4 <addWall+0x7c>
		} else if (direction == South) {
 800a9ae:	4b46      	ldr	r3, [pc, #280]	; (800aac8 <addWall+0x160>)
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d109      	bne.n	800a9ca <addWall+0x62>
			add_West_wall(&walldata.checked);
 800a9b6:	4845      	ldr	r0, [pc, #276]	; (800aacc <addWall+0x164>)
 800a9b8:	f7ff fe3a 	bl	800a630 <add_West_wall>
			add_South_wall(&walldata.checked);
 800a9bc:	4843      	ldr	r0, [pc, #268]	; (800aacc <addWall+0x164>)
 800a9be:	f7ff fe61 	bl	800a684 <add_South_wall>
			add_East_wall(&walldata.checked);
 800a9c2:	4842      	ldr	r0, [pc, #264]	; (800aacc <addWall+0x164>)
 800a9c4:	f7ff fe82 	bl	800a6cc <add_East_wall>
 800a9c8:	e00c      	b.n	800a9e4 <addWall+0x7c>
		} else if (direction == East) {
 800a9ca:	4b3f      	ldr	r3, [pc, #252]	; (800aac8 <addWall+0x160>)
 800a9cc:	781b      	ldrb	r3, [r3, #0]
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	d108      	bne.n	800a9e4 <addWall+0x7c>
			add_North_wall(&walldata.checked);
 800a9d2:	483e      	ldr	r0, [pc, #248]	; (800aacc <addWall+0x164>)
 800a9d4:	f7ff fea4 	bl	800a720 <add_North_wall>
			add_South_wall(&walldata.checked);
 800a9d8:	483c      	ldr	r0, [pc, #240]	; (800aacc <addWall+0x164>)
 800a9da:	f7ff fe53 	bl	800a684 <add_South_wall>
			add_East_wall(&walldata.checked);
 800a9de:	483b      	ldr	r0, [pc, #236]	; (800aacc <addWall+0x164>)
 800a9e0:	f7ff fe74 	bl	800a6cc <add_East_wall>
		}

		if (SEN_F.now > SEN_F.threshold) {
 800a9e4:	4b3a      	ldr	r3, [pc, #232]	; (800aad0 <addWall+0x168>)
 800a9e6:	681a      	ldr	r2, [r3, #0]
 800a9e8:	4b39      	ldr	r3, [pc, #228]	; (800aad0 <addWall+0x168>)
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	dd06      	ble.n	800a9fe <addWall+0x96>
			add_walldata_one(direction, &walldata.real);
 800a9f0:	4b35      	ldr	r3, [pc, #212]	; (800aac8 <addWall+0x160>)
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	4937      	ldr	r1, [pc, #220]	; (800aad4 <addWall+0x16c>)
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f7ff ff64 	bl	800a8c4 <add_walldata_one>
 800a9fc:	e014      	b.n	800aa28 <addWall+0xc0>
		} else if (getWall(x.now, y.now, direction, &walldata.real)==0) {
 800a9fe:	4b36      	ldr	r3, [pc, #216]	; (800aad8 <addWall+0x170>)
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	4618      	mov	r0, r3
 800aa04:	4b35      	ldr	r3, [pc, #212]	; (800aadc <addWall+0x174>)
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	4619      	mov	r1, r3
 800aa0a:	4b2f      	ldr	r3, [pc, #188]	; (800aac8 <addWall+0x160>)
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	461a      	mov	r2, r3
 800aa10:	4b30      	ldr	r3, [pc, #192]	; (800aad4 <addWall+0x16c>)
 800aa12:	f000 f8d7 	bl	800abc4 <getWall>
 800aa16:	4603      	mov	r3, r0
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d105      	bne.n	800aa28 <addWall+0xc0>
			pull_walldata_one(direction, &walldata.adachi);
 800aa1c:	4b2a      	ldr	r3, [pc, #168]	; (800aac8 <addWall+0x160>)
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	492f      	ldr	r1, [pc, #188]	; (800aae0 <addWall+0x178>)
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7ff ff77 	bl	800a916 <pull_walldata_one>
		}

		if (SEN_R.now > SEN_R.threshold) {
 800aa28:	4b2e      	ldr	r3, [pc, #184]	; (800aae4 <addWall+0x17c>)
 800aa2a:	681a      	ldr	r2, [r3, #0]
 800aa2c:	4b2d      	ldr	r3, [pc, #180]	; (800aae4 <addWall+0x17c>)
 800aa2e:	689b      	ldr	r3, [r3, #8]
 800aa30:	429a      	cmp	r2, r3
 800aa32:	dd08      	ble.n	800aa46 <addWall+0xde>
			add_walldata_one(direction+3, &walldata.real);
 800aa34:	4b24      	ldr	r3, [pc, #144]	; (800aac8 <addWall+0x160>)
 800aa36:	781b      	ldrb	r3, [r3, #0]
 800aa38:	3303      	adds	r3, #3
 800aa3a:	b2db      	uxtb	r3, r3
 800aa3c:	4925      	ldr	r1, [pc, #148]	; (800aad4 <addWall+0x16c>)
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f7ff ff40 	bl	800a8c4 <add_walldata_one>
 800aa44:	e016      	b.n	800aa74 <addWall+0x10c>
		} else if (getWall(x.now, y.now, direction+3, &walldata.real)==0) {
 800aa46:	4b24      	ldr	r3, [pc, #144]	; (800aad8 <addWall+0x170>)
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	4b23      	ldr	r3, [pc, #140]	; (800aadc <addWall+0x174>)
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	4619      	mov	r1, r3
 800aa52:	4b1d      	ldr	r3, [pc, #116]	; (800aac8 <addWall+0x160>)
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	1cda      	adds	r2, r3, #3
 800aa58:	4b1e      	ldr	r3, [pc, #120]	; (800aad4 <addWall+0x16c>)
 800aa5a:	f000 f8b3 	bl	800abc4 <getWall>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d107      	bne.n	800aa74 <addWall+0x10c>
			pull_walldata_one(direction+3, &walldata.adachi);
 800aa64:	4b18      	ldr	r3, [pc, #96]	; (800aac8 <addWall+0x160>)
 800aa66:	781b      	ldrb	r3, [r3, #0]
 800aa68:	3303      	adds	r3, #3
 800aa6a:	b2db      	uxtb	r3, r3
 800aa6c:	491c      	ldr	r1, [pc, #112]	; (800aae0 <addWall+0x178>)
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7ff ff51 	bl	800a916 <pull_walldata_one>
		}

		if (SEN_L.now > SEN_L.threshold) {
 800aa74:	4b1c      	ldr	r3, [pc, #112]	; (800aae8 <addWall+0x180>)
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	4b1b      	ldr	r3, [pc, #108]	; (800aae8 <addWall+0x180>)
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	429a      	cmp	r2, r3
 800aa7e:	dd08      	ble.n	800aa92 <addWall+0x12a>
			add_walldata_one(direction+1, &walldata.real);
 800aa80:	4b11      	ldr	r3, [pc, #68]	; (800aac8 <addWall+0x160>)
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	3301      	adds	r3, #1
 800aa86:	b2db      	uxtb	r3, r3
 800aa88:	4912      	ldr	r1, [pc, #72]	; (800aad4 <addWall+0x16c>)
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f7ff ff1a 	bl	800a8c4 <add_walldata_one>
		} else if (getWall(x.now, y.now, direction+1, &walldata.real)==0) {
			pull_walldata_one(direction+1, &walldata.adachi);
		}

	}
}
 800aa90:	e016      	b.n	800aac0 <addWall+0x158>
		} else if (getWall(x.now, y.now, direction+1, &walldata.real)==0) {
 800aa92:	4b11      	ldr	r3, [pc, #68]	; (800aad8 <addWall+0x170>)
 800aa94:	781b      	ldrb	r3, [r3, #0]
 800aa96:	4618      	mov	r0, r3
 800aa98:	4b10      	ldr	r3, [pc, #64]	; (800aadc <addWall+0x174>)
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	4b0a      	ldr	r3, [pc, #40]	; (800aac8 <addWall+0x160>)
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	1c5a      	adds	r2, r3, #1
 800aaa4:	4b0b      	ldr	r3, [pc, #44]	; (800aad4 <addWall+0x16c>)
 800aaa6:	f000 f88d 	bl	800abc4 <getWall>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d107      	bne.n	800aac0 <addWall+0x158>
			pull_walldata_one(direction+1, &walldata.adachi);
 800aab0:	4b05      	ldr	r3, [pc, #20]	; (800aac8 <addWall+0x160>)
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	3301      	adds	r3, #1
 800aab6:	b2db      	uxtb	r3, r3
 800aab8:	4909      	ldr	r1, [pc, #36]	; (800aae0 <addWall+0x178>)
 800aaba:	4618      	mov	r0, r3
 800aabc:	f7ff ff2b 	bl	800a916 <pull_walldata_one>
}
 800aac0:	bf00      	nop
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	2000000c 	.word	0x2000000c
 800aac8:	20000668 	.word	0x20000668
 800aacc:	200009d0 	.word	0x200009d0
 800aad0:	20031b98 	.word	0x20031b98
 800aad4:	2000098c 	.word	0x2000098c
 800aad8:	20000a8c 	.word	0x20000a8c
 800aadc:	200194e8 	.word	0x200194e8
 800aae0:	20000a14 	.word	0x20000a14
 800aae4:	2001942c 	.word	0x2001942c
 800aae8:	20031bf4 	.word	0x20031bf4

0800aaec <clear_Map>:

void clear_Map(singlewalldata_t *walldate) {
 800aaec:	b480      	push	{r7}
 800aaee:	b085      	sub	sp, #20
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; i < 16; i++) {
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	73fb      	strb	r3, [r7, #15]
 800aaf8:	e00e      	b.n	800ab18 <clear_Map+0x2c>
		walldate->column[i] = 0;
 800aafa:	7bfb      	ldrb	r3, [r7, #15]
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	3310      	adds	r3, #16
 800ab00:	005b      	lsls	r3, r3, #1
 800ab02:	4413      	add	r3, r2
 800ab04:	2200      	movs	r2, #0
 800ab06:	805a      	strh	r2, [r3, #2]
		walldate->row[i] = 0;
 800ab08:	7bfa      	ldrb	r2, [r7, #15]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2100      	movs	r1, #0
 800ab0e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (i = 0; i < 16; i++) {
 800ab12:	7bfb      	ldrb	r3, [r7, #15]
 800ab14:	3301      	adds	r3, #1
 800ab16:	73fb      	strb	r3, [r7, #15]
 800ab18:	7bfb      	ldrb	r3, [r7, #15]
 800ab1a:	2b0f      	cmp	r3, #15
 800ab1c:	d9ed      	bls.n	800aafa <clear_Map+0xe>
	}
	walldate->column[0] = 0xffff;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab24:	845a      	strh	r2, [r3, #34]	; 0x22
	walldate->row[0] = 0xffff;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab2c:	801a      	strh	r2, [r3, #0]
	walldate->column[16] = 0xffff;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab34:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	walldate->row[16] = 0xffff;
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab3e:	841a      	strh	r2, [r3, #32]
	walldate->column[1] = 0x0001;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2201      	movs	r2, #1
 800ab44:	849a      	strh	r2, [r3, #36]	; 0x24
}
 800ab46:	bf00      	nop
 800ab48:	3714      	adds	r7, #20
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr

0800ab52 <clear_adachiMap>:

void clear_adachiMap(singlewalldata_t *walldate) {
 800ab52:	b480      	push	{r7}
 800ab54:	b085      	sub	sp, #20
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i = 0; i < 17; i++) {
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	73fb      	strb	r3, [r7, #15]
 800ab5e:	e014      	b.n	800ab8a <clear_adachiMap+0x38>
		walldate->column[i] = 0xffff;
 800ab60:	7bfb      	ldrb	r3, [r7, #15]
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	3310      	adds	r3, #16
 800ab66:	005b      	lsls	r3, r3, #1
 800ab68:	4413      	add	r3, r2
 800ab6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab6e:	805a      	strh	r2, [r3, #2]
		walldate->row[i] = 0xffff;
 800ab70:	7bfa      	ldrb	r2, [r7, #15]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800ab78:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		walldate->row[1] = 0xfffe;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800ab82:	805a      	strh	r2, [r3, #2]
	for (i = 0; i < 17; i++) {
 800ab84:	7bfb      	ldrb	r3, [r7, #15]
 800ab86:	3301      	adds	r3, #1
 800ab88:	73fb      	strb	r3, [r7, #15]
 800ab8a:	7bfb      	ldrb	r3, [r7, #15]
 800ab8c:	2b10      	cmp	r3, #16
 800ab8e:	d9e7      	bls.n	800ab60 <clear_adachiMap+0xe>
	}
}
 800ab90:	bf00      	nop
 800ab92:	3714      	adds	r7, #20
 800ab94:	46bd      	mov	sp, r7
 800ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab9a:	4770      	bx	lr

0800ab9c <init_walldata>:

void init_walldata(void) {
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	af00      	add	r7, sp, #0
	clear_Map(&walldata.real);
 800aba0:	4805      	ldr	r0, [pc, #20]	; (800abb8 <init_walldata+0x1c>)
 800aba2:	f7ff ffa3 	bl	800aaec <clear_Map>
	clear_Map(&walldata.checked);
 800aba6:	4805      	ldr	r0, [pc, #20]	; (800abbc <init_walldata+0x20>)
 800aba8:	f7ff ffa0 	bl	800aaec <clear_Map>
	clear_adachiMap(&walldata.adachi);
 800abac:	4804      	ldr	r0, [pc, #16]	; (800abc0 <init_walldata+0x24>)
 800abae:	f7ff ffd0 	bl	800ab52 <clear_adachiMap>
}
 800abb2:	bf00      	nop
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	2000098c 	.word	0x2000098c
 800abbc:	200009d0 	.word	0x200009d0
 800abc0:	20000a14 	.word	0x20000a14

0800abc4 <getWall>:
	SEGGER_RTT_MODE_NO_BLOCK_SKIP);
	printf("\x1b[0m");
}
//
int getWall(int x_check, int y_check, int direction_check,
		singlewalldata_t *walldate) { //(x,y,
 800abc4:	b480      	push	{r7}
 800abc6:	b087      	sub	sp, #28
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	60b9      	str	r1, [r7, #8]
 800abce:	607a      	str	r2, [r7, #4]
 800abd0:	603b      	str	r3, [r7, #0]
	int check_wall = 1;
 800abd2:	2301      	movs	r3, #1
 800abd4:	617b      	str	r3, [r7, #20]

	direction_check = direction_check % 4;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	425a      	negs	r2, r3
 800abda:	f003 0303 	and.w	r3, r3, #3
 800abde:	f002 0203 	and.w	r2, r2, #3
 800abe2:	bf58      	it	pl
 800abe4:	4253      	negpl	r3, r2
 800abe6:	607b      	str	r3, [r7, #4]

	if (direction_check == North) {
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d113      	bne.n	800ac16 <getWall+0x52>
		check_wall <<= x_check;
 800abee:	697a      	ldr	r2, [r7, #20]
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	fa02 f303 	lsl.w	r3, r2, r3
 800abf6:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->row[y_check + 1];
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	1c5a      	adds	r2, r3, #1
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ac02:	461a      	mov	r2, r3
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	4013      	ands	r3, r2
 800ac08:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d048      	beq.n	800aca2 <getWall+0xde>
			check_wall = 1;
 800ac10:	2301      	movs	r3, #1
 800ac12:	617b      	str	r3, [r7, #20]
 800ac14:	e045      	b.n	800aca2 <getWall+0xde>
		}
	} else if (direction_check == East) {
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2b03      	cmp	r3, #3
 800ac1a:	d115      	bne.n	800ac48 <getWall+0x84>
		check_wall <<= y_check;
 800ac1c:	697a      	ldr	r2, [r7, #20]
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	fa02 f303 	lsl.w	r3, r2, r3
 800ac24:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->column[x_check + 1];
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	3301      	adds	r3, #1
 800ac2a:	683a      	ldr	r2, [r7, #0]
 800ac2c:	3310      	adds	r3, #16
 800ac2e:	005b      	lsls	r3, r3, #1
 800ac30:	4413      	add	r3, r2
 800ac32:	885b      	ldrh	r3, [r3, #2]
 800ac34:	461a      	mov	r2, r3
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	4013      	ands	r3, r2
 800ac3a:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d02f      	beq.n	800aca2 <getWall+0xde>
			check_wall = 1;
 800ac42:	2301      	movs	r3, #1
 800ac44:	617b      	str	r3, [r7, #20]
 800ac46:	e02c      	b.n	800aca2 <getWall+0xde>
		}
	} else if (direction_check == South) {
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	d112      	bne.n	800ac74 <getWall+0xb0>
		check_wall <<= x_check;
 800ac4e:	697a      	ldr	r2, [r7, #20]
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	fa02 f303 	lsl.w	r3, r2, r3
 800ac56:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->row[y_check];
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	68ba      	ldr	r2, [r7, #8]
 800ac5c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ac60:	461a      	mov	r2, r3
 800ac62:	697b      	ldr	r3, [r7, #20]
 800ac64:	4013      	ands	r3, r2
 800ac66:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d019      	beq.n	800aca2 <getWall+0xde>
			check_wall = 1;
 800ac6e:	2301      	movs	r3, #1
 800ac70:	617b      	str	r3, [r7, #20]
 800ac72:	e016      	b.n	800aca2 <getWall+0xde>
		}
	} else if (direction_check == West) {
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	d113      	bne.n	800aca2 <getWall+0xde>
		check_wall <<= y_check;
 800ac7a:	697a      	ldr	r2, [r7, #20]
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ac82:	617b      	str	r3, [r7, #20]
		check_wall &= walldate->column[x_check];
 800ac84:	683a      	ldr	r2, [r7, #0]
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	3310      	adds	r3, #16
 800ac8a:	005b      	lsls	r3, r3, #1
 800ac8c:	4413      	add	r3, r2
 800ac8e:	885b      	ldrh	r3, [r3, #2]
 800ac90:	461a      	mov	r2, r3
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	4013      	ands	r3, r2
 800ac96:	617b      	str	r3, [r7, #20]
		if (check_wall != 0) {
 800ac98:	697b      	ldr	r3, [r7, #20]
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d001      	beq.n	800aca2 <getWall+0xde>
			check_wall = 1;
 800ac9e:	2301      	movs	r3, #1
 800aca0:	617b      	str	r3, [r7, #20]
		}
	}
	return check_wall;
 800aca2:	697b      	ldr	r3, [r7, #20]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	371c      	adds	r7, #28
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 800acb0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ace8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800acb4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800acb6:	e003      	b.n	800acc0 <LoopCopyDataInit>

0800acb8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800acb8:	4b0c      	ldr	r3, [pc, #48]	; (800acec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800acba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800acbc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800acbe:	3104      	adds	r1, #4

0800acc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800acc0:	480b      	ldr	r0, [pc, #44]	; (800acf0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800acc2:	4b0c      	ldr	r3, [pc, #48]	; (800acf4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800acc4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800acc6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800acc8:	d3f6      	bcc.n	800acb8 <CopyDataInit>
  ldr  r2, =_sbss
 800acca:	4a0b      	ldr	r2, [pc, #44]	; (800acf8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800accc:	e002      	b.n	800acd4 <LoopFillZerobss>

0800acce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800acce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800acd0:	f842 3b04 	str.w	r3, [r2], #4

0800acd4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800acd4:	4b09      	ldr	r3, [pc, #36]	; (800acfc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800acd6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800acd8:	d3f9      	bcc.n	800acce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800acda:	f7ff faa3 	bl	800a224 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800acde:	f000 f817 	bl	800ad10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ace2:	f7fb ffb1 	bl	8006c48 <main>
  bx  lr    
 800ace6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800ace8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 800acec:	0800d8c0 	.word	0x0800d8c0
  ldr  r0, =_sdata
 800acf0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800acf4:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 800acf8:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 800acfc:	20031c64 	.word	0x20031c64

0800ad00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ad00:	e7fe      	b.n	800ad00 <ADC_IRQHandler>
	...

0800ad04 <__errno>:
 800ad04:	4b01      	ldr	r3, [pc, #4]	; (800ad0c <__errno+0x8>)
 800ad06:	6818      	ldr	r0, [r3, #0]
 800ad08:	4770      	bx	lr
 800ad0a:	bf00      	nop
 800ad0c:	20000068 	.word	0x20000068

0800ad10 <__libc_init_array>:
 800ad10:	b570      	push	{r4, r5, r6, lr}
 800ad12:	4e0d      	ldr	r6, [pc, #52]	; (800ad48 <__libc_init_array+0x38>)
 800ad14:	4c0d      	ldr	r4, [pc, #52]	; (800ad4c <__libc_init_array+0x3c>)
 800ad16:	1ba4      	subs	r4, r4, r6
 800ad18:	10a4      	asrs	r4, r4, #2
 800ad1a:	2500      	movs	r5, #0
 800ad1c:	42a5      	cmp	r5, r4
 800ad1e:	d109      	bne.n	800ad34 <__libc_init_array+0x24>
 800ad20:	4e0b      	ldr	r6, [pc, #44]	; (800ad50 <__libc_init_array+0x40>)
 800ad22:	4c0c      	ldr	r4, [pc, #48]	; (800ad54 <__libc_init_array+0x44>)
 800ad24:	f002 fbf6 	bl	800d514 <_init>
 800ad28:	1ba4      	subs	r4, r4, r6
 800ad2a:	10a4      	asrs	r4, r4, #2
 800ad2c:	2500      	movs	r5, #0
 800ad2e:	42a5      	cmp	r5, r4
 800ad30:	d105      	bne.n	800ad3e <__libc_init_array+0x2e>
 800ad32:	bd70      	pop	{r4, r5, r6, pc}
 800ad34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad38:	4798      	blx	r3
 800ad3a:	3501      	adds	r5, #1
 800ad3c:	e7ee      	b.n	800ad1c <__libc_init_array+0xc>
 800ad3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad42:	4798      	blx	r3
 800ad44:	3501      	adds	r5, #1
 800ad46:	e7f2      	b.n	800ad2e <__libc_init_array+0x1e>
 800ad48:	0800d8b8 	.word	0x0800d8b8
 800ad4c:	0800d8b8 	.word	0x0800d8b8
 800ad50:	0800d8b8 	.word	0x0800d8b8
 800ad54:	0800d8bc 	.word	0x0800d8bc

0800ad58 <memcpy>:
 800ad58:	b510      	push	{r4, lr}
 800ad5a:	1e43      	subs	r3, r0, #1
 800ad5c:	440a      	add	r2, r1
 800ad5e:	4291      	cmp	r1, r2
 800ad60:	d100      	bne.n	800ad64 <memcpy+0xc>
 800ad62:	bd10      	pop	{r4, pc}
 800ad64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad6c:	e7f7      	b.n	800ad5e <memcpy+0x6>

0800ad6e <memset>:
 800ad6e:	4402      	add	r2, r0
 800ad70:	4603      	mov	r3, r0
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d100      	bne.n	800ad78 <memset+0xa>
 800ad76:	4770      	bx	lr
 800ad78:	f803 1b01 	strb.w	r1, [r3], #1
 800ad7c:	e7f9      	b.n	800ad72 <memset+0x4>

0800ad7e <__cvt>:
 800ad7e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad82:	ec55 4b10 	vmov	r4, r5, d0
 800ad86:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ad88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ad8c:	2d00      	cmp	r5, #0
 800ad8e:	460e      	mov	r6, r1
 800ad90:	4691      	mov	r9, r2
 800ad92:	4619      	mov	r1, r3
 800ad94:	bfb8      	it	lt
 800ad96:	4622      	movlt	r2, r4
 800ad98:	462b      	mov	r3, r5
 800ad9a:	f027 0720 	bic.w	r7, r7, #32
 800ad9e:	bfbb      	ittet	lt
 800ada0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ada4:	461d      	movlt	r5, r3
 800ada6:	2300      	movge	r3, #0
 800ada8:	232d      	movlt	r3, #45	; 0x2d
 800adaa:	bfb8      	it	lt
 800adac:	4614      	movlt	r4, r2
 800adae:	2f46      	cmp	r7, #70	; 0x46
 800adb0:	700b      	strb	r3, [r1, #0]
 800adb2:	d004      	beq.n	800adbe <__cvt+0x40>
 800adb4:	2f45      	cmp	r7, #69	; 0x45
 800adb6:	d100      	bne.n	800adba <__cvt+0x3c>
 800adb8:	3601      	adds	r6, #1
 800adba:	2102      	movs	r1, #2
 800adbc:	e000      	b.n	800adc0 <__cvt+0x42>
 800adbe:	2103      	movs	r1, #3
 800adc0:	ab03      	add	r3, sp, #12
 800adc2:	9301      	str	r3, [sp, #4]
 800adc4:	ab02      	add	r3, sp, #8
 800adc6:	9300      	str	r3, [sp, #0]
 800adc8:	4632      	mov	r2, r6
 800adca:	4653      	mov	r3, sl
 800adcc:	ec45 4b10 	vmov	d0, r4, r5
 800add0:	f000 fe0e 	bl	800b9f0 <_dtoa_r>
 800add4:	2f47      	cmp	r7, #71	; 0x47
 800add6:	4680      	mov	r8, r0
 800add8:	d102      	bne.n	800ade0 <__cvt+0x62>
 800adda:	f019 0f01 	tst.w	r9, #1
 800adde:	d026      	beq.n	800ae2e <__cvt+0xb0>
 800ade0:	2f46      	cmp	r7, #70	; 0x46
 800ade2:	eb08 0906 	add.w	r9, r8, r6
 800ade6:	d111      	bne.n	800ae0c <__cvt+0x8e>
 800ade8:	f898 3000 	ldrb.w	r3, [r8]
 800adec:	2b30      	cmp	r3, #48	; 0x30
 800adee:	d10a      	bne.n	800ae06 <__cvt+0x88>
 800adf0:	2200      	movs	r2, #0
 800adf2:	2300      	movs	r3, #0
 800adf4:	4620      	mov	r0, r4
 800adf6:	4629      	mov	r1, r5
 800adf8:	f7f5 fe8e 	bl	8000b18 <__aeabi_dcmpeq>
 800adfc:	b918      	cbnz	r0, 800ae06 <__cvt+0x88>
 800adfe:	f1c6 0601 	rsb	r6, r6, #1
 800ae02:	f8ca 6000 	str.w	r6, [sl]
 800ae06:	f8da 3000 	ldr.w	r3, [sl]
 800ae0a:	4499      	add	r9, r3
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	2300      	movs	r3, #0
 800ae10:	4620      	mov	r0, r4
 800ae12:	4629      	mov	r1, r5
 800ae14:	f7f5 fe80 	bl	8000b18 <__aeabi_dcmpeq>
 800ae18:	b938      	cbnz	r0, 800ae2a <__cvt+0xac>
 800ae1a:	2230      	movs	r2, #48	; 0x30
 800ae1c:	9b03      	ldr	r3, [sp, #12]
 800ae1e:	454b      	cmp	r3, r9
 800ae20:	d205      	bcs.n	800ae2e <__cvt+0xb0>
 800ae22:	1c59      	adds	r1, r3, #1
 800ae24:	9103      	str	r1, [sp, #12]
 800ae26:	701a      	strb	r2, [r3, #0]
 800ae28:	e7f8      	b.n	800ae1c <__cvt+0x9e>
 800ae2a:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae2e:	9b03      	ldr	r3, [sp, #12]
 800ae30:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae32:	eba3 0308 	sub.w	r3, r3, r8
 800ae36:	4640      	mov	r0, r8
 800ae38:	6013      	str	r3, [r2, #0]
 800ae3a:	b004      	add	sp, #16
 800ae3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800ae40 <__exponent>:
 800ae40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ae42:	2900      	cmp	r1, #0
 800ae44:	4604      	mov	r4, r0
 800ae46:	bfba      	itte	lt
 800ae48:	4249      	neglt	r1, r1
 800ae4a:	232d      	movlt	r3, #45	; 0x2d
 800ae4c:	232b      	movge	r3, #43	; 0x2b
 800ae4e:	2909      	cmp	r1, #9
 800ae50:	f804 2b02 	strb.w	r2, [r4], #2
 800ae54:	7043      	strb	r3, [r0, #1]
 800ae56:	dd20      	ble.n	800ae9a <__exponent+0x5a>
 800ae58:	f10d 0307 	add.w	r3, sp, #7
 800ae5c:	461f      	mov	r7, r3
 800ae5e:	260a      	movs	r6, #10
 800ae60:	fb91 f5f6 	sdiv	r5, r1, r6
 800ae64:	fb06 1115 	mls	r1, r6, r5, r1
 800ae68:	3130      	adds	r1, #48	; 0x30
 800ae6a:	2d09      	cmp	r5, #9
 800ae6c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ae70:	f103 32ff 	add.w	r2, r3, #4294967295
 800ae74:	4629      	mov	r1, r5
 800ae76:	dc09      	bgt.n	800ae8c <__exponent+0x4c>
 800ae78:	3130      	adds	r1, #48	; 0x30
 800ae7a:	3b02      	subs	r3, #2
 800ae7c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ae80:	42bb      	cmp	r3, r7
 800ae82:	4622      	mov	r2, r4
 800ae84:	d304      	bcc.n	800ae90 <__exponent+0x50>
 800ae86:	1a10      	subs	r0, r2, r0
 800ae88:	b003      	add	sp, #12
 800ae8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae8c:	4613      	mov	r3, r2
 800ae8e:	e7e7      	b.n	800ae60 <__exponent+0x20>
 800ae90:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae94:	f804 2b01 	strb.w	r2, [r4], #1
 800ae98:	e7f2      	b.n	800ae80 <__exponent+0x40>
 800ae9a:	2330      	movs	r3, #48	; 0x30
 800ae9c:	4419      	add	r1, r3
 800ae9e:	7083      	strb	r3, [r0, #2]
 800aea0:	1d02      	adds	r2, r0, #4
 800aea2:	70c1      	strb	r1, [r0, #3]
 800aea4:	e7ef      	b.n	800ae86 <__exponent+0x46>
	...

0800aea8 <_printf_float>:
 800aea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeac:	b08d      	sub	sp, #52	; 0x34
 800aeae:	460c      	mov	r4, r1
 800aeb0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800aeb4:	4616      	mov	r6, r2
 800aeb6:	461f      	mov	r7, r3
 800aeb8:	4605      	mov	r5, r0
 800aeba:	f001 fccb 	bl	800c854 <_localeconv_r>
 800aebe:	6803      	ldr	r3, [r0, #0]
 800aec0:	9304      	str	r3, [sp, #16]
 800aec2:	4618      	mov	r0, r3
 800aec4:	f7f5 f9ac 	bl	8000220 <strlen>
 800aec8:	2300      	movs	r3, #0
 800aeca:	930a      	str	r3, [sp, #40]	; 0x28
 800aecc:	f8d8 3000 	ldr.w	r3, [r8]
 800aed0:	9005      	str	r0, [sp, #20]
 800aed2:	3307      	adds	r3, #7
 800aed4:	f023 0307 	bic.w	r3, r3, #7
 800aed8:	f103 0208 	add.w	r2, r3, #8
 800aedc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aee0:	f8d4 b000 	ldr.w	fp, [r4]
 800aee4:	f8c8 2000 	str.w	r2, [r8]
 800aee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeec:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800aef0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800aef4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800aef8:	9307      	str	r3, [sp, #28]
 800aefa:	f8cd 8018 	str.w	r8, [sp, #24]
 800aefe:	f04f 32ff 	mov.w	r2, #4294967295
 800af02:	4ba7      	ldr	r3, [pc, #668]	; (800b1a0 <_printf_float+0x2f8>)
 800af04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af08:	f7f5 fe38 	bl	8000b7c <__aeabi_dcmpun>
 800af0c:	bb70      	cbnz	r0, 800af6c <_printf_float+0xc4>
 800af0e:	f04f 32ff 	mov.w	r2, #4294967295
 800af12:	4ba3      	ldr	r3, [pc, #652]	; (800b1a0 <_printf_float+0x2f8>)
 800af14:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af18:	f7f5 fe12 	bl	8000b40 <__aeabi_dcmple>
 800af1c:	bb30      	cbnz	r0, 800af6c <_printf_float+0xc4>
 800af1e:	2200      	movs	r2, #0
 800af20:	2300      	movs	r3, #0
 800af22:	4640      	mov	r0, r8
 800af24:	4649      	mov	r1, r9
 800af26:	f7f5 fe01 	bl	8000b2c <__aeabi_dcmplt>
 800af2a:	b110      	cbz	r0, 800af32 <_printf_float+0x8a>
 800af2c:	232d      	movs	r3, #45	; 0x2d
 800af2e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af32:	4a9c      	ldr	r2, [pc, #624]	; (800b1a4 <_printf_float+0x2fc>)
 800af34:	4b9c      	ldr	r3, [pc, #624]	; (800b1a8 <_printf_float+0x300>)
 800af36:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800af3a:	bf8c      	ite	hi
 800af3c:	4690      	movhi	r8, r2
 800af3e:	4698      	movls	r8, r3
 800af40:	2303      	movs	r3, #3
 800af42:	f02b 0204 	bic.w	r2, fp, #4
 800af46:	6123      	str	r3, [r4, #16]
 800af48:	6022      	str	r2, [r4, #0]
 800af4a:	f04f 0900 	mov.w	r9, #0
 800af4e:	9700      	str	r7, [sp, #0]
 800af50:	4633      	mov	r3, r6
 800af52:	aa0b      	add	r2, sp, #44	; 0x2c
 800af54:	4621      	mov	r1, r4
 800af56:	4628      	mov	r0, r5
 800af58:	f000 f9e6 	bl	800b328 <_printf_common>
 800af5c:	3001      	adds	r0, #1
 800af5e:	f040 808d 	bne.w	800b07c <_printf_float+0x1d4>
 800af62:	f04f 30ff 	mov.w	r0, #4294967295
 800af66:	b00d      	add	sp, #52	; 0x34
 800af68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af6c:	4642      	mov	r2, r8
 800af6e:	464b      	mov	r3, r9
 800af70:	4640      	mov	r0, r8
 800af72:	4649      	mov	r1, r9
 800af74:	f7f5 fe02 	bl	8000b7c <__aeabi_dcmpun>
 800af78:	b110      	cbz	r0, 800af80 <_printf_float+0xd8>
 800af7a:	4a8c      	ldr	r2, [pc, #560]	; (800b1ac <_printf_float+0x304>)
 800af7c:	4b8c      	ldr	r3, [pc, #560]	; (800b1b0 <_printf_float+0x308>)
 800af7e:	e7da      	b.n	800af36 <_printf_float+0x8e>
 800af80:	6861      	ldr	r1, [r4, #4]
 800af82:	1c4b      	adds	r3, r1, #1
 800af84:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800af88:	a80a      	add	r0, sp, #40	; 0x28
 800af8a:	d13e      	bne.n	800b00a <_printf_float+0x162>
 800af8c:	2306      	movs	r3, #6
 800af8e:	6063      	str	r3, [r4, #4]
 800af90:	2300      	movs	r3, #0
 800af92:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800af96:	ab09      	add	r3, sp, #36	; 0x24
 800af98:	9300      	str	r3, [sp, #0]
 800af9a:	ec49 8b10 	vmov	d0, r8, r9
 800af9e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800afa2:	6022      	str	r2, [r4, #0]
 800afa4:	f8cd a004 	str.w	sl, [sp, #4]
 800afa8:	6861      	ldr	r1, [r4, #4]
 800afaa:	4628      	mov	r0, r5
 800afac:	f7ff fee7 	bl	800ad7e <__cvt>
 800afb0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800afb4:	2b47      	cmp	r3, #71	; 0x47
 800afb6:	4680      	mov	r8, r0
 800afb8:	d109      	bne.n	800afce <_printf_float+0x126>
 800afba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afbc:	1cd8      	adds	r0, r3, #3
 800afbe:	db02      	blt.n	800afc6 <_printf_float+0x11e>
 800afc0:	6862      	ldr	r2, [r4, #4]
 800afc2:	4293      	cmp	r3, r2
 800afc4:	dd47      	ble.n	800b056 <_printf_float+0x1ae>
 800afc6:	f1aa 0a02 	sub.w	sl, sl, #2
 800afca:	fa5f fa8a 	uxtb.w	sl, sl
 800afce:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800afd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800afd4:	d824      	bhi.n	800b020 <_printf_float+0x178>
 800afd6:	3901      	subs	r1, #1
 800afd8:	4652      	mov	r2, sl
 800afda:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800afde:	9109      	str	r1, [sp, #36]	; 0x24
 800afe0:	f7ff ff2e 	bl	800ae40 <__exponent>
 800afe4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afe6:	1813      	adds	r3, r2, r0
 800afe8:	2a01      	cmp	r2, #1
 800afea:	4681      	mov	r9, r0
 800afec:	6123      	str	r3, [r4, #16]
 800afee:	dc02      	bgt.n	800aff6 <_printf_float+0x14e>
 800aff0:	6822      	ldr	r2, [r4, #0]
 800aff2:	07d1      	lsls	r1, r2, #31
 800aff4:	d501      	bpl.n	800affa <_printf_float+0x152>
 800aff6:	3301      	adds	r3, #1
 800aff8:	6123      	str	r3, [r4, #16]
 800affa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800affe:	2b00      	cmp	r3, #0
 800b000:	d0a5      	beq.n	800af4e <_printf_float+0xa6>
 800b002:	232d      	movs	r3, #45	; 0x2d
 800b004:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b008:	e7a1      	b.n	800af4e <_printf_float+0xa6>
 800b00a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b00e:	f000 8177 	beq.w	800b300 <_printf_float+0x458>
 800b012:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b016:	d1bb      	bne.n	800af90 <_printf_float+0xe8>
 800b018:	2900      	cmp	r1, #0
 800b01a:	d1b9      	bne.n	800af90 <_printf_float+0xe8>
 800b01c:	2301      	movs	r3, #1
 800b01e:	e7b6      	b.n	800af8e <_printf_float+0xe6>
 800b020:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b024:	d119      	bne.n	800b05a <_printf_float+0x1b2>
 800b026:	2900      	cmp	r1, #0
 800b028:	6863      	ldr	r3, [r4, #4]
 800b02a:	dd0c      	ble.n	800b046 <_printf_float+0x19e>
 800b02c:	6121      	str	r1, [r4, #16]
 800b02e:	b913      	cbnz	r3, 800b036 <_printf_float+0x18e>
 800b030:	6822      	ldr	r2, [r4, #0]
 800b032:	07d2      	lsls	r2, r2, #31
 800b034:	d502      	bpl.n	800b03c <_printf_float+0x194>
 800b036:	3301      	adds	r3, #1
 800b038:	440b      	add	r3, r1
 800b03a:	6123      	str	r3, [r4, #16]
 800b03c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b03e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b040:	f04f 0900 	mov.w	r9, #0
 800b044:	e7d9      	b.n	800affa <_printf_float+0x152>
 800b046:	b913      	cbnz	r3, 800b04e <_printf_float+0x1a6>
 800b048:	6822      	ldr	r2, [r4, #0]
 800b04a:	07d0      	lsls	r0, r2, #31
 800b04c:	d501      	bpl.n	800b052 <_printf_float+0x1aa>
 800b04e:	3302      	adds	r3, #2
 800b050:	e7f3      	b.n	800b03a <_printf_float+0x192>
 800b052:	2301      	movs	r3, #1
 800b054:	e7f1      	b.n	800b03a <_printf_float+0x192>
 800b056:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b05a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b05e:	4293      	cmp	r3, r2
 800b060:	db05      	blt.n	800b06e <_printf_float+0x1c6>
 800b062:	6822      	ldr	r2, [r4, #0]
 800b064:	6123      	str	r3, [r4, #16]
 800b066:	07d1      	lsls	r1, r2, #31
 800b068:	d5e8      	bpl.n	800b03c <_printf_float+0x194>
 800b06a:	3301      	adds	r3, #1
 800b06c:	e7e5      	b.n	800b03a <_printf_float+0x192>
 800b06e:	2b00      	cmp	r3, #0
 800b070:	bfd4      	ite	le
 800b072:	f1c3 0302 	rsble	r3, r3, #2
 800b076:	2301      	movgt	r3, #1
 800b078:	4413      	add	r3, r2
 800b07a:	e7de      	b.n	800b03a <_printf_float+0x192>
 800b07c:	6823      	ldr	r3, [r4, #0]
 800b07e:	055a      	lsls	r2, r3, #21
 800b080:	d407      	bmi.n	800b092 <_printf_float+0x1ea>
 800b082:	6923      	ldr	r3, [r4, #16]
 800b084:	4642      	mov	r2, r8
 800b086:	4631      	mov	r1, r6
 800b088:	4628      	mov	r0, r5
 800b08a:	47b8      	blx	r7
 800b08c:	3001      	adds	r0, #1
 800b08e:	d12b      	bne.n	800b0e8 <_printf_float+0x240>
 800b090:	e767      	b.n	800af62 <_printf_float+0xba>
 800b092:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b096:	f240 80dc 	bls.w	800b252 <_printf_float+0x3aa>
 800b09a:	2200      	movs	r2, #0
 800b09c:	2300      	movs	r3, #0
 800b09e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b0a2:	f7f5 fd39 	bl	8000b18 <__aeabi_dcmpeq>
 800b0a6:	2800      	cmp	r0, #0
 800b0a8:	d033      	beq.n	800b112 <_printf_float+0x26a>
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	4a41      	ldr	r2, [pc, #260]	; (800b1b4 <_printf_float+0x30c>)
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	47b8      	blx	r7
 800b0b4:	3001      	adds	r0, #1
 800b0b6:	f43f af54 	beq.w	800af62 <_printf_float+0xba>
 800b0ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b0be:	429a      	cmp	r2, r3
 800b0c0:	db02      	blt.n	800b0c8 <_printf_float+0x220>
 800b0c2:	6823      	ldr	r3, [r4, #0]
 800b0c4:	07d8      	lsls	r0, r3, #31
 800b0c6:	d50f      	bpl.n	800b0e8 <_printf_float+0x240>
 800b0c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0cc:	4631      	mov	r1, r6
 800b0ce:	4628      	mov	r0, r5
 800b0d0:	47b8      	blx	r7
 800b0d2:	3001      	adds	r0, #1
 800b0d4:	f43f af45 	beq.w	800af62 <_printf_float+0xba>
 800b0d8:	f04f 0800 	mov.w	r8, #0
 800b0dc:	f104 091a 	add.w	r9, r4, #26
 800b0e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0e2:	3b01      	subs	r3, #1
 800b0e4:	4543      	cmp	r3, r8
 800b0e6:	dc09      	bgt.n	800b0fc <_printf_float+0x254>
 800b0e8:	6823      	ldr	r3, [r4, #0]
 800b0ea:	079b      	lsls	r3, r3, #30
 800b0ec:	f100 8103 	bmi.w	800b2f6 <_printf_float+0x44e>
 800b0f0:	68e0      	ldr	r0, [r4, #12]
 800b0f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0f4:	4298      	cmp	r0, r3
 800b0f6:	bfb8      	it	lt
 800b0f8:	4618      	movlt	r0, r3
 800b0fa:	e734      	b.n	800af66 <_printf_float+0xbe>
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	464a      	mov	r2, r9
 800b100:	4631      	mov	r1, r6
 800b102:	4628      	mov	r0, r5
 800b104:	47b8      	blx	r7
 800b106:	3001      	adds	r0, #1
 800b108:	f43f af2b 	beq.w	800af62 <_printf_float+0xba>
 800b10c:	f108 0801 	add.w	r8, r8, #1
 800b110:	e7e6      	b.n	800b0e0 <_printf_float+0x238>
 800b112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b114:	2b00      	cmp	r3, #0
 800b116:	dc2b      	bgt.n	800b170 <_printf_float+0x2c8>
 800b118:	2301      	movs	r3, #1
 800b11a:	4a26      	ldr	r2, [pc, #152]	; (800b1b4 <_printf_float+0x30c>)
 800b11c:	4631      	mov	r1, r6
 800b11e:	4628      	mov	r0, r5
 800b120:	47b8      	blx	r7
 800b122:	3001      	adds	r0, #1
 800b124:	f43f af1d 	beq.w	800af62 <_printf_float+0xba>
 800b128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b12a:	b923      	cbnz	r3, 800b136 <_printf_float+0x28e>
 800b12c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b12e:	b913      	cbnz	r3, 800b136 <_printf_float+0x28e>
 800b130:	6823      	ldr	r3, [r4, #0]
 800b132:	07d9      	lsls	r1, r3, #31
 800b134:	d5d8      	bpl.n	800b0e8 <_printf_float+0x240>
 800b136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b13a:	4631      	mov	r1, r6
 800b13c:	4628      	mov	r0, r5
 800b13e:	47b8      	blx	r7
 800b140:	3001      	adds	r0, #1
 800b142:	f43f af0e 	beq.w	800af62 <_printf_float+0xba>
 800b146:	f04f 0900 	mov.w	r9, #0
 800b14a:	f104 0a1a 	add.w	sl, r4, #26
 800b14e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b150:	425b      	negs	r3, r3
 800b152:	454b      	cmp	r3, r9
 800b154:	dc01      	bgt.n	800b15a <_printf_float+0x2b2>
 800b156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b158:	e794      	b.n	800b084 <_printf_float+0x1dc>
 800b15a:	2301      	movs	r3, #1
 800b15c:	4652      	mov	r2, sl
 800b15e:	4631      	mov	r1, r6
 800b160:	4628      	mov	r0, r5
 800b162:	47b8      	blx	r7
 800b164:	3001      	adds	r0, #1
 800b166:	f43f aefc 	beq.w	800af62 <_printf_float+0xba>
 800b16a:	f109 0901 	add.w	r9, r9, #1
 800b16e:	e7ee      	b.n	800b14e <_printf_float+0x2a6>
 800b170:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b172:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b174:	429a      	cmp	r2, r3
 800b176:	bfa8      	it	ge
 800b178:	461a      	movge	r2, r3
 800b17a:	2a00      	cmp	r2, #0
 800b17c:	4691      	mov	r9, r2
 800b17e:	dd07      	ble.n	800b190 <_printf_float+0x2e8>
 800b180:	4613      	mov	r3, r2
 800b182:	4631      	mov	r1, r6
 800b184:	4642      	mov	r2, r8
 800b186:	4628      	mov	r0, r5
 800b188:	47b8      	blx	r7
 800b18a:	3001      	adds	r0, #1
 800b18c:	f43f aee9 	beq.w	800af62 <_printf_float+0xba>
 800b190:	f104 031a 	add.w	r3, r4, #26
 800b194:	f04f 0b00 	mov.w	fp, #0
 800b198:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b19c:	9306      	str	r3, [sp, #24]
 800b19e:	e015      	b.n	800b1cc <_printf_float+0x324>
 800b1a0:	7fefffff 	.word	0x7fefffff
 800b1a4:	0800d5f4 	.word	0x0800d5f4
 800b1a8:	0800d5f0 	.word	0x0800d5f0
 800b1ac:	0800d5fc 	.word	0x0800d5fc
 800b1b0:	0800d5f8 	.word	0x0800d5f8
 800b1b4:	0800d600 	.word	0x0800d600
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	9a06      	ldr	r2, [sp, #24]
 800b1bc:	4631      	mov	r1, r6
 800b1be:	4628      	mov	r0, r5
 800b1c0:	47b8      	blx	r7
 800b1c2:	3001      	adds	r0, #1
 800b1c4:	f43f aecd 	beq.w	800af62 <_printf_float+0xba>
 800b1c8:	f10b 0b01 	add.w	fp, fp, #1
 800b1cc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b1d0:	ebaa 0309 	sub.w	r3, sl, r9
 800b1d4:	455b      	cmp	r3, fp
 800b1d6:	dcef      	bgt.n	800b1b8 <_printf_float+0x310>
 800b1d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1dc:	429a      	cmp	r2, r3
 800b1de:	44d0      	add	r8, sl
 800b1e0:	db15      	blt.n	800b20e <_printf_float+0x366>
 800b1e2:	6823      	ldr	r3, [r4, #0]
 800b1e4:	07da      	lsls	r2, r3, #31
 800b1e6:	d412      	bmi.n	800b20e <_printf_float+0x366>
 800b1e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1ec:	eba3 020a 	sub.w	r2, r3, sl
 800b1f0:	eba3 0a01 	sub.w	sl, r3, r1
 800b1f4:	4592      	cmp	sl, r2
 800b1f6:	bfa8      	it	ge
 800b1f8:	4692      	movge	sl, r2
 800b1fa:	f1ba 0f00 	cmp.w	sl, #0
 800b1fe:	dc0e      	bgt.n	800b21e <_printf_float+0x376>
 800b200:	f04f 0800 	mov.w	r8, #0
 800b204:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b208:	f104 091a 	add.w	r9, r4, #26
 800b20c:	e019      	b.n	800b242 <_printf_float+0x39a>
 800b20e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b212:	4631      	mov	r1, r6
 800b214:	4628      	mov	r0, r5
 800b216:	47b8      	blx	r7
 800b218:	3001      	adds	r0, #1
 800b21a:	d1e5      	bne.n	800b1e8 <_printf_float+0x340>
 800b21c:	e6a1      	b.n	800af62 <_printf_float+0xba>
 800b21e:	4653      	mov	r3, sl
 800b220:	4642      	mov	r2, r8
 800b222:	4631      	mov	r1, r6
 800b224:	4628      	mov	r0, r5
 800b226:	47b8      	blx	r7
 800b228:	3001      	adds	r0, #1
 800b22a:	d1e9      	bne.n	800b200 <_printf_float+0x358>
 800b22c:	e699      	b.n	800af62 <_printf_float+0xba>
 800b22e:	2301      	movs	r3, #1
 800b230:	464a      	mov	r2, r9
 800b232:	4631      	mov	r1, r6
 800b234:	4628      	mov	r0, r5
 800b236:	47b8      	blx	r7
 800b238:	3001      	adds	r0, #1
 800b23a:	f43f ae92 	beq.w	800af62 <_printf_float+0xba>
 800b23e:	f108 0801 	add.w	r8, r8, #1
 800b242:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b246:	1a9b      	subs	r3, r3, r2
 800b248:	eba3 030a 	sub.w	r3, r3, sl
 800b24c:	4543      	cmp	r3, r8
 800b24e:	dcee      	bgt.n	800b22e <_printf_float+0x386>
 800b250:	e74a      	b.n	800b0e8 <_printf_float+0x240>
 800b252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b254:	2a01      	cmp	r2, #1
 800b256:	dc01      	bgt.n	800b25c <_printf_float+0x3b4>
 800b258:	07db      	lsls	r3, r3, #31
 800b25a:	d53a      	bpl.n	800b2d2 <_printf_float+0x42a>
 800b25c:	2301      	movs	r3, #1
 800b25e:	4642      	mov	r2, r8
 800b260:	4631      	mov	r1, r6
 800b262:	4628      	mov	r0, r5
 800b264:	47b8      	blx	r7
 800b266:	3001      	adds	r0, #1
 800b268:	f43f ae7b 	beq.w	800af62 <_printf_float+0xba>
 800b26c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b270:	4631      	mov	r1, r6
 800b272:	4628      	mov	r0, r5
 800b274:	47b8      	blx	r7
 800b276:	3001      	adds	r0, #1
 800b278:	f108 0801 	add.w	r8, r8, #1
 800b27c:	f43f ae71 	beq.w	800af62 <_printf_float+0xba>
 800b280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b282:	2200      	movs	r2, #0
 800b284:	f103 3aff 	add.w	sl, r3, #4294967295
 800b288:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b28c:	2300      	movs	r3, #0
 800b28e:	f7f5 fc43 	bl	8000b18 <__aeabi_dcmpeq>
 800b292:	b9c8      	cbnz	r0, 800b2c8 <_printf_float+0x420>
 800b294:	4653      	mov	r3, sl
 800b296:	4642      	mov	r2, r8
 800b298:	4631      	mov	r1, r6
 800b29a:	4628      	mov	r0, r5
 800b29c:	47b8      	blx	r7
 800b29e:	3001      	adds	r0, #1
 800b2a0:	d10e      	bne.n	800b2c0 <_printf_float+0x418>
 800b2a2:	e65e      	b.n	800af62 <_printf_float+0xba>
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	4652      	mov	r2, sl
 800b2a8:	4631      	mov	r1, r6
 800b2aa:	4628      	mov	r0, r5
 800b2ac:	47b8      	blx	r7
 800b2ae:	3001      	adds	r0, #1
 800b2b0:	f43f ae57 	beq.w	800af62 <_printf_float+0xba>
 800b2b4:	f108 0801 	add.w	r8, r8, #1
 800b2b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2ba:	3b01      	subs	r3, #1
 800b2bc:	4543      	cmp	r3, r8
 800b2be:	dcf1      	bgt.n	800b2a4 <_printf_float+0x3fc>
 800b2c0:	464b      	mov	r3, r9
 800b2c2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b2c6:	e6de      	b.n	800b086 <_printf_float+0x1de>
 800b2c8:	f04f 0800 	mov.w	r8, #0
 800b2cc:	f104 0a1a 	add.w	sl, r4, #26
 800b2d0:	e7f2      	b.n	800b2b8 <_printf_float+0x410>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e7df      	b.n	800b296 <_printf_float+0x3ee>
 800b2d6:	2301      	movs	r3, #1
 800b2d8:	464a      	mov	r2, r9
 800b2da:	4631      	mov	r1, r6
 800b2dc:	4628      	mov	r0, r5
 800b2de:	47b8      	blx	r7
 800b2e0:	3001      	adds	r0, #1
 800b2e2:	f43f ae3e 	beq.w	800af62 <_printf_float+0xba>
 800b2e6:	f108 0801 	add.w	r8, r8, #1
 800b2ea:	68e3      	ldr	r3, [r4, #12]
 800b2ec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b2ee:	1a9b      	subs	r3, r3, r2
 800b2f0:	4543      	cmp	r3, r8
 800b2f2:	dcf0      	bgt.n	800b2d6 <_printf_float+0x42e>
 800b2f4:	e6fc      	b.n	800b0f0 <_printf_float+0x248>
 800b2f6:	f04f 0800 	mov.w	r8, #0
 800b2fa:	f104 0919 	add.w	r9, r4, #25
 800b2fe:	e7f4      	b.n	800b2ea <_printf_float+0x442>
 800b300:	2900      	cmp	r1, #0
 800b302:	f43f ae8b 	beq.w	800b01c <_printf_float+0x174>
 800b306:	2300      	movs	r3, #0
 800b308:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b30c:	ab09      	add	r3, sp, #36	; 0x24
 800b30e:	9300      	str	r3, [sp, #0]
 800b310:	ec49 8b10 	vmov	d0, r8, r9
 800b314:	6022      	str	r2, [r4, #0]
 800b316:	f8cd a004 	str.w	sl, [sp, #4]
 800b31a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b31e:	4628      	mov	r0, r5
 800b320:	f7ff fd2d 	bl	800ad7e <__cvt>
 800b324:	4680      	mov	r8, r0
 800b326:	e648      	b.n	800afba <_printf_float+0x112>

0800b328 <_printf_common>:
 800b328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b32c:	4691      	mov	r9, r2
 800b32e:	461f      	mov	r7, r3
 800b330:	688a      	ldr	r2, [r1, #8]
 800b332:	690b      	ldr	r3, [r1, #16]
 800b334:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b338:	4293      	cmp	r3, r2
 800b33a:	bfb8      	it	lt
 800b33c:	4613      	movlt	r3, r2
 800b33e:	f8c9 3000 	str.w	r3, [r9]
 800b342:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b346:	4606      	mov	r6, r0
 800b348:	460c      	mov	r4, r1
 800b34a:	b112      	cbz	r2, 800b352 <_printf_common+0x2a>
 800b34c:	3301      	adds	r3, #1
 800b34e:	f8c9 3000 	str.w	r3, [r9]
 800b352:	6823      	ldr	r3, [r4, #0]
 800b354:	0699      	lsls	r1, r3, #26
 800b356:	bf42      	ittt	mi
 800b358:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b35c:	3302      	addmi	r3, #2
 800b35e:	f8c9 3000 	strmi.w	r3, [r9]
 800b362:	6825      	ldr	r5, [r4, #0]
 800b364:	f015 0506 	ands.w	r5, r5, #6
 800b368:	d107      	bne.n	800b37a <_printf_common+0x52>
 800b36a:	f104 0a19 	add.w	sl, r4, #25
 800b36e:	68e3      	ldr	r3, [r4, #12]
 800b370:	f8d9 2000 	ldr.w	r2, [r9]
 800b374:	1a9b      	subs	r3, r3, r2
 800b376:	42ab      	cmp	r3, r5
 800b378:	dc28      	bgt.n	800b3cc <_printf_common+0xa4>
 800b37a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b37e:	6822      	ldr	r2, [r4, #0]
 800b380:	3300      	adds	r3, #0
 800b382:	bf18      	it	ne
 800b384:	2301      	movne	r3, #1
 800b386:	0692      	lsls	r2, r2, #26
 800b388:	d42d      	bmi.n	800b3e6 <_printf_common+0xbe>
 800b38a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b38e:	4639      	mov	r1, r7
 800b390:	4630      	mov	r0, r6
 800b392:	47c0      	blx	r8
 800b394:	3001      	adds	r0, #1
 800b396:	d020      	beq.n	800b3da <_printf_common+0xb2>
 800b398:	6823      	ldr	r3, [r4, #0]
 800b39a:	68e5      	ldr	r5, [r4, #12]
 800b39c:	f8d9 2000 	ldr.w	r2, [r9]
 800b3a0:	f003 0306 	and.w	r3, r3, #6
 800b3a4:	2b04      	cmp	r3, #4
 800b3a6:	bf08      	it	eq
 800b3a8:	1aad      	subeq	r5, r5, r2
 800b3aa:	68a3      	ldr	r3, [r4, #8]
 800b3ac:	6922      	ldr	r2, [r4, #16]
 800b3ae:	bf0c      	ite	eq
 800b3b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3b4:	2500      	movne	r5, #0
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	bfc4      	itt	gt
 800b3ba:	1a9b      	subgt	r3, r3, r2
 800b3bc:	18ed      	addgt	r5, r5, r3
 800b3be:	f04f 0900 	mov.w	r9, #0
 800b3c2:	341a      	adds	r4, #26
 800b3c4:	454d      	cmp	r5, r9
 800b3c6:	d11a      	bne.n	800b3fe <_printf_common+0xd6>
 800b3c8:	2000      	movs	r0, #0
 800b3ca:	e008      	b.n	800b3de <_printf_common+0xb6>
 800b3cc:	2301      	movs	r3, #1
 800b3ce:	4652      	mov	r2, sl
 800b3d0:	4639      	mov	r1, r7
 800b3d2:	4630      	mov	r0, r6
 800b3d4:	47c0      	blx	r8
 800b3d6:	3001      	adds	r0, #1
 800b3d8:	d103      	bne.n	800b3e2 <_printf_common+0xba>
 800b3da:	f04f 30ff 	mov.w	r0, #4294967295
 800b3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3e2:	3501      	adds	r5, #1
 800b3e4:	e7c3      	b.n	800b36e <_printf_common+0x46>
 800b3e6:	18e1      	adds	r1, r4, r3
 800b3e8:	1c5a      	adds	r2, r3, #1
 800b3ea:	2030      	movs	r0, #48	; 0x30
 800b3ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b3f0:	4422      	add	r2, r4
 800b3f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b3f6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b3fa:	3302      	adds	r3, #2
 800b3fc:	e7c5      	b.n	800b38a <_printf_common+0x62>
 800b3fe:	2301      	movs	r3, #1
 800b400:	4622      	mov	r2, r4
 800b402:	4639      	mov	r1, r7
 800b404:	4630      	mov	r0, r6
 800b406:	47c0      	blx	r8
 800b408:	3001      	adds	r0, #1
 800b40a:	d0e6      	beq.n	800b3da <_printf_common+0xb2>
 800b40c:	f109 0901 	add.w	r9, r9, #1
 800b410:	e7d8      	b.n	800b3c4 <_printf_common+0x9c>
	...

0800b414 <_printf_i>:
 800b414:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b418:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b41c:	460c      	mov	r4, r1
 800b41e:	7e09      	ldrb	r1, [r1, #24]
 800b420:	b085      	sub	sp, #20
 800b422:	296e      	cmp	r1, #110	; 0x6e
 800b424:	4617      	mov	r7, r2
 800b426:	4606      	mov	r6, r0
 800b428:	4698      	mov	r8, r3
 800b42a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b42c:	f000 80b3 	beq.w	800b596 <_printf_i+0x182>
 800b430:	d822      	bhi.n	800b478 <_printf_i+0x64>
 800b432:	2963      	cmp	r1, #99	; 0x63
 800b434:	d036      	beq.n	800b4a4 <_printf_i+0x90>
 800b436:	d80a      	bhi.n	800b44e <_printf_i+0x3a>
 800b438:	2900      	cmp	r1, #0
 800b43a:	f000 80b9 	beq.w	800b5b0 <_printf_i+0x19c>
 800b43e:	2958      	cmp	r1, #88	; 0x58
 800b440:	f000 8083 	beq.w	800b54a <_printf_i+0x136>
 800b444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b448:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b44c:	e032      	b.n	800b4b4 <_printf_i+0xa0>
 800b44e:	2964      	cmp	r1, #100	; 0x64
 800b450:	d001      	beq.n	800b456 <_printf_i+0x42>
 800b452:	2969      	cmp	r1, #105	; 0x69
 800b454:	d1f6      	bne.n	800b444 <_printf_i+0x30>
 800b456:	6820      	ldr	r0, [r4, #0]
 800b458:	6813      	ldr	r3, [r2, #0]
 800b45a:	0605      	lsls	r5, r0, #24
 800b45c:	f103 0104 	add.w	r1, r3, #4
 800b460:	d52a      	bpl.n	800b4b8 <_printf_i+0xa4>
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	6011      	str	r1, [r2, #0]
 800b466:	2b00      	cmp	r3, #0
 800b468:	da03      	bge.n	800b472 <_printf_i+0x5e>
 800b46a:	222d      	movs	r2, #45	; 0x2d
 800b46c:	425b      	negs	r3, r3
 800b46e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b472:	486f      	ldr	r0, [pc, #444]	; (800b630 <_printf_i+0x21c>)
 800b474:	220a      	movs	r2, #10
 800b476:	e039      	b.n	800b4ec <_printf_i+0xd8>
 800b478:	2973      	cmp	r1, #115	; 0x73
 800b47a:	f000 809d 	beq.w	800b5b8 <_printf_i+0x1a4>
 800b47e:	d808      	bhi.n	800b492 <_printf_i+0x7e>
 800b480:	296f      	cmp	r1, #111	; 0x6f
 800b482:	d020      	beq.n	800b4c6 <_printf_i+0xb2>
 800b484:	2970      	cmp	r1, #112	; 0x70
 800b486:	d1dd      	bne.n	800b444 <_printf_i+0x30>
 800b488:	6823      	ldr	r3, [r4, #0]
 800b48a:	f043 0320 	orr.w	r3, r3, #32
 800b48e:	6023      	str	r3, [r4, #0]
 800b490:	e003      	b.n	800b49a <_printf_i+0x86>
 800b492:	2975      	cmp	r1, #117	; 0x75
 800b494:	d017      	beq.n	800b4c6 <_printf_i+0xb2>
 800b496:	2978      	cmp	r1, #120	; 0x78
 800b498:	d1d4      	bne.n	800b444 <_printf_i+0x30>
 800b49a:	2378      	movs	r3, #120	; 0x78
 800b49c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b4a0:	4864      	ldr	r0, [pc, #400]	; (800b634 <_printf_i+0x220>)
 800b4a2:	e055      	b.n	800b550 <_printf_i+0x13c>
 800b4a4:	6813      	ldr	r3, [r2, #0]
 800b4a6:	1d19      	adds	r1, r3, #4
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	6011      	str	r1, [r2, #0]
 800b4ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	e08c      	b.n	800b5d2 <_printf_i+0x1be>
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	6011      	str	r1, [r2, #0]
 800b4bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b4c0:	bf18      	it	ne
 800b4c2:	b21b      	sxthne	r3, r3
 800b4c4:	e7cf      	b.n	800b466 <_printf_i+0x52>
 800b4c6:	6813      	ldr	r3, [r2, #0]
 800b4c8:	6825      	ldr	r5, [r4, #0]
 800b4ca:	1d18      	adds	r0, r3, #4
 800b4cc:	6010      	str	r0, [r2, #0]
 800b4ce:	0628      	lsls	r0, r5, #24
 800b4d0:	d501      	bpl.n	800b4d6 <_printf_i+0xc2>
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	e002      	b.n	800b4dc <_printf_i+0xc8>
 800b4d6:	0668      	lsls	r0, r5, #25
 800b4d8:	d5fb      	bpl.n	800b4d2 <_printf_i+0xbe>
 800b4da:	881b      	ldrh	r3, [r3, #0]
 800b4dc:	4854      	ldr	r0, [pc, #336]	; (800b630 <_printf_i+0x21c>)
 800b4de:	296f      	cmp	r1, #111	; 0x6f
 800b4e0:	bf14      	ite	ne
 800b4e2:	220a      	movne	r2, #10
 800b4e4:	2208      	moveq	r2, #8
 800b4e6:	2100      	movs	r1, #0
 800b4e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b4ec:	6865      	ldr	r5, [r4, #4]
 800b4ee:	60a5      	str	r5, [r4, #8]
 800b4f0:	2d00      	cmp	r5, #0
 800b4f2:	f2c0 8095 	blt.w	800b620 <_printf_i+0x20c>
 800b4f6:	6821      	ldr	r1, [r4, #0]
 800b4f8:	f021 0104 	bic.w	r1, r1, #4
 800b4fc:	6021      	str	r1, [r4, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d13d      	bne.n	800b57e <_printf_i+0x16a>
 800b502:	2d00      	cmp	r5, #0
 800b504:	f040 808e 	bne.w	800b624 <_printf_i+0x210>
 800b508:	4665      	mov	r5, ip
 800b50a:	2a08      	cmp	r2, #8
 800b50c:	d10b      	bne.n	800b526 <_printf_i+0x112>
 800b50e:	6823      	ldr	r3, [r4, #0]
 800b510:	07db      	lsls	r3, r3, #31
 800b512:	d508      	bpl.n	800b526 <_printf_i+0x112>
 800b514:	6923      	ldr	r3, [r4, #16]
 800b516:	6862      	ldr	r2, [r4, #4]
 800b518:	429a      	cmp	r2, r3
 800b51a:	bfde      	ittt	le
 800b51c:	2330      	movle	r3, #48	; 0x30
 800b51e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b522:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b526:	ebac 0305 	sub.w	r3, ip, r5
 800b52a:	6123      	str	r3, [r4, #16]
 800b52c:	f8cd 8000 	str.w	r8, [sp]
 800b530:	463b      	mov	r3, r7
 800b532:	aa03      	add	r2, sp, #12
 800b534:	4621      	mov	r1, r4
 800b536:	4630      	mov	r0, r6
 800b538:	f7ff fef6 	bl	800b328 <_printf_common>
 800b53c:	3001      	adds	r0, #1
 800b53e:	d14d      	bne.n	800b5dc <_printf_i+0x1c8>
 800b540:	f04f 30ff 	mov.w	r0, #4294967295
 800b544:	b005      	add	sp, #20
 800b546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b54a:	4839      	ldr	r0, [pc, #228]	; (800b630 <_printf_i+0x21c>)
 800b54c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b550:	6813      	ldr	r3, [r2, #0]
 800b552:	6821      	ldr	r1, [r4, #0]
 800b554:	1d1d      	adds	r5, r3, #4
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	6015      	str	r5, [r2, #0]
 800b55a:	060a      	lsls	r2, r1, #24
 800b55c:	d50b      	bpl.n	800b576 <_printf_i+0x162>
 800b55e:	07ca      	lsls	r2, r1, #31
 800b560:	bf44      	itt	mi
 800b562:	f041 0120 	orrmi.w	r1, r1, #32
 800b566:	6021      	strmi	r1, [r4, #0]
 800b568:	b91b      	cbnz	r3, 800b572 <_printf_i+0x15e>
 800b56a:	6822      	ldr	r2, [r4, #0]
 800b56c:	f022 0220 	bic.w	r2, r2, #32
 800b570:	6022      	str	r2, [r4, #0]
 800b572:	2210      	movs	r2, #16
 800b574:	e7b7      	b.n	800b4e6 <_printf_i+0xd2>
 800b576:	064d      	lsls	r5, r1, #25
 800b578:	bf48      	it	mi
 800b57a:	b29b      	uxthmi	r3, r3
 800b57c:	e7ef      	b.n	800b55e <_printf_i+0x14a>
 800b57e:	4665      	mov	r5, ip
 800b580:	fbb3 f1f2 	udiv	r1, r3, r2
 800b584:	fb02 3311 	mls	r3, r2, r1, r3
 800b588:	5cc3      	ldrb	r3, [r0, r3]
 800b58a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b58e:	460b      	mov	r3, r1
 800b590:	2900      	cmp	r1, #0
 800b592:	d1f5      	bne.n	800b580 <_printf_i+0x16c>
 800b594:	e7b9      	b.n	800b50a <_printf_i+0xf6>
 800b596:	6813      	ldr	r3, [r2, #0]
 800b598:	6825      	ldr	r5, [r4, #0]
 800b59a:	6961      	ldr	r1, [r4, #20]
 800b59c:	1d18      	adds	r0, r3, #4
 800b59e:	6010      	str	r0, [r2, #0]
 800b5a0:	0628      	lsls	r0, r5, #24
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	d501      	bpl.n	800b5aa <_printf_i+0x196>
 800b5a6:	6019      	str	r1, [r3, #0]
 800b5a8:	e002      	b.n	800b5b0 <_printf_i+0x19c>
 800b5aa:	066a      	lsls	r2, r5, #25
 800b5ac:	d5fb      	bpl.n	800b5a6 <_printf_i+0x192>
 800b5ae:	8019      	strh	r1, [r3, #0]
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	6123      	str	r3, [r4, #16]
 800b5b4:	4665      	mov	r5, ip
 800b5b6:	e7b9      	b.n	800b52c <_printf_i+0x118>
 800b5b8:	6813      	ldr	r3, [r2, #0]
 800b5ba:	1d19      	adds	r1, r3, #4
 800b5bc:	6011      	str	r1, [r2, #0]
 800b5be:	681d      	ldr	r5, [r3, #0]
 800b5c0:	6862      	ldr	r2, [r4, #4]
 800b5c2:	2100      	movs	r1, #0
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	f7f4 fe33 	bl	8000230 <memchr>
 800b5ca:	b108      	cbz	r0, 800b5d0 <_printf_i+0x1bc>
 800b5cc:	1b40      	subs	r0, r0, r5
 800b5ce:	6060      	str	r0, [r4, #4]
 800b5d0:	6863      	ldr	r3, [r4, #4]
 800b5d2:	6123      	str	r3, [r4, #16]
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5da:	e7a7      	b.n	800b52c <_printf_i+0x118>
 800b5dc:	6923      	ldr	r3, [r4, #16]
 800b5de:	462a      	mov	r2, r5
 800b5e0:	4639      	mov	r1, r7
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	47c0      	blx	r8
 800b5e6:	3001      	adds	r0, #1
 800b5e8:	d0aa      	beq.n	800b540 <_printf_i+0x12c>
 800b5ea:	6823      	ldr	r3, [r4, #0]
 800b5ec:	079b      	lsls	r3, r3, #30
 800b5ee:	d413      	bmi.n	800b618 <_printf_i+0x204>
 800b5f0:	68e0      	ldr	r0, [r4, #12]
 800b5f2:	9b03      	ldr	r3, [sp, #12]
 800b5f4:	4298      	cmp	r0, r3
 800b5f6:	bfb8      	it	lt
 800b5f8:	4618      	movlt	r0, r3
 800b5fa:	e7a3      	b.n	800b544 <_printf_i+0x130>
 800b5fc:	2301      	movs	r3, #1
 800b5fe:	464a      	mov	r2, r9
 800b600:	4639      	mov	r1, r7
 800b602:	4630      	mov	r0, r6
 800b604:	47c0      	blx	r8
 800b606:	3001      	adds	r0, #1
 800b608:	d09a      	beq.n	800b540 <_printf_i+0x12c>
 800b60a:	3501      	adds	r5, #1
 800b60c:	68e3      	ldr	r3, [r4, #12]
 800b60e:	9a03      	ldr	r2, [sp, #12]
 800b610:	1a9b      	subs	r3, r3, r2
 800b612:	42ab      	cmp	r3, r5
 800b614:	dcf2      	bgt.n	800b5fc <_printf_i+0x1e8>
 800b616:	e7eb      	b.n	800b5f0 <_printf_i+0x1dc>
 800b618:	2500      	movs	r5, #0
 800b61a:	f104 0919 	add.w	r9, r4, #25
 800b61e:	e7f5      	b.n	800b60c <_printf_i+0x1f8>
 800b620:	2b00      	cmp	r3, #0
 800b622:	d1ac      	bne.n	800b57e <_printf_i+0x16a>
 800b624:	7803      	ldrb	r3, [r0, #0]
 800b626:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b62a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b62e:	e76c      	b.n	800b50a <_printf_i+0xf6>
 800b630:	0800d602 	.word	0x0800d602
 800b634:	0800d613 	.word	0x0800d613

0800b638 <iprintf>:
 800b638:	b40f      	push	{r0, r1, r2, r3}
 800b63a:	4b0a      	ldr	r3, [pc, #40]	; (800b664 <iprintf+0x2c>)
 800b63c:	b513      	push	{r0, r1, r4, lr}
 800b63e:	681c      	ldr	r4, [r3, #0]
 800b640:	b124      	cbz	r4, 800b64c <iprintf+0x14>
 800b642:	69a3      	ldr	r3, [r4, #24]
 800b644:	b913      	cbnz	r3, 800b64c <iprintf+0x14>
 800b646:	4620      	mov	r0, r4
 800b648:	f001 f87a 	bl	800c740 <__sinit>
 800b64c:	ab05      	add	r3, sp, #20
 800b64e:	9a04      	ldr	r2, [sp, #16]
 800b650:	68a1      	ldr	r1, [r4, #8]
 800b652:	9301      	str	r3, [sp, #4]
 800b654:	4620      	mov	r0, r4
 800b656:	f001 fd33 	bl	800d0c0 <_vfiprintf_r>
 800b65a:	b002      	add	sp, #8
 800b65c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b660:	b004      	add	sp, #16
 800b662:	4770      	bx	lr
 800b664:	20000068 	.word	0x20000068

0800b668 <putchar>:
 800b668:	b538      	push	{r3, r4, r5, lr}
 800b66a:	4b08      	ldr	r3, [pc, #32]	; (800b68c <putchar+0x24>)
 800b66c:	681c      	ldr	r4, [r3, #0]
 800b66e:	4605      	mov	r5, r0
 800b670:	b124      	cbz	r4, 800b67c <putchar+0x14>
 800b672:	69a3      	ldr	r3, [r4, #24]
 800b674:	b913      	cbnz	r3, 800b67c <putchar+0x14>
 800b676:	4620      	mov	r0, r4
 800b678:	f001 f862 	bl	800c740 <__sinit>
 800b67c:	68a2      	ldr	r2, [r4, #8]
 800b67e:	4629      	mov	r1, r5
 800b680:	4620      	mov	r0, r4
 800b682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b686:	f001 be31 	b.w	800d2ec <_putc_r>
 800b68a:	bf00      	nop
 800b68c:	20000068 	.word	0x20000068

0800b690 <_puts_r>:
 800b690:	b570      	push	{r4, r5, r6, lr}
 800b692:	460e      	mov	r6, r1
 800b694:	4605      	mov	r5, r0
 800b696:	b118      	cbz	r0, 800b6a0 <_puts_r+0x10>
 800b698:	6983      	ldr	r3, [r0, #24]
 800b69a:	b90b      	cbnz	r3, 800b6a0 <_puts_r+0x10>
 800b69c:	f001 f850 	bl	800c740 <__sinit>
 800b6a0:	69ab      	ldr	r3, [r5, #24]
 800b6a2:	68ac      	ldr	r4, [r5, #8]
 800b6a4:	b913      	cbnz	r3, 800b6ac <_puts_r+0x1c>
 800b6a6:	4628      	mov	r0, r5
 800b6a8:	f001 f84a 	bl	800c740 <__sinit>
 800b6ac:	4b23      	ldr	r3, [pc, #140]	; (800b73c <_puts_r+0xac>)
 800b6ae:	429c      	cmp	r4, r3
 800b6b0:	d117      	bne.n	800b6e2 <_puts_r+0x52>
 800b6b2:	686c      	ldr	r4, [r5, #4]
 800b6b4:	89a3      	ldrh	r3, [r4, #12]
 800b6b6:	071b      	lsls	r3, r3, #28
 800b6b8:	d51d      	bpl.n	800b6f6 <_puts_r+0x66>
 800b6ba:	6923      	ldr	r3, [r4, #16]
 800b6bc:	b1db      	cbz	r3, 800b6f6 <_puts_r+0x66>
 800b6be:	3e01      	subs	r6, #1
 800b6c0:	68a3      	ldr	r3, [r4, #8]
 800b6c2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b6c6:	3b01      	subs	r3, #1
 800b6c8:	60a3      	str	r3, [r4, #8]
 800b6ca:	b9e9      	cbnz	r1, 800b708 <_puts_r+0x78>
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	da2e      	bge.n	800b72e <_puts_r+0x9e>
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	210a      	movs	r1, #10
 800b6d4:	4628      	mov	r0, r5
 800b6d6:	f000 f83f 	bl	800b758 <__swbuf_r>
 800b6da:	3001      	adds	r0, #1
 800b6dc:	d011      	beq.n	800b702 <_puts_r+0x72>
 800b6de:	200a      	movs	r0, #10
 800b6e0:	e011      	b.n	800b706 <_puts_r+0x76>
 800b6e2:	4b17      	ldr	r3, [pc, #92]	; (800b740 <_puts_r+0xb0>)
 800b6e4:	429c      	cmp	r4, r3
 800b6e6:	d101      	bne.n	800b6ec <_puts_r+0x5c>
 800b6e8:	68ac      	ldr	r4, [r5, #8]
 800b6ea:	e7e3      	b.n	800b6b4 <_puts_r+0x24>
 800b6ec:	4b15      	ldr	r3, [pc, #84]	; (800b744 <_puts_r+0xb4>)
 800b6ee:	429c      	cmp	r4, r3
 800b6f0:	bf08      	it	eq
 800b6f2:	68ec      	ldreq	r4, [r5, #12]
 800b6f4:	e7de      	b.n	800b6b4 <_puts_r+0x24>
 800b6f6:	4621      	mov	r1, r4
 800b6f8:	4628      	mov	r0, r5
 800b6fa:	f000 f87f 	bl	800b7fc <__swsetup_r>
 800b6fe:	2800      	cmp	r0, #0
 800b700:	d0dd      	beq.n	800b6be <_puts_r+0x2e>
 800b702:	f04f 30ff 	mov.w	r0, #4294967295
 800b706:	bd70      	pop	{r4, r5, r6, pc}
 800b708:	2b00      	cmp	r3, #0
 800b70a:	da04      	bge.n	800b716 <_puts_r+0x86>
 800b70c:	69a2      	ldr	r2, [r4, #24]
 800b70e:	429a      	cmp	r2, r3
 800b710:	dc06      	bgt.n	800b720 <_puts_r+0x90>
 800b712:	290a      	cmp	r1, #10
 800b714:	d004      	beq.n	800b720 <_puts_r+0x90>
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	1c5a      	adds	r2, r3, #1
 800b71a:	6022      	str	r2, [r4, #0]
 800b71c:	7019      	strb	r1, [r3, #0]
 800b71e:	e7cf      	b.n	800b6c0 <_puts_r+0x30>
 800b720:	4622      	mov	r2, r4
 800b722:	4628      	mov	r0, r5
 800b724:	f000 f818 	bl	800b758 <__swbuf_r>
 800b728:	3001      	adds	r0, #1
 800b72a:	d1c9      	bne.n	800b6c0 <_puts_r+0x30>
 800b72c:	e7e9      	b.n	800b702 <_puts_r+0x72>
 800b72e:	6823      	ldr	r3, [r4, #0]
 800b730:	200a      	movs	r0, #10
 800b732:	1c5a      	adds	r2, r3, #1
 800b734:	6022      	str	r2, [r4, #0]
 800b736:	7018      	strb	r0, [r3, #0]
 800b738:	e7e5      	b.n	800b706 <_puts_r+0x76>
 800b73a:	bf00      	nop
 800b73c:	0800d654 	.word	0x0800d654
 800b740:	0800d674 	.word	0x0800d674
 800b744:	0800d634 	.word	0x0800d634

0800b748 <puts>:
 800b748:	4b02      	ldr	r3, [pc, #8]	; (800b754 <puts+0xc>)
 800b74a:	4601      	mov	r1, r0
 800b74c:	6818      	ldr	r0, [r3, #0]
 800b74e:	f7ff bf9f 	b.w	800b690 <_puts_r>
 800b752:	bf00      	nop
 800b754:	20000068 	.word	0x20000068

0800b758 <__swbuf_r>:
 800b758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b75a:	460e      	mov	r6, r1
 800b75c:	4614      	mov	r4, r2
 800b75e:	4605      	mov	r5, r0
 800b760:	b118      	cbz	r0, 800b76a <__swbuf_r+0x12>
 800b762:	6983      	ldr	r3, [r0, #24]
 800b764:	b90b      	cbnz	r3, 800b76a <__swbuf_r+0x12>
 800b766:	f000 ffeb 	bl	800c740 <__sinit>
 800b76a:	4b21      	ldr	r3, [pc, #132]	; (800b7f0 <__swbuf_r+0x98>)
 800b76c:	429c      	cmp	r4, r3
 800b76e:	d12a      	bne.n	800b7c6 <__swbuf_r+0x6e>
 800b770:	686c      	ldr	r4, [r5, #4]
 800b772:	69a3      	ldr	r3, [r4, #24]
 800b774:	60a3      	str	r3, [r4, #8]
 800b776:	89a3      	ldrh	r3, [r4, #12]
 800b778:	071a      	lsls	r2, r3, #28
 800b77a:	d52e      	bpl.n	800b7da <__swbuf_r+0x82>
 800b77c:	6923      	ldr	r3, [r4, #16]
 800b77e:	b363      	cbz	r3, 800b7da <__swbuf_r+0x82>
 800b780:	6923      	ldr	r3, [r4, #16]
 800b782:	6820      	ldr	r0, [r4, #0]
 800b784:	1ac0      	subs	r0, r0, r3
 800b786:	6963      	ldr	r3, [r4, #20]
 800b788:	b2f6      	uxtb	r6, r6
 800b78a:	4283      	cmp	r3, r0
 800b78c:	4637      	mov	r7, r6
 800b78e:	dc04      	bgt.n	800b79a <__swbuf_r+0x42>
 800b790:	4621      	mov	r1, r4
 800b792:	4628      	mov	r0, r5
 800b794:	f000 ff6a 	bl	800c66c <_fflush_r>
 800b798:	bb28      	cbnz	r0, 800b7e6 <__swbuf_r+0x8e>
 800b79a:	68a3      	ldr	r3, [r4, #8]
 800b79c:	3b01      	subs	r3, #1
 800b79e:	60a3      	str	r3, [r4, #8]
 800b7a0:	6823      	ldr	r3, [r4, #0]
 800b7a2:	1c5a      	adds	r2, r3, #1
 800b7a4:	6022      	str	r2, [r4, #0]
 800b7a6:	701e      	strb	r6, [r3, #0]
 800b7a8:	6963      	ldr	r3, [r4, #20]
 800b7aa:	3001      	adds	r0, #1
 800b7ac:	4283      	cmp	r3, r0
 800b7ae:	d004      	beq.n	800b7ba <__swbuf_r+0x62>
 800b7b0:	89a3      	ldrh	r3, [r4, #12]
 800b7b2:	07db      	lsls	r3, r3, #31
 800b7b4:	d519      	bpl.n	800b7ea <__swbuf_r+0x92>
 800b7b6:	2e0a      	cmp	r6, #10
 800b7b8:	d117      	bne.n	800b7ea <__swbuf_r+0x92>
 800b7ba:	4621      	mov	r1, r4
 800b7bc:	4628      	mov	r0, r5
 800b7be:	f000 ff55 	bl	800c66c <_fflush_r>
 800b7c2:	b190      	cbz	r0, 800b7ea <__swbuf_r+0x92>
 800b7c4:	e00f      	b.n	800b7e6 <__swbuf_r+0x8e>
 800b7c6:	4b0b      	ldr	r3, [pc, #44]	; (800b7f4 <__swbuf_r+0x9c>)
 800b7c8:	429c      	cmp	r4, r3
 800b7ca:	d101      	bne.n	800b7d0 <__swbuf_r+0x78>
 800b7cc:	68ac      	ldr	r4, [r5, #8]
 800b7ce:	e7d0      	b.n	800b772 <__swbuf_r+0x1a>
 800b7d0:	4b09      	ldr	r3, [pc, #36]	; (800b7f8 <__swbuf_r+0xa0>)
 800b7d2:	429c      	cmp	r4, r3
 800b7d4:	bf08      	it	eq
 800b7d6:	68ec      	ldreq	r4, [r5, #12]
 800b7d8:	e7cb      	b.n	800b772 <__swbuf_r+0x1a>
 800b7da:	4621      	mov	r1, r4
 800b7dc:	4628      	mov	r0, r5
 800b7de:	f000 f80d 	bl	800b7fc <__swsetup_r>
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	d0cc      	beq.n	800b780 <__swbuf_r+0x28>
 800b7e6:	f04f 37ff 	mov.w	r7, #4294967295
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	0800d654 	.word	0x0800d654
 800b7f4:	0800d674 	.word	0x0800d674
 800b7f8:	0800d634 	.word	0x0800d634

0800b7fc <__swsetup_r>:
 800b7fc:	4b32      	ldr	r3, [pc, #200]	; (800b8c8 <__swsetup_r+0xcc>)
 800b7fe:	b570      	push	{r4, r5, r6, lr}
 800b800:	681d      	ldr	r5, [r3, #0]
 800b802:	4606      	mov	r6, r0
 800b804:	460c      	mov	r4, r1
 800b806:	b125      	cbz	r5, 800b812 <__swsetup_r+0x16>
 800b808:	69ab      	ldr	r3, [r5, #24]
 800b80a:	b913      	cbnz	r3, 800b812 <__swsetup_r+0x16>
 800b80c:	4628      	mov	r0, r5
 800b80e:	f000 ff97 	bl	800c740 <__sinit>
 800b812:	4b2e      	ldr	r3, [pc, #184]	; (800b8cc <__swsetup_r+0xd0>)
 800b814:	429c      	cmp	r4, r3
 800b816:	d10f      	bne.n	800b838 <__swsetup_r+0x3c>
 800b818:	686c      	ldr	r4, [r5, #4]
 800b81a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b81e:	b29a      	uxth	r2, r3
 800b820:	0715      	lsls	r5, r2, #28
 800b822:	d42c      	bmi.n	800b87e <__swsetup_r+0x82>
 800b824:	06d0      	lsls	r0, r2, #27
 800b826:	d411      	bmi.n	800b84c <__swsetup_r+0x50>
 800b828:	2209      	movs	r2, #9
 800b82a:	6032      	str	r2, [r6, #0]
 800b82c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b830:	81a3      	strh	r3, [r4, #12]
 800b832:	f04f 30ff 	mov.w	r0, #4294967295
 800b836:	e03e      	b.n	800b8b6 <__swsetup_r+0xba>
 800b838:	4b25      	ldr	r3, [pc, #148]	; (800b8d0 <__swsetup_r+0xd4>)
 800b83a:	429c      	cmp	r4, r3
 800b83c:	d101      	bne.n	800b842 <__swsetup_r+0x46>
 800b83e:	68ac      	ldr	r4, [r5, #8]
 800b840:	e7eb      	b.n	800b81a <__swsetup_r+0x1e>
 800b842:	4b24      	ldr	r3, [pc, #144]	; (800b8d4 <__swsetup_r+0xd8>)
 800b844:	429c      	cmp	r4, r3
 800b846:	bf08      	it	eq
 800b848:	68ec      	ldreq	r4, [r5, #12]
 800b84a:	e7e6      	b.n	800b81a <__swsetup_r+0x1e>
 800b84c:	0751      	lsls	r1, r2, #29
 800b84e:	d512      	bpl.n	800b876 <__swsetup_r+0x7a>
 800b850:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b852:	b141      	cbz	r1, 800b866 <__swsetup_r+0x6a>
 800b854:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b858:	4299      	cmp	r1, r3
 800b85a:	d002      	beq.n	800b862 <__swsetup_r+0x66>
 800b85c:	4630      	mov	r0, r6
 800b85e:	f001 fb5d 	bl	800cf1c <_free_r>
 800b862:	2300      	movs	r3, #0
 800b864:	6363      	str	r3, [r4, #52]	; 0x34
 800b866:	89a3      	ldrh	r3, [r4, #12]
 800b868:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b86c:	81a3      	strh	r3, [r4, #12]
 800b86e:	2300      	movs	r3, #0
 800b870:	6063      	str	r3, [r4, #4]
 800b872:	6923      	ldr	r3, [r4, #16]
 800b874:	6023      	str	r3, [r4, #0]
 800b876:	89a3      	ldrh	r3, [r4, #12]
 800b878:	f043 0308 	orr.w	r3, r3, #8
 800b87c:	81a3      	strh	r3, [r4, #12]
 800b87e:	6923      	ldr	r3, [r4, #16]
 800b880:	b94b      	cbnz	r3, 800b896 <__swsetup_r+0x9a>
 800b882:	89a3      	ldrh	r3, [r4, #12]
 800b884:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b88c:	d003      	beq.n	800b896 <__swsetup_r+0x9a>
 800b88e:	4621      	mov	r1, r4
 800b890:	4630      	mov	r0, r6
 800b892:	f001 f811 	bl	800c8b8 <__smakebuf_r>
 800b896:	89a2      	ldrh	r2, [r4, #12]
 800b898:	f012 0301 	ands.w	r3, r2, #1
 800b89c:	d00c      	beq.n	800b8b8 <__swsetup_r+0xbc>
 800b89e:	2300      	movs	r3, #0
 800b8a0:	60a3      	str	r3, [r4, #8]
 800b8a2:	6963      	ldr	r3, [r4, #20]
 800b8a4:	425b      	negs	r3, r3
 800b8a6:	61a3      	str	r3, [r4, #24]
 800b8a8:	6923      	ldr	r3, [r4, #16]
 800b8aa:	b953      	cbnz	r3, 800b8c2 <__swsetup_r+0xc6>
 800b8ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8b0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b8b4:	d1ba      	bne.n	800b82c <__swsetup_r+0x30>
 800b8b6:	bd70      	pop	{r4, r5, r6, pc}
 800b8b8:	0792      	lsls	r2, r2, #30
 800b8ba:	bf58      	it	pl
 800b8bc:	6963      	ldrpl	r3, [r4, #20]
 800b8be:	60a3      	str	r3, [r4, #8]
 800b8c0:	e7f2      	b.n	800b8a8 <__swsetup_r+0xac>
 800b8c2:	2000      	movs	r0, #0
 800b8c4:	e7f7      	b.n	800b8b6 <__swsetup_r+0xba>
 800b8c6:	bf00      	nop
 800b8c8:	20000068 	.word	0x20000068
 800b8cc:	0800d654 	.word	0x0800d654
 800b8d0:	0800d674 	.word	0x0800d674
 800b8d4:	0800d634 	.word	0x0800d634

0800b8d8 <quorem>:
 800b8d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8dc:	6903      	ldr	r3, [r0, #16]
 800b8de:	690c      	ldr	r4, [r1, #16]
 800b8e0:	42a3      	cmp	r3, r4
 800b8e2:	4680      	mov	r8, r0
 800b8e4:	f2c0 8082 	blt.w	800b9ec <quorem+0x114>
 800b8e8:	3c01      	subs	r4, #1
 800b8ea:	f101 0714 	add.w	r7, r1, #20
 800b8ee:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b8f2:	f100 0614 	add.w	r6, r0, #20
 800b8f6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b8fa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b8fe:	eb06 030c 	add.w	r3, r6, ip
 800b902:	3501      	adds	r5, #1
 800b904:	eb07 090c 	add.w	r9, r7, ip
 800b908:	9301      	str	r3, [sp, #4]
 800b90a:	fbb0 f5f5 	udiv	r5, r0, r5
 800b90e:	b395      	cbz	r5, 800b976 <quorem+0x9e>
 800b910:	f04f 0a00 	mov.w	sl, #0
 800b914:	4638      	mov	r0, r7
 800b916:	46b6      	mov	lr, r6
 800b918:	46d3      	mov	fp, sl
 800b91a:	f850 2b04 	ldr.w	r2, [r0], #4
 800b91e:	b293      	uxth	r3, r2
 800b920:	fb05 a303 	mla	r3, r5, r3, sl
 800b924:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b928:	b29b      	uxth	r3, r3
 800b92a:	ebab 0303 	sub.w	r3, fp, r3
 800b92e:	0c12      	lsrs	r2, r2, #16
 800b930:	f8de b000 	ldr.w	fp, [lr]
 800b934:	fb05 a202 	mla	r2, r5, r2, sl
 800b938:	fa13 f38b 	uxtah	r3, r3, fp
 800b93c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b940:	fa1f fb82 	uxth.w	fp, r2
 800b944:	f8de 2000 	ldr.w	r2, [lr]
 800b948:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b94c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b950:	b29b      	uxth	r3, r3
 800b952:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b956:	4581      	cmp	r9, r0
 800b958:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b95c:	f84e 3b04 	str.w	r3, [lr], #4
 800b960:	d2db      	bcs.n	800b91a <quorem+0x42>
 800b962:	f856 300c 	ldr.w	r3, [r6, ip]
 800b966:	b933      	cbnz	r3, 800b976 <quorem+0x9e>
 800b968:	9b01      	ldr	r3, [sp, #4]
 800b96a:	3b04      	subs	r3, #4
 800b96c:	429e      	cmp	r6, r3
 800b96e:	461a      	mov	r2, r3
 800b970:	d330      	bcc.n	800b9d4 <quorem+0xfc>
 800b972:	f8c8 4010 	str.w	r4, [r8, #16]
 800b976:	4640      	mov	r0, r8
 800b978:	f001 f9fc 	bl	800cd74 <__mcmp>
 800b97c:	2800      	cmp	r0, #0
 800b97e:	db25      	blt.n	800b9cc <quorem+0xf4>
 800b980:	3501      	adds	r5, #1
 800b982:	4630      	mov	r0, r6
 800b984:	f04f 0c00 	mov.w	ip, #0
 800b988:	f857 2b04 	ldr.w	r2, [r7], #4
 800b98c:	f8d0 e000 	ldr.w	lr, [r0]
 800b990:	b293      	uxth	r3, r2
 800b992:	ebac 0303 	sub.w	r3, ip, r3
 800b996:	0c12      	lsrs	r2, r2, #16
 800b998:	fa13 f38e 	uxtah	r3, r3, lr
 800b99c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b9a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9a4:	b29b      	uxth	r3, r3
 800b9a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9aa:	45b9      	cmp	r9, r7
 800b9ac:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b9b0:	f840 3b04 	str.w	r3, [r0], #4
 800b9b4:	d2e8      	bcs.n	800b988 <quorem+0xb0>
 800b9b6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b9ba:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b9be:	b92a      	cbnz	r2, 800b9cc <quorem+0xf4>
 800b9c0:	3b04      	subs	r3, #4
 800b9c2:	429e      	cmp	r6, r3
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	d30b      	bcc.n	800b9e0 <quorem+0x108>
 800b9c8:	f8c8 4010 	str.w	r4, [r8, #16]
 800b9cc:	4628      	mov	r0, r5
 800b9ce:	b003      	add	sp, #12
 800b9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9d4:	6812      	ldr	r2, [r2, #0]
 800b9d6:	3b04      	subs	r3, #4
 800b9d8:	2a00      	cmp	r2, #0
 800b9da:	d1ca      	bne.n	800b972 <quorem+0x9a>
 800b9dc:	3c01      	subs	r4, #1
 800b9de:	e7c5      	b.n	800b96c <quorem+0x94>
 800b9e0:	6812      	ldr	r2, [r2, #0]
 800b9e2:	3b04      	subs	r3, #4
 800b9e4:	2a00      	cmp	r2, #0
 800b9e6:	d1ef      	bne.n	800b9c8 <quorem+0xf0>
 800b9e8:	3c01      	subs	r4, #1
 800b9ea:	e7ea      	b.n	800b9c2 <quorem+0xea>
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	e7ee      	b.n	800b9ce <quorem+0xf6>

0800b9f0 <_dtoa_r>:
 800b9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9f4:	ec57 6b10 	vmov	r6, r7, d0
 800b9f8:	b097      	sub	sp, #92	; 0x5c
 800b9fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b9fc:	9106      	str	r1, [sp, #24]
 800b9fe:	4604      	mov	r4, r0
 800ba00:	920b      	str	r2, [sp, #44]	; 0x2c
 800ba02:	9312      	str	r3, [sp, #72]	; 0x48
 800ba04:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ba08:	e9cd 6700 	strd	r6, r7, [sp]
 800ba0c:	b93d      	cbnz	r5, 800ba1e <_dtoa_r+0x2e>
 800ba0e:	2010      	movs	r0, #16
 800ba10:	f000 ff92 	bl	800c938 <malloc>
 800ba14:	6260      	str	r0, [r4, #36]	; 0x24
 800ba16:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ba1a:	6005      	str	r5, [r0, #0]
 800ba1c:	60c5      	str	r5, [r0, #12]
 800ba1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba20:	6819      	ldr	r1, [r3, #0]
 800ba22:	b151      	cbz	r1, 800ba3a <_dtoa_r+0x4a>
 800ba24:	685a      	ldr	r2, [r3, #4]
 800ba26:	604a      	str	r2, [r1, #4]
 800ba28:	2301      	movs	r3, #1
 800ba2a:	4093      	lsls	r3, r2
 800ba2c:	608b      	str	r3, [r1, #8]
 800ba2e:	4620      	mov	r0, r4
 800ba30:	f000 ffbe 	bl	800c9b0 <_Bfree>
 800ba34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba36:	2200      	movs	r2, #0
 800ba38:	601a      	str	r2, [r3, #0]
 800ba3a:	1e3b      	subs	r3, r7, #0
 800ba3c:	bfbb      	ittet	lt
 800ba3e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ba42:	9301      	strlt	r3, [sp, #4]
 800ba44:	2300      	movge	r3, #0
 800ba46:	2201      	movlt	r2, #1
 800ba48:	bfac      	ite	ge
 800ba4a:	f8c8 3000 	strge.w	r3, [r8]
 800ba4e:	f8c8 2000 	strlt.w	r2, [r8]
 800ba52:	4baf      	ldr	r3, [pc, #700]	; (800bd10 <_dtoa_r+0x320>)
 800ba54:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ba58:	ea33 0308 	bics.w	r3, r3, r8
 800ba5c:	d114      	bne.n	800ba88 <_dtoa_r+0x98>
 800ba5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba60:	f242 730f 	movw	r3, #9999	; 0x270f
 800ba64:	6013      	str	r3, [r2, #0]
 800ba66:	9b00      	ldr	r3, [sp, #0]
 800ba68:	b923      	cbnz	r3, 800ba74 <_dtoa_r+0x84>
 800ba6a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ba6e:	2800      	cmp	r0, #0
 800ba70:	f000 8542 	beq.w	800c4f8 <_dtoa_r+0xb08>
 800ba74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba76:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800bd24 <_dtoa_r+0x334>
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f000 8544 	beq.w	800c508 <_dtoa_r+0xb18>
 800ba80:	f10b 0303 	add.w	r3, fp, #3
 800ba84:	f000 bd3e 	b.w	800c504 <_dtoa_r+0xb14>
 800ba88:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	2300      	movs	r3, #0
 800ba90:	4630      	mov	r0, r6
 800ba92:	4639      	mov	r1, r7
 800ba94:	f7f5 f840 	bl	8000b18 <__aeabi_dcmpeq>
 800ba98:	4681      	mov	r9, r0
 800ba9a:	b168      	cbz	r0, 800bab8 <_dtoa_r+0xc8>
 800ba9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ba9e:	2301      	movs	r3, #1
 800baa0:	6013      	str	r3, [r2, #0]
 800baa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	f000 8524 	beq.w	800c4f2 <_dtoa_r+0xb02>
 800baaa:	4b9a      	ldr	r3, [pc, #616]	; (800bd14 <_dtoa_r+0x324>)
 800baac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800baae:	f103 3bff 	add.w	fp, r3, #4294967295
 800bab2:	6013      	str	r3, [r2, #0]
 800bab4:	f000 bd28 	b.w	800c508 <_dtoa_r+0xb18>
 800bab8:	aa14      	add	r2, sp, #80	; 0x50
 800baba:	a915      	add	r1, sp, #84	; 0x54
 800babc:	ec47 6b10 	vmov	d0, r6, r7
 800bac0:	4620      	mov	r0, r4
 800bac2:	f001 f9ce 	bl	800ce62 <__d2b>
 800bac6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800baca:	9004      	str	r0, [sp, #16]
 800bacc:	2d00      	cmp	r5, #0
 800bace:	d07c      	beq.n	800bbca <_dtoa_r+0x1da>
 800bad0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bad4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800bad8:	46b2      	mov	sl, r6
 800bada:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800bade:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bae2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800bae6:	2200      	movs	r2, #0
 800bae8:	4b8b      	ldr	r3, [pc, #556]	; (800bd18 <_dtoa_r+0x328>)
 800baea:	4650      	mov	r0, sl
 800baec:	4659      	mov	r1, fp
 800baee:	f7f4 fbf3 	bl	80002d8 <__aeabi_dsub>
 800baf2:	a381      	add	r3, pc, #516	; (adr r3, 800bcf8 <_dtoa_r+0x308>)
 800baf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800baf8:	f7f4 fda6 	bl	8000648 <__aeabi_dmul>
 800bafc:	a380      	add	r3, pc, #512	; (adr r3, 800bd00 <_dtoa_r+0x310>)
 800bafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb02:	f7f4 fbeb 	bl	80002dc <__adddf3>
 800bb06:	4606      	mov	r6, r0
 800bb08:	4628      	mov	r0, r5
 800bb0a:	460f      	mov	r7, r1
 800bb0c:	f7f4 fd32 	bl	8000574 <__aeabi_i2d>
 800bb10:	a37d      	add	r3, pc, #500	; (adr r3, 800bd08 <_dtoa_r+0x318>)
 800bb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb16:	f7f4 fd97 	bl	8000648 <__aeabi_dmul>
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	460b      	mov	r3, r1
 800bb1e:	4630      	mov	r0, r6
 800bb20:	4639      	mov	r1, r7
 800bb22:	f7f4 fbdb 	bl	80002dc <__adddf3>
 800bb26:	4606      	mov	r6, r0
 800bb28:	460f      	mov	r7, r1
 800bb2a:	f7f5 f83d 	bl	8000ba8 <__aeabi_d2iz>
 800bb2e:	2200      	movs	r2, #0
 800bb30:	4682      	mov	sl, r0
 800bb32:	2300      	movs	r3, #0
 800bb34:	4630      	mov	r0, r6
 800bb36:	4639      	mov	r1, r7
 800bb38:	f7f4 fff8 	bl	8000b2c <__aeabi_dcmplt>
 800bb3c:	b148      	cbz	r0, 800bb52 <_dtoa_r+0x162>
 800bb3e:	4650      	mov	r0, sl
 800bb40:	f7f4 fd18 	bl	8000574 <__aeabi_i2d>
 800bb44:	4632      	mov	r2, r6
 800bb46:	463b      	mov	r3, r7
 800bb48:	f7f4 ffe6 	bl	8000b18 <__aeabi_dcmpeq>
 800bb4c:	b908      	cbnz	r0, 800bb52 <_dtoa_r+0x162>
 800bb4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb52:	f1ba 0f16 	cmp.w	sl, #22
 800bb56:	d859      	bhi.n	800bc0c <_dtoa_r+0x21c>
 800bb58:	4970      	ldr	r1, [pc, #448]	; (800bd1c <_dtoa_r+0x32c>)
 800bb5a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800bb5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb62:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb66:	f7f4 ffff 	bl	8000b68 <__aeabi_dcmpgt>
 800bb6a:	2800      	cmp	r0, #0
 800bb6c:	d050      	beq.n	800bc10 <_dtoa_r+0x220>
 800bb6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb72:	2300      	movs	r3, #0
 800bb74:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bb78:	1b5d      	subs	r5, r3, r5
 800bb7a:	f1b5 0801 	subs.w	r8, r5, #1
 800bb7e:	bf49      	itett	mi
 800bb80:	f1c5 0301 	rsbmi	r3, r5, #1
 800bb84:	2300      	movpl	r3, #0
 800bb86:	9305      	strmi	r3, [sp, #20]
 800bb88:	f04f 0800 	movmi.w	r8, #0
 800bb8c:	bf58      	it	pl
 800bb8e:	9305      	strpl	r3, [sp, #20]
 800bb90:	f1ba 0f00 	cmp.w	sl, #0
 800bb94:	db3e      	blt.n	800bc14 <_dtoa_r+0x224>
 800bb96:	2300      	movs	r3, #0
 800bb98:	44d0      	add	r8, sl
 800bb9a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800bb9e:	9307      	str	r3, [sp, #28]
 800bba0:	9b06      	ldr	r3, [sp, #24]
 800bba2:	2b09      	cmp	r3, #9
 800bba4:	f200 8090 	bhi.w	800bcc8 <_dtoa_r+0x2d8>
 800bba8:	2b05      	cmp	r3, #5
 800bbaa:	bfc4      	itt	gt
 800bbac:	3b04      	subgt	r3, #4
 800bbae:	9306      	strgt	r3, [sp, #24]
 800bbb0:	9b06      	ldr	r3, [sp, #24]
 800bbb2:	f1a3 0302 	sub.w	r3, r3, #2
 800bbb6:	bfcc      	ite	gt
 800bbb8:	2500      	movgt	r5, #0
 800bbba:	2501      	movle	r5, #1
 800bbbc:	2b03      	cmp	r3, #3
 800bbbe:	f200 808f 	bhi.w	800bce0 <_dtoa_r+0x2f0>
 800bbc2:	e8df f003 	tbb	[pc, r3]
 800bbc6:	7f7d      	.short	0x7f7d
 800bbc8:	7131      	.short	0x7131
 800bbca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800bbce:	441d      	add	r5, r3
 800bbd0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800bbd4:	2820      	cmp	r0, #32
 800bbd6:	dd13      	ble.n	800bc00 <_dtoa_r+0x210>
 800bbd8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800bbdc:	9b00      	ldr	r3, [sp, #0]
 800bbde:	fa08 f800 	lsl.w	r8, r8, r0
 800bbe2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800bbe6:	fa23 f000 	lsr.w	r0, r3, r0
 800bbea:	ea48 0000 	orr.w	r0, r8, r0
 800bbee:	f7f4 fcb1 	bl	8000554 <__aeabi_ui2d>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	4682      	mov	sl, r0
 800bbf6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800bbfa:	3d01      	subs	r5, #1
 800bbfc:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbfe:	e772      	b.n	800bae6 <_dtoa_r+0xf6>
 800bc00:	9b00      	ldr	r3, [sp, #0]
 800bc02:	f1c0 0020 	rsb	r0, r0, #32
 800bc06:	fa03 f000 	lsl.w	r0, r3, r0
 800bc0a:	e7f0      	b.n	800bbee <_dtoa_r+0x1fe>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	e7b1      	b.n	800bb74 <_dtoa_r+0x184>
 800bc10:	900f      	str	r0, [sp, #60]	; 0x3c
 800bc12:	e7b0      	b.n	800bb76 <_dtoa_r+0x186>
 800bc14:	9b05      	ldr	r3, [sp, #20]
 800bc16:	eba3 030a 	sub.w	r3, r3, sl
 800bc1a:	9305      	str	r3, [sp, #20]
 800bc1c:	f1ca 0300 	rsb	r3, sl, #0
 800bc20:	9307      	str	r3, [sp, #28]
 800bc22:	2300      	movs	r3, #0
 800bc24:	930e      	str	r3, [sp, #56]	; 0x38
 800bc26:	e7bb      	b.n	800bba0 <_dtoa_r+0x1b0>
 800bc28:	2301      	movs	r3, #1
 800bc2a:	930a      	str	r3, [sp, #40]	; 0x28
 800bc2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	dd59      	ble.n	800bce6 <_dtoa_r+0x2f6>
 800bc32:	9302      	str	r3, [sp, #8]
 800bc34:	4699      	mov	r9, r3
 800bc36:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bc38:	2200      	movs	r2, #0
 800bc3a:	6072      	str	r2, [r6, #4]
 800bc3c:	2204      	movs	r2, #4
 800bc3e:	f102 0014 	add.w	r0, r2, #20
 800bc42:	4298      	cmp	r0, r3
 800bc44:	6871      	ldr	r1, [r6, #4]
 800bc46:	d953      	bls.n	800bcf0 <_dtoa_r+0x300>
 800bc48:	4620      	mov	r0, r4
 800bc4a:	f000 fe7d 	bl	800c948 <_Balloc>
 800bc4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc50:	6030      	str	r0, [r6, #0]
 800bc52:	f1b9 0f0e 	cmp.w	r9, #14
 800bc56:	f8d3 b000 	ldr.w	fp, [r3]
 800bc5a:	f200 80e6 	bhi.w	800be2a <_dtoa_r+0x43a>
 800bc5e:	2d00      	cmp	r5, #0
 800bc60:	f000 80e3 	beq.w	800be2a <_dtoa_r+0x43a>
 800bc64:	ed9d 7b00 	vldr	d7, [sp]
 800bc68:	f1ba 0f00 	cmp.w	sl, #0
 800bc6c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800bc70:	dd74      	ble.n	800bd5c <_dtoa_r+0x36c>
 800bc72:	4a2a      	ldr	r2, [pc, #168]	; (800bd1c <_dtoa_r+0x32c>)
 800bc74:	f00a 030f 	and.w	r3, sl, #15
 800bc78:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bc7c:	ed93 7b00 	vldr	d7, [r3]
 800bc80:	ea4f 162a 	mov.w	r6, sl, asr #4
 800bc84:	06f0      	lsls	r0, r6, #27
 800bc86:	ed8d 7b08 	vstr	d7, [sp, #32]
 800bc8a:	d565      	bpl.n	800bd58 <_dtoa_r+0x368>
 800bc8c:	4b24      	ldr	r3, [pc, #144]	; (800bd20 <_dtoa_r+0x330>)
 800bc8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bc92:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc96:	f7f4 fe01 	bl	800089c <__aeabi_ddiv>
 800bc9a:	e9cd 0100 	strd	r0, r1, [sp]
 800bc9e:	f006 060f 	and.w	r6, r6, #15
 800bca2:	2503      	movs	r5, #3
 800bca4:	4f1e      	ldr	r7, [pc, #120]	; (800bd20 <_dtoa_r+0x330>)
 800bca6:	e04c      	b.n	800bd42 <_dtoa_r+0x352>
 800bca8:	2301      	movs	r3, #1
 800bcaa:	930a      	str	r3, [sp, #40]	; 0x28
 800bcac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcae:	4453      	add	r3, sl
 800bcb0:	f103 0901 	add.w	r9, r3, #1
 800bcb4:	9302      	str	r3, [sp, #8]
 800bcb6:	464b      	mov	r3, r9
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	bfb8      	it	lt
 800bcbc:	2301      	movlt	r3, #1
 800bcbe:	e7ba      	b.n	800bc36 <_dtoa_r+0x246>
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	e7b2      	b.n	800bc2a <_dtoa_r+0x23a>
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	e7f0      	b.n	800bcaa <_dtoa_r+0x2ba>
 800bcc8:	2501      	movs	r5, #1
 800bcca:	2300      	movs	r3, #0
 800bccc:	9306      	str	r3, [sp, #24]
 800bcce:	950a      	str	r5, [sp, #40]	; 0x28
 800bcd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bcd4:	9302      	str	r3, [sp, #8]
 800bcd6:	4699      	mov	r9, r3
 800bcd8:	2200      	movs	r2, #0
 800bcda:	2312      	movs	r3, #18
 800bcdc:	920b      	str	r2, [sp, #44]	; 0x2c
 800bcde:	e7aa      	b.n	800bc36 <_dtoa_r+0x246>
 800bce0:	2301      	movs	r3, #1
 800bce2:	930a      	str	r3, [sp, #40]	; 0x28
 800bce4:	e7f4      	b.n	800bcd0 <_dtoa_r+0x2e0>
 800bce6:	2301      	movs	r3, #1
 800bce8:	9302      	str	r3, [sp, #8]
 800bcea:	4699      	mov	r9, r3
 800bcec:	461a      	mov	r2, r3
 800bcee:	e7f5      	b.n	800bcdc <_dtoa_r+0x2ec>
 800bcf0:	3101      	adds	r1, #1
 800bcf2:	6071      	str	r1, [r6, #4]
 800bcf4:	0052      	lsls	r2, r2, #1
 800bcf6:	e7a2      	b.n	800bc3e <_dtoa_r+0x24e>
 800bcf8:	636f4361 	.word	0x636f4361
 800bcfc:	3fd287a7 	.word	0x3fd287a7
 800bd00:	8b60c8b3 	.word	0x8b60c8b3
 800bd04:	3fc68a28 	.word	0x3fc68a28
 800bd08:	509f79fb 	.word	0x509f79fb
 800bd0c:	3fd34413 	.word	0x3fd34413
 800bd10:	7ff00000 	.word	0x7ff00000
 800bd14:	0800d601 	.word	0x0800d601
 800bd18:	3ff80000 	.word	0x3ff80000
 800bd1c:	0800d6c0 	.word	0x0800d6c0
 800bd20:	0800d698 	.word	0x0800d698
 800bd24:	0800d62d 	.word	0x0800d62d
 800bd28:	07f1      	lsls	r1, r6, #31
 800bd2a:	d508      	bpl.n	800bd3e <_dtoa_r+0x34e>
 800bd2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bd30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd34:	f7f4 fc88 	bl	8000648 <__aeabi_dmul>
 800bd38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bd3c:	3501      	adds	r5, #1
 800bd3e:	1076      	asrs	r6, r6, #1
 800bd40:	3708      	adds	r7, #8
 800bd42:	2e00      	cmp	r6, #0
 800bd44:	d1f0      	bne.n	800bd28 <_dtoa_r+0x338>
 800bd46:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd4e:	f7f4 fda5 	bl	800089c <__aeabi_ddiv>
 800bd52:	e9cd 0100 	strd	r0, r1, [sp]
 800bd56:	e01a      	b.n	800bd8e <_dtoa_r+0x39e>
 800bd58:	2502      	movs	r5, #2
 800bd5a:	e7a3      	b.n	800bca4 <_dtoa_r+0x2b4>
 800bd5c:	f000 80a0 	beq.w	800bea0 <_dtoa_r+0x4b0>
 800bd60:	f1ca 0600 	rsb	r6, sl, #0
 800bd64:	4b9f      	ldr	r3, [pc, #636]	; (800bfe4 <_dtoa_r+0x5f4>)
 800bd66:	4fa0      	ldr	r7, [pc, #640]	; (800bfe8 <_dtoa_r+0x5f8>)
 800bd68:	f006 020f 	and.w	r2, r6, #15
 800bd6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bd78:	f7f4 fc66 	bl	8000648 <__aeabi_dmul>
 800bd7c:	e9cd 0100 	strd	r0, r1, [sp]
 800bd80:	1136      	asrs	r6, r6, #4
 800bd82:	2300      	movs	r3, #0
 800bd84:	2502      	movs	r5, #2
 800bd86:	2e00      	cmp	r6, #0
 800bd88:	d17f      	bne.n	800be8a <_dtoa_r+0x49a>
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d1e1      	bne.n	800bd52 <_dtoa_r+0x362>
 800bd8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	f000 8087 	beq.w	800bea4 <_dtoa_r+0x4b4>
 800bd96:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	4b93      	ldr	r3, [pc, #588]	; (800bfec <_dtoa_r+0x5fc>)
 800bd9e:	4630      	mov	r0, r6
 800bda0:	4639      	mov	r1, r7
 800bda2:	f7f4 fec3 	bl	8000b2c <__aeabi_dcmplt>
 800bda6:	2800      	cmp	r0, #0
 800bda8:	d07c      	beq.n	800bea4 <_dtoa_r+0x4b4>
 800bdaa:	f1b9 0f00 	cmp.w	r9, #0
 800bdae:	d079      	beq.n	800bea4 <_dtoa_r+0x4b4>
 800bdb0:	9b02      	ldr	r3, [sp, #8]
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	dd35      	ble.n	800be22 <_dtoa_r+0x432>
 800bdb6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bdba:	9308      	str	r3, [sp, #32]
 800bdbc:	4639      	mov	r1, r7
 800bdbe:	2200      	movs	r2, #0
 800bdc0:	4b8b      	ldr	r3, [pc, #556]	; (800bff0 <_dtoa_r+0x600>)
 800bdc2:	4630      	mov	r0, r6
 800bdc4:	f7f4 fc40 	bl	8000648 <__aeabi_dmul>
 800bdc8:	e9cd 0100 	strd	r0, r1, [sp]
 800bdcc:	9f02      	ldr	r7, [sp, #8]
 800bdce:	3501      	adds	r5, #1
 800bdd0:	4628      	mov	r0, r5
 800bdd2:	f7f4 fbcf 	bl	8000574 <__aeabi_i2d>
 800bdd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bdda:	f7f4 fc35 	bl	8000648 <__aeabi_dmul>
 800bdde:	2200      	movs	r2, #0
 800bde0:	4b84      	ldr	r3, [pc, #528]	; (800bff4 <_dtoa_r+0x604>)
 800bde2:	f7f4 fa7b 	bl	80002dc <__adddf3>
 800bde6:	4605      	mov	r5, r0
 800bde8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800bdec:	2f00      	cmp	r7, #0
 800bdee:	d15d      	bne.n	800beac <_dtoa_r+0x4bc>
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	4b81      	ldr	r3, [pc, #516]	; (800bff8 <_dtoa_r+0x608>)
 800bdf4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdf8:	f7f4 fa6e 	bl	80002d8 <__aeabi_dsub>
 800bdfc:	462a      	mov	r2, r5
 800bdfe:	4633      	mov	r3, r6
 800be00:	e9cd 0100 	strd	r0, r1, [sp]
 800be04:	f7f4 feb0 	bl	8000b68 <__aeabi_dcmpgt>
 800be08:	2800      	cmp	r0, #0
 800be0a:	f040 8288 	bne.w	800c31e <_dtoa_r+0x92e>
 800be0e:	462a      	mov	r2, r5
 800be10:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800be14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be18:	f7f4 fe88 	bl	8000b2c <__aeabi_dcmplt>
 800be1c:	2800      	cmp	r0, #0
 800be1e:	f040 827c 	bne.w	800c31a <_dtoa_r+0x92a>
 800be22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800be26:	e9cd 2300 	strd	r2, r3, [sp]
 800be2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	f2c0 8150 	blt.w	800c0d2 <_dtoa_r+0x6e2>
 800be32:	f1ba 0f0e 	cmp.w	sl, #14
 800be36:	f300 814c 	bgt.w	800c0d2 <_dtoa_r+0x6e2>
 800be3a:	4b6a      	ldr	r3, [pc, #424]	; (800bfe4 <_dtoa_r+0x5f4>)
 800be3c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800be40:	ed93 7b00 	vldr	d7, [r3]
 800be44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be46:	2b00      	cmp	r3, #0
 800be48:	ed8d 7b02 	vstr	d7, [sp, #8]
 800be4c:	f280 80d8 	bge.w	800c000 <_dtoa_r+0x610>
 800be50:	f1b9 0f00 	cmp.w	r9, #0
 800be54:	f300 80d4 	bgt.w	800c000 <_dtoa_r+0x610>
 800be58:	f040 825e 	bne.w	800c318 <_dtoa_r+0x928>
 800be5c:	2200      	movs	r2, #0
 800be5e:	4b66      	ldr	r3, [pc, #408]	; (800bff8 <_dtoa_r+0x608>)
 800be60:	ec51 0b17 	vmov	r0, r1, d7
 800be64:	f7f4 fbf0 	bl	8000648 <__aeabi_dmul>
 800be68:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be6c:	f7f4 fe72 	bl	8000b54 <__aeabi_dcmpge>
 800be70:	464f      	mov	r7, r9
 800be72:	464e      	mov	r6, r9
 800be74:	2800      	cmp	r0, #0
 800be76:	f040 8234 	bne.w	800c2e2 <_dtoa_r+0x8f2>
 800be7a:	2331      	movs	r3, #49	; 0x31
 800be7c:	f10b 0501 	add.w	r5, fp, #1
 800be80:	f88b 3000 	strb.w	r3, [fp]
 800be84:	f10a 0a01 	add.w	sl, sl, #1
 800be88:	e22f      	b.n	800c2ea <_dtoa_r+0x8fa>
 800be8a:	07f2      	lsls	r2, r6, #31
 800be8c:	d505      	bpl.n	800be9a <_dtoa_r+0x4aa>
 800be8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be92:	f7f4 fbd9 	bl	8000648 <__aeabi_dmul>
 800be96:	3501      	adds	r5, #1
 800be98:	2301      	movs	r3, #1
 800be9a:	1076      	asrs	r6, r6, #1
 800be9c:	3708      	adds	r7, #8
 800be9e:	e772      	b.n	800bd86 <_dtoa_r+0x396>
 800bea0:	2502      	movs	r5, #2
 800bea2:	e774      	b.n	800bd8e <_dtoa_r+0x39e>
 800bea4:	f8cd a020 	str.w	sl, [sp, #32]
 800bea8:	464f      	mov	r7, r9
 800beaa:	e791      	b.n	800bdd0 <_dtoa_r+0x3e0>
 800beac:	4b4d      	ldr	r3, [pc, #308]	; (800bfe4 <_dtoa_r+0x5f4>)
 800beae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800beb2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800beb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d047      	beq.n	800bf4c <_dtoa_r+0x55c>
 800bebc:	4602      	mov	r2, r0
 800bebe:	460b      	mov	r3, r1
 800bec0:	2000      	movs	r0, #0
 800bec2:	494e      	ldr	r1, [pc, #312]	; (800bffc <_dtoa_r+0x60c>)
 800bec4:	f7f4 fcea 	bl	800089c <__aeabi_ddiv>
 800bec8:	462a      	mov	r2, r5
 800beca:	4633      	mov	r3, r6
 800becc:	f7f4 fa04 	bl	80002d8 <__aeabi_dsub>
 800bed0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bed4:	465d      	mov	r5, fp
 800bed6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800beda:	f7f4 fe65 	bl	8000ba8 <__aeabi_d2iz>
 800bede:	4606      	mov	r6, r0
 800bee0:	f7f4 fb48 	bl	8000574 <__aeabi_i2d>
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800beec:	f7f4 f9f4 	bl	80002d8 <__aeabi_dsub>
 800bef0:	3630      	adds	r6, #48	; 0x30
 800bef2:	f805 6b01 	strb.w	r6, [r5], #1
 800bef6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800befa:	e9cd 0100 	strd	r0, r1, [sp]
 800befe:	f7f4 fe15 	bl	8000b2c <__aeabi_dcmplt>
 800bf02:	2800      	cmp	r0, #0
 800bf04:	d163      	bne.n	800bfce <_dtoa_r+0x5de>
 800bf06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf0a:	2000      	movs	r0, #0
 800bf0c:	4937      	ldr	r1, [pc, #220]	; (800bfec <_dtoa_r+0x5fc>)
 800bf0e:	f7f4 f9e3 	bl	80002d8 <__aeabi_dsub>
 800bf12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bf16:	f7f4 fe09 	bl	8000b2c <__aeabi_dcmplt>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	f040 80b7 	bne.w	800c08e <_dtoa_r+0x69e>
 800bf20:	eba5 030b 	sub.w	r3, r5, fp
 800bf24:	429f      	cmp	r7, r3
 800bf26:	f77f af7c 	ble.w	800be22 <_dtoa_r+0x432>
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	4b30      	ldr	r3, [pc, #192]	; (800bff0 <_dtoa_r+0x600>)
 800bf2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bf32:	f7f4 fb89 	bl	8000648 <__aeabi_dmul>
 800bf36:	2200      	movs	r2, #0
 800bf38:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bf3c:	4b2c      	ldr	r3, [pc, #176]	; (800bff0 <_dtoa_r+0x600>)
 800bf3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf42:	f7f4 fb81 	bl	8000648 <__aeabi_dmul>
 800bf46:	e9cd 0100 	strd	r0, r1, [sp]
 800bf4a:	e7c4      	b.n	800bed6 <_dtoa_r+0x4e6>
 800bf4c:	462a      	mov	r2, r5
 800bf4e:	4633      	mov	r3, r6
 800bf50:	f7f4 fb7a 	bl	8000648 <__aeabi_dmul>
 800bf54:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800bf58:	eb0b 0507 	add.w	r5, fp, r7
 800bf5c:	465e      	mov	r6, fp
 800bf5e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf62:	f7f4 fe21 	bl	8000ba8 <__aeabi_d2iz>
 800bf66:	4607      	mov	r7, r0
 800bf68:	f7f4 fb04 	bl	8000574 <__aeabi_i2d>
 800bf6c:	3730      	adds	r7, #48	; 0x30
 800bf6e:	4602      	mov	r2, r0
 800bf70:	460b      	mov	r3, r1
 800bf72:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf76:	f7f4 f9af 	bl	80002d8 <__aeabi_dsub>
 800bf7a:	f806 7b01 	strb.w	r7, [r6], #1
 800bf7e:	42ae      	cmp	r6, r5
 800bf80:	e9cd 0100 	strd	r0, r1, [sp]
 800bf84:	f04f 0200 	mov.w	r2, #0
 800bf88:	d126      	bne.n	800bfd8 <_dtoa_r+0x5e8>
 800bf8a:	4b1c      	ldr	r3, [pc, #112]	; (800bffc <_dtoa_r+0x60c>)
 800bf8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bf90:	f7f4 f9a4 	bl	80002dc <__adddf3>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf9c:	f7f4 fde4 	bl	8000b68 <__aeabi_dcmpgt>
 800bfa0:	2800      	cmp	r0, #0
 800bfa2:	d174      	bne.n	800c08e <_dtoa_r+0x69e>
 800bfa4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bfa8:	2000      	movs	r0, #0
 800bfaa:	4914      	ldr	r1, [pc, #80]	; (800bffc <_dtoa_r+0x60c>)
 800bfac:	f7f4 f994 	bl	80002d8 <__aeabi_dsub>
 800bfb0:	4602      	mov	r2, r0
 800bfb2:	460b      	mov	r3, r1
 800bfb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bfb8:	f7f4 fdb8 	bl	8000b2c <__aeabi_dcmplt>
 800bfbc:	2800      	cmp	r0, #0
 800bfbe:	f43f af30 	beq.w	800be22 <_dtoa_r+0x432>
 800bfc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bfc6:	2b30      	cmp	r3, #48	; 0x30
 800bfc8:	f105 32ff 	add.w	r2, r5, #4294967295
 800bfcc:	d002      	beq.n	800bfd4 <_dtoa_r+0x5e4>
 800bfce:	f8dd a020 	ldr.w	sl, [sp, #32]
 800bfd2:	e04a      	b.n	800c06a <_dtoa_r+0x67a>
 800bfd4:	4615      	mov	r5, r2
 800bfd6:	e7f4      	b.n	800bfc2 <_dtoa_r+0x5d2>
 800bfd8:	4b05      	ldr	r3, [pc, #20]	; (800bff0 <_dtoa_r+0x600>)
 800bfda:	f7f4 fb35 	bl	8000648 <__aeabi_dmul>
 800bfde:	e9cd 0100 	strd	r0, r1, [sp]
 800bfe2:	e7bc      	b.n	800bf5e <_dtoa_r+0x56e>
 800bfe4:	0800d6c0 	.word	0x0800d6c0
 800bfe8:	0800d698 	.word	0x0800d698
 800bfec:	3ff00000 	.word	0x3ff00000
 800bff0:	40240000 	.word	0x40240000
 800bff4:	401c0000 	.word	0x401c0000
 800bff8:	40140000 	.word	0x40140000
 800bffc:	3fe00000 	.word	0x3fe00000
 800c000:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c004:	465d      	mov	r5, fp
 800c006:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c00a:	4630      	mov	r0, r6
 800c00c:	4639      	mov	r1, r7
 800c00e:	f7f4 fc45 	bl	800089c <__aeabi_ddiv>
 800c012:	f7f4 fdc9 	bl	8000ba8 <__aeabi_d2iz>
 800c016:	4680      	mov	r8, r0
 800c018:	f7f4 faac 	bl	8000574 <__aeabi_i2d>
 800c01c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c020:	f7f4 fb12 	bl	8000648 <__aeabi_dmul>
 800c024:	4602      	mov	r2, r0
 800c026:	460b      	mov	r3, r1
 800c028:	4630      	mov	r0, r6
 800c02a:	4639      	mov	r1, r7
 800c02c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c030:	f7f4 f952 	bl	80002d8 <__aeabi_dsub>
 800c034:	f805 6b01 	strb.w	r6, [r5], #1
 800c038:	eba5 060b 	sub.w	r6, r5, fp
 800c03c:	45b1      	cmp	r9, r6
 800c03e:	4602      	mov	r2, r0
 800c040:	460b      	mov	r3, r1
 800c042:	d139      	bne.n	800c0b8 <_dtoa_r+0x6c8>
 800c044:	f7f4 f94a 	bl	80002dc <__adddf3>
 800c048:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c04c:	4606      	mov	r6, r0
 800c04e:	460f      	mov	r7, r1
 800c050:	f7f4 fd8a 	bl	8000b68 <__aeabi_dcmpgt>
 800c054:	b9c8      	cbnz	r0, 800c08a <_dtoa_r+0x69a>
 800c056:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c05a:	4630      	mov	r0, r6
 800c05c:	4639      	mov	r1, r7
 800c05e:	f7f4 fd5b 	bl	8000b18 <__aeabi_dcmpeq>
 800c062:	b110      	cbz	r0, 800c06a <_dtoa_r+0x67a>
 800c064:	f018 0f01 	tst.w	r8, #1
 800c068:	d10f      	bne.n	800c08a <_dtoa_r+0x69a>
 800c06a:	9904      	ldr	r1, [sp, #16]
 800c06c:	4620      	mov	r0, r4
 800c06e:	f000 fc9f 	bl	800c9b0 <_Bfree>
 800c072:	2300      	movs	r3, #0
 800c074:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c076:	702b      	strb	r3, [r5, #0]
 800c078:	f10a 0301 	add.w	r3, sl, #1
 800c07c:	6013      	str	r3, [r2, #0]
 800c07e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c080:	2b00      	cmp	r3, #0
 800c082:	f000 8241 	beq.w	800c508 <_dtoa_r+0xb18>
 800c086:	601d      	str	r5, [r3, #0]
 800c088:	e23e      	b.n	800c508 <_dtoa_r+0xb18>
 800c08a:	f8cd a020 	str.w	sl, [sp, #32]
 800c08e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c092:	2a39      	cmp	r2, #57	; 0x39
 800c094:	f105 33ff 	add.w	r3, r5, #4294967295
 800c098:	d108      	bne.n	800c0ac <_dtoa_r+0x6bc>
 800c09a:	459b      	cmp	fp, r3
 800c09c:	d10a      	bne.n	800c0b4 <_dtoa_r+0x6c4>
 800c09e:	9b08      	ldr	r3, [sp, #32]
 800c0a0:	3301      	adds	r3, #1
 800c0a2:	9308      	str	r3, [sp, #32]
 800c0a4:	2330      	movs	r3, #48	; 0x30
 800c0a6:	f88b 3000 	strb.w	r3, [fp]
 800c0aa:	465b      	mov	r3, fp
 800c0ac:	781a      	ldrb	r2, [r3, #0]
 800c0ae:	3201      	adds	r2, #1
 800c0b0:	701a      	strb	r2, [r3, #0]
 800c0b2:	e78c      	b.n	800bfce <_dtoa_r+0x5de>
 800c0b4:	461d      	mov	r5, r3
 800c0b6:	e7ea      	b.n	800c08e <_dtoa_r+0x69e>
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	4b9b      	ldr	r3, [pc, #620]	; (800c328 <_dtoa_r+0x938>)
 800c0bc:	f7f4 fac4 	bl	8000648 <__aeabi_dmul>
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	4606      	mov	r6, r0
 800c0c6:	460f      	mov	r7, r1
 800c0c8:	f7f4 fd26 	bl	8000b18 <__aeabi_dcmpeq>
 800c0cc:	2800      	cmp	r0, #0
 800c0ce:	d09a      	beq.n	800c006 <_dtoa_r+0x616>
 800c0d0:	e7cb      	b.n	800c06a <_dtoa_r+0x67a>
 800c0d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c0d4:	2a00      	cmp	r2, #0
 800c0d6:	f000 808b 	beq.w	800c1f0 <_dtoa_r+0x800>
 800c0da:	9a06      	ldr	r2, [sp, #24]
 800c0dc:	2a01      	cmp	r2, #1
 800c0de:	dc6e      	bgt.n	800c1be <_dtoa_r+0x7ce>
 800c0e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c0e2:	2a00      	cmp	r2, #0
 800c0e4:	d067      	beq.n	800c1b6 <_dtoa_r+0x7c6>
 800c0e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c0ea:	9f07      	ldr	r7, [sp, #28]
 800c0ec:	9d05      	ldr	r5, [sp, #20]
 800c0ee:	9a05      	ldr	r2, [sp, #20]
 800c0f0:	2101      	movs	r1, #1
 800c0f2:	441a      	add	r2, r3
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	9205      	str	r2, [sp, #20]
 800c0f8:	4498      	add	r8, r3
 800c0fa:	f000 fcf9 	bl	800caf0 <__i2b>
 800c0fe:	4606      	mov	r6, r0
 800c100:	2d00      	cmp	r5, #0
 800c102:	dd0c      	ble.n	800c11e <_dtoa_r+0x72e>
 800c104:	f1b8 0f00 	cmp.w	r8, #0
 800c108:	dd09      	ble.n	800c11e <_dtoa_r+0x72e>
 800c10a:	4545      	cmp	r5, r8
 800c10c:	9a05      	ldr	r2, [sp, #20]
 800c10e:	462b      	mov	r3, r5
 800c110:	bfa8      	it	ge
 800c112:	4643      	movge	r3, r8
 800c114:	1ad2      	subs	r2, r2, r3
 800c116:	9205      	str	r2, [sp, #20]
 800c118:	1aed      	subs	r5, r5, r3
 800c11a:	eba8 0803 	sub.w	r8, r8, r3
 800c11e:	9b07      	ldr	r3, [sp, #28]
 800c120:	b1eb      	cbz	r3, 800c15e <_dtoa_r+0x76e>
 800c122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c124:	2b00      	cmp	r3, #0
 800c126:	d067      	beq.n	800c1f8 <_dtoa_r+0x808>
 800c128:	b18f      	cbz	r7, 800c14e <_dtoa_r+0x75e>
 800c12a:	4631      	mov	r1, r6
 800c12c:	463a      	mov	r2, r7
 800c12e:	4620      	mov	r0, r4
 800c130:	f000 fd7e 	bl	800cc30 <__pow5mult>
 800c134:	9a04      	ldr	r2, [sp, #16]
 800c136:	4601      	mov	r1, r0
 800c138:	4606      	mov	r6, r0
 800c13a:	4620      	mov	r0, r4
 800c13c:	f000 fce1 	bl	800cb02 <__multiply>
 800c140:	9904      	ldr	r1, [sp, #16]
 800c142:	9008      	str	r0, [sp, #32]
 800c144:	4620      	mov	r0, r4
 800c146:	f000 fc33 	bl	800c9b0 <_Bfree>
 800c14a:	9b08      	ldr	r3, [sp, #32]
 800c14c:	9304      	str	r3, [sp, #16]
 800c14e:	9b07      	ldr	r3, [sp, #28]
 800c150:	1bda      	subs	r2, r3, r7
 800c152:	d004      	beq.n	800c15e <_dtoa_r+0x76e>
 800c154:	9904      	ldr	r1, [sp, #16]
 800c156:	4620      	mov	r0, r4
 800c158:	f000 fd6a 	bl	800cc30 <__pow5mult>
 800c15c:	9004      	str	r0, [sp, #16]
 800c15e:	2101      	movs	r1, #1
 800c160:	4620      	mov	r0, r4
 800c162:	f000 fcc5 	bl	800caf0 <__i2b>
 800c166:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c168:	4607      	mov	r7, r0
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	f000 81d0 	beq.w	800c510 <_dtoa_r+0xb20>
 800c170:	461a      	mov	r2, r3
 800c172:	4601      	mov	r1, r0
 800c174:	4620      	mov	r0, r4
 800c176:	f000 fd5b 	bl	800cc30 <__pow5mult>
 800c17a:	9b06      	ldr	r3, [sp, #24]
 800c17c:	2b01      	cmp	r3, #1
 800c17e:	4607      	mov	r7, r0
 800c180:	dc40      	bgt.n	800c204 <_dtoa_r+0x814>
 800c182:	9b00      	ldr	r3, [sp, #0]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d139      	bne.n	800c1fc <_dtoa_r+0x80c>
 800c188:	9b01      	ldr	r3, [sp, #4]
 800c18a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d136      	bne.n	800c200 <_dtoa_r+0x810>
 800c192:	9b01      	ldr	r3, [sp, #4]
 800c194:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c198:	0d1b      	lsrs	r3, r3, #20
 800c19a:	051b      	lsls	r3, r3, #20
 800c19c:	b12b      	cbz	r3, 800c1aa <_dtoa_r+0x7ba>
 800c19e:	9b05      	ldr	r3, [sp, #20]
 800c1a0:	3301      	adds	r3, #1
 800c1a2:	9305      	str	r3, [sp, #20]
 800c1a4:	f108 0801 	add.w	r8, r8, #1
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	9307      	str	r3, [sp, #28]
 800c1ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d12a      	bne.n	800c208 <_dtoa_r+0x818>
 800c1b2:	2001      	movs	r0, #1
 800c1b4:	e030      	b.n	800c218 <_dtoa_r+0x828>
 800c1b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c1bc:	e795      	b.n	800c0ea <_dtoa_r+0x6fa>
 800c1be:	9b07      	ldr	r3, [sp, #28]
 800c1c0:	f109 37ff 	add.w	r7, r9, #4294967295
 800c1c4:	42bb      	cmp	r3, r7
 800c1c6:	bfbf      	itttt	lt
 800c1c8:	9b07      	ldrlt	r3, [sp, #28]
 800c1ca:	9707      	strlt	r7, [sp, #28]
 800c1cc:	1afa      	sublt	r2, r7, r3
 800c1ce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c1d0:	bfbb      	ittet	lt
 800c1d2:	189b      	addlt	r3, r3, r2
 800c1d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c1d6:	1bdf      	subge	r7, r3, r7
 800c1d8:	2700      	movlt	r7, #0
 800c1da:	f1b9 0f00 	cmp.w	r9, #0
 800c1de:	bfb5      	itete	lt
 800c1e0:	9b05      	ldrlt	r3, [sp, #20]
 800c1e2:	9d05      	ldrge	r5, [sp, #20]
 800c1e4:	eba3 0509 	sublt.w	r5, r3, r9
 800c1e8:	464b      	movge	r3, r9
 800c1ea:	bfb8      	it	lt
 800c1ec:	2300      	movlt	r3, #0
 800c1ee:	e77e      	b.n	800c0ee <_dtoa_r+0x6fe>
 800c1f0:	9f07      	ldr	r7, [sp, #28]
 800c1f2:	9d05      	ldr	r5, [sp, #20]
 800c1f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c1f6:	e783      	b.n	800c100 <_dtoa_r+0x710>
 800c1f8:	9a07      	ldr	r2, [sp, #28]
 800c1fa:	e7ab      	b.n	800c154 <_dtoa_r+0x764>
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	e7d4      	b.n	800c1aa <_dtoa_r+0x7ba>
 800c200:	9b00      	ldr	r3, [sp, #0]
 800c202:	e7d2      	b.n	800c1aa <_dtoa_r+0x7ba>
 800c204:	2300      	movs	r3, #0
 800c206:	9307      	str	r3, [sp, #28]
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c20e:	6918      	ldr	r0, [r3, #16]
 800c210:	f000 fc20 	bl	800ca54 <__hi0bits>
 800c214:	f1c0 0020 	rsb	r0, r0, #32
 800c218:	4440      	add	r0, r8
 800c21a:	f010 001f 	ands.w	r0, r0, #31
 800c21e:	d047      	beq.n	800c2b0 <_dtoa_r+0x8c0>
 800c220:	f1c0 0320 	rsb	r3, r0, #32
 800c224:	2b04      	cmp	r3, #4
 800c226:	dd3b      	ble.n	800c2a0 <_dtoa_r+0x8b0>
 800c228:	9b05      	ldr	r3, [sp, #20]
 800c22a:	f1c0 001c 	rsb	r0, r0, #28
 800c22e:	4403      	add	r3, r0
 800c230:	9305      	str	r3, [sp, #20]
 800c232:	4405      	add	r5, r0
 800c234:	4480      	add	r8, r0
 800c236:	9b05      	ldr	r3, [sp, #20]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	dd05      	ble.n	800c248 <_dtoa_r+0x858>
 800c23c:	461a      	mov	r2, r3
 800c23e:	9904      	ldr	r1, [sp, #16]
 800c240:	4620      	mov	r0, r4
 800c242:	f000 fd43 	bl	800cccc <__lshift>
 800c246:	9004      	str	r0, [sp, #16]
 800c248:	f1b8 0f00 	cmp.w	r8, #0
 800c24c:	dd05      	ble.n	800c25a <_dtoa_r+0x86a>
 800c24e:	4639      	mov	r1, r7
 800c250:	4642      	mov	r2, r8
 800c252:	4620      	mov	r0, r4
 800c254:	f000 fd3a 	bl	800cccc <__lshift>
 800c258:	4607      	mov	r7, r0
 800c25a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c25c:	b353      	cbz	r3, 800c2b4 <_dtoa_r+0x8c4>
 800c25e:	4639      	mov	r1, r7
 800c260:	9804      	ldr	r0, [sp, #16]
 800c262:	f000 fd87 	bl	800cd74 <__mcmp>
 800c266:	2800      	cmp	r0, #0
 800c268:	da24      	bge.n	800c2b4 <_dtoa_r+0x8c4>
 800c26a:	2300      	movs	r3, #0
 800c26c:	220a      	movs	r2, #10
 800c26e:	9904      	ldr	r1, [sp, #16]
 800c270:	4620      	mov	r0, r4
 800c272:	f000 fbb4 	bl	800c9de <__multadd>
 800c276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c278:	9004      	str	r0, [sp, #16]
 800c27a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c27e:	2b00      	cmp	r3, #0
 800c280:	f000 814d 	beq.w	800c51e <_dtoa_r+0xb2e>
 800c284:	2300      	movs	r3, #0
 800c286:	4631      	mov	r1, r6
 800c288:	220a      	movs	r2, #10
 800c28a:	4620      	mov	r0, r4
 800c28c:	f000 fba7 	bl	800c9de <__multadd>
 800c290:	9b02      	ldr	r3, [sp, #8]
 800c292:	2b00      	cmp	r3, #0
 800c294:	4606      	mov	r6, r0
 800c296:	dc4f      	bgt.n	800c338 <_dtoa_r+0x948>
 800c298:	9b06      	ldr	r3, [sp, #24]
 800c29a:	2b02      	cmp	r3, #2
 800c29c:	dd4c      	ble.n	800c338 <_dtoa_r+0x948>
 800c29e:	e011      	b.n	800c2c4 <_dtoa_r+0x8d4>
 800c2a0:	d0c9      	beq.n	800c236 <_dtoa_r+0x846>
 800c2a2:	9a05      	ldr	r2, [sp, #20]
 800c2a4:	331c      	adds	r3, #28
 800c2a6:	441a      	add	r2, r3
 800c2a8:	9205      	str	r2, [sp, #20]
 800c2aa:	441d      	add	r5, r3
 800c2ac:	4498      	add	r8, r3
 800c2ae:	e7c2      	b.n	800c236 <_dtoa_r+0x846>
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	e7f6      	b.n	800c2a2 <_dtoa_r+0x8b2>
 800c2b4:	f1b9 0f00 	cmp.w	r9, #0
 800c2b8:	dc38      	bgt.n	800c32c <_dtoa_r+0x93c>
 800c2ba:	9b06      	ldr	r3, [sp, #24]
 800c2bc:	2b02      	cmp	r3, #2
 800c2be:	dd35      	ble.n	800c32c <_dtoa_r+0x93c>
 800c2c0:	f8cd 9008 	str.w	r9, [sp, #8]
 800c2c4:	9b02      	ldr	r3, [sp, #8]
 800c2c6:	b963      	cbnz	r3, 800c2e2 <_dtoa_r+0x8f2>
 800c2c8:	4639      	mov	r1, r7
 800c2ca:	2205      	movs	r2, #5
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	f000 fb86 	bl	800c9de <__multadd>
 800c2d2:	4601      	mov	r1, r0
 800c2d4:	4607      	mov	r7, r0
 800c2d6:	9804      	ldr	r0, [sp, #16]
 800c2d8:	f000 fd4c 	bl	800cd74 <__mcmp>
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	f73f adcc 	bgt.w	800be7a <_dtoa_r+0x48a>
 800c2e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2e4:	465d      	mov	r5, fp
 800c2e6:	ea6f 0a03 	mvn.w	sl, r3
 800c2ea:	f04f 0900 	mov.w	r9, #0
 800c2ee:	4639      	mov	r1, r7
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f000 fb5d 	bl	800c9b0 <_Bfree>
 800c2f6:	2e00      	cmp	r6, #0
 800c2f8:	f43f aeb7 	beq.w	800c06a <_dtoa_r+0x67a>
 800c2fc:	f1b9 0f00 	cmp.w	r9, #0
 800c300:	d005      	beq.n	800c30e <_dtoa_r+0x91e>
 800c302:	45b1      	cmp	r9, r6
 800c304:	d003      	beq.n	800c30e <_dtoa_r+0x91e>
 800c306:	4649      	mov	r1, r9
 800c308:	4620      	mov	r0, r4
 800c30a:	f000 fb51 	bl	800c9b0 <_Bfree>
 800c30e:	4631      	mov	r1, r6
 800c310:	4620      	mov	r0, r4
 800c312:	f000 fb4d 	bl	800c9b0 <_Bfree>
 800c316:	e6a8      	b.n	800c06a <_dtoa_r+0x67a>
 800c318:	2700      	movs	r7, #0
 800c31a:	463e      	mov	r6, r7
 800c31c:	e7e1      	b.n	800c2e2 <_dtoa_r+0x8f2>
 800c31e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c322:	463e      	mov	r6, r7
 800c324:	e5a9      	b.n	800be7a <_dtoa_r+0x48a>
 800c326:	bf00      	nop
 800c328:	40240000 	.word	0x40240000
 800c32c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c32e:	f8cd 9008 	str.w	r9, [sp, #8]
 800c332:	2b00      	cmp	r3, #0
 800c334:	f000 80fa 	beq.w	800c52c <_dtoa_r+0xb3c>
 800c338:	2d00      	cmp	r5, #0
 800c33a:	dd05      	ble.n	800c348 <_dtoa_r+0x958>
 800c33c:	4631      	mov	r1, r6
 800c33e:	462a      	mov	r2, r5
 800c340:	4620      	mov	r0, r4
 800c342:	f000 fcc3 	bl	800cccc <__lshift>
 800c346:	4606      	mov	r6, r0
 800c348:	9b07      	ldr	r3, [sp, #28]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d04c      	beq.n	800c3e8 <_dtoa_r+0x9f8>
 800c34e:	6871      	ldr	r1, [r6, #4]
 800c350:	4620      	mov	r0, r4
 800c352:	f000 faf9 	bl	800c948 <_Balloc>
 800c356:	6932      	ldr	r2, [r6, #16]
 800c358:	3202      	adds	r2, #2
 800c35a:	4605      	mov	r5, r0
 800c35c:	0092      	lsls	r2, r2, #2
 800c35e:	f106 010c 	add.w	r1, r6, #12
 800c362:	300c      	adds	r0, #12
 800c364:	f7fe fcf8 	bl	800ad58 <memcpy>
 800c368:	2201      	movs	r2, #1
 800c36a:	4629      	mov	r1, r5
 800c36c:	4620      	mov	r0, r4
 800c36e:	f000 fcad 	bl	800cccc <__lshift>
 800c372:	9b00      	ldr	r3, [sp, #0]
 800c374:	f8cd b014 	str.w	fp, [sp, #20]
 800c378:	f003 0301 	and.w	r3, r3, #1
 800c37c:	46b1      	mov	r9, r6
 800c37e:	9307      	str	r3, [sp, #28]
 800c380:	4606      	mov	r6, r0
 800c382:	4639      	mov	r1, r7
 800c384:	9804      	ldr	r0, [sp, #16]
 800c386:	f7ff faa7 	bl	800b8d8 <quorem>
 800c38a:	4649      	mov	r1, r9
 800c38c:	4605      	mov	r5, r0
 800c38e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c392:	9804      	ldr	r0, [sp, #16]
 800c394:	f000 fcee 	bl	800cd74 <__mcmp>
 800c398:	4632      	mov	r2, r6
 800c39a:	9000      	str	r0, [sp, #0]
 800c39c:	4639      	mov	r1, r7
 800c39e:	4620      	mov	r0, r4
 800c3a0:	f000 fd02 	bl	800cda8 <__mdiff>
 800c3a4:	68c3      	ldr	r3, [r0, #12]
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	bb03      	cbnz	r3, 800c3ec <_dtoa_r+0x9fc>
 800c3aa:	4601      	mov	r1, r0
 800c3ac:	9008      	str	r0, [sp, #32]
 800c3ae:	9804      	ldr	r0, [sp, #16]
 800c3b0:	f000 fce0 	bl	800cd74 <__mcmp>
 800c3b4:	9a08      	ldr	r2, [sp, #32]
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	4611      	mov	r1, r2
 800c3ba:	4620      	mov	r0, r4
 800c3bc:	9308      	str	r3, [sp, #32]
 800c3be:	f000 faf7 	bl	800c9b0 <_Bfree>
 800c3c2:	9b08      	ldr	r3, [sp, #32]
 800c3c4:	b9a3      	cbnz	r3, 800c3f0 <_dtoa_r+0xa00>
 800c3c6:	9a06      	ldr	r2, [sp, #24]
 800c3c8:	b992      	cbnz	r2, 800c3f0 <_dtoa_r+0xa00>
 800c3ca:	9a07      	ldr	r2, [sp, #28]
 800c3cc:	b982      	cbnz	r2, 800c3f0 <_dtoa_r+0xa00>
 800c3ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c3d2:	d029      	beq.n	800c428 <_dtoa_r+0xa38>
 800c3d4:	9b00      	ldr	r3, [sp, #0]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	dd01      	ble.n	800c3de <_dtoa_r+0x9ee>
 800c3da:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800c3de:	9b05      	ldr	r3, [sp, #20]
 800c3e0:	1c5d      	adds	r5, r3, #1
 800c3e2:	f883 8000 	strb.w	r8, [r3]
 800c3e6:	e782      	b.n	800c2ee <_dtoa_r+0x8fe>
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	e7c2      	b.n	800c372 <_dtoa_r+0x982>
 800c3ec:	2301      	movs	r3, #1
 800c3ee:	e7e3      	b.n	800c3b8 <_dtoa_r+0x9c8>
 800c3f0:	9a00      	ldr	r2, [sp, #0]
 800c3f2:	2a00      	cmp	r2, #0
 800c3f4:	db04      	blt.n	800c400 <_dtoa_r+0xa10>
 800c3f6:	d125      	bne.n	800c444 <_dtoa_r+0xa54>
 800c3f8:	9a06      	ldr	r2, [sp, #24]
 800c3fa:	bb1a      	cbnz	r2, 800c444 <_dtoa_r+0xa54>
 800c3fc:	9a07      	ldr	r2, [sp, #28]
 800c3fe:	bb0a      	cbnz	r2, 800c444 <_dtoa_r+0xa54>
 800c400:	2b00      	cmp	r3, #0
 800c402:	ddec      	ble.n	800c3de <_dtoa_r+0x9ee>
 800c404:	2201      	movs	r2, #1
 800c406:	9904      	ldr	r1, [sp, #16]
 800c408:	4620      	mov	r0, r4
 800c40a:	f000 fc5f 	bl	800cccc <__lshift>
 800c40e:	4639      	mov	r1, r7
 800c410:	9004      	str	r0, [sp, #16]
 800c412:	f000 fcaf 	bl	800cd74 <__mcmp>
 800c416:	2800      	cmp	r0, #0
 800c418:	dc03      	bgt.n	800c422 <_dtoa_r+0xa32>
 800c41a:	d1e0      	bne.n	800c3de <_dtoa_r+0x9ee>
 800c41c:	f018 0f01 	tst.w	r8, #1
 800c420:	d0dd      	beq.n	800c3de <_dtoa_r+0x9ee>
 800c422:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c426:	d1d8      	bne.n	800c3da <_dtoa_r+0x9ea>
 800c428:	9b05      	ldr	r3, [sp, #20]
 800c42a:	9a05      	ldr	r2, [sp, #20]
 800c42c:	1c5d      	adds	r5, r3, #1
 800c42e:	2339      	movs	r3, #57	; 0x39
 800c430:	7013      	strb	r3, [r2, #0]
 800c432:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c436:	2b39      	cmp	r3, #57	; 0x39
 800c438:	f105 32ff 	add.w	r2, r5, #4294967295
 800c43c:	d04f      	beq.n	800c4de <_dtoa_r+0xaee>
 800c43e:	3301      	adds	r3, #1
 800c440:	7013      	strb	r3, [r2, #0]
 800c442:	e754      	b.n	800c2ee <_dtoa_r+0x8fe>
 800c444:	9a05      	ldr	r2, [sp, #20]
 800c446:	2b00      	cmp	r3, #0
 800c448:	f102 0501 	add.w	r5, r2, #1
 800c44c:	dd06      	ble.n	800c45c <_dtoa_r+0xa6c>
 800c44e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c452:	d0e9      	beq.n	800c428 <_dtoa_r+0xa38>
 800c454:	f108 0801 	add.w	r8, r8, #1
 800c458:	9b05      	ldr	r3, [sp, #20]
 800c45a:	e7c2      	b.n	800c3e2 <_dtoa_r+0x9f2>
 800c45c:	9a02      	ldr	r2, [sp, #8]
 800c45e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800c462:	eba5 030b 	sub.w	r3, r5, fp
 800c466:	4293      	cmp	r3, r2
 800c468:	d021      	beq.n	800c4ae <_dtoa_r+0xabe>
 800c46a:	2300      	movs	r3, #0
 800c46c:	220a      	movs	r2, #10
 800c46e:	9904      	ldr	r1, [sp, #16]
 800c470:	4620      	mov	r0, r4
 800c472:	f000 fab4 	bl	800c9de <__multadd>
 800c476:	45b1      	cmp	r9, r6
 800c478:	9004      	str	r0, [sp, #16]
 800c47a:	f04f 0300 	mov.w	r3, #0
 800c47e:	f04f 020a 	mov.w	r2, #10
 800c482:	4649      	mov	r1, r9
 800c484:	4620      	mov	r0, r4
 800c486:	d105      	bne.n	800c494 <_dtoa_r+0xaa4>
 800c488:	f000 faa9 	bl	800c9de <__multadd>
 800c48c:	4681      	mov	r9, r0
 800c48e:	4606      	mov	r6, r0
 800c490:	9505      	str	r5, [sp, #20]
 800c492:	e776      	b.n	800c382 <_dtoa_r+0x992>
 800c494:	f000 faa3 	bl	800c9de <__multadd>
 800c498:	4631      	mov	r1, r6
 800c49a:	4681      	mov	r9, r0
 800c49c:	2300      	movs	r3, #0
 800c49e:	220a      	movs	r2, #10
 800c4a0:	4620      	mov	r0, r4
 800c4a2:	f000 fa9c 	bl	800c9de <__multadd>
 800c4a6:	4606      	mov	r6, r0
 800c4a8:	e7f2      	b.n	800c490 <_dtoa_r+0xaa0>
 800c4aa:	f04f 0900 	mov.w	r9, #0
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	9904      	ldr	r1, [sp, #16]
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	f000 fc0a 	bl	800cccc <__lshift>
 800c4b8:	4639      	mov	r1, r7
 800c4ba:	9004      	str	r0, [sp, #16]
 800c4bc:	f000 fc5a 	bl	800cd74 <__mcmp>
 800c4c0:	2800      	cmp	r0, #0
 800c4c2:	dcb6      	bgt.n	800c432 <_dtoa_r+0xa42>
 800c4c4:	d102      	bne.n	800c4cc <_dtoa_r+0xadc>
 800c4c6:	f018 0f01 	tst.w	r8, #1
 800c4ca:	d1b2      	bne.n	800c432 <_dtoa_r+0xa42>
 800c4cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c4d0:	2b30      	cmp	r3, #48	; 0x30
 800c4d2:	f105 32ff 	add.w	r2, r5, #4294967295
 800c4d6:	f47f af0a 	bne.w	800c2ee <_dtoa_r+0x8fe>
 800c4da:	4615      	mov	r5, r2
 800c4dc:	e7f6      	b.n	800c4cc <_dtoa_r+0xadc>
 800c4de:	4593      	cmp	fp, r2
 800c4e0:	d105      	bne.n	800c4ee <_dtoa_r+0xafe>
 800c4e2:	2331      	movs	r3, #49	; 0x31
 800c4e4:	f10a 0a01 	add.w	sl, sl, #1
 800c4e8:	f88b 3000 	strb.w	r3, [fp]
 800c4ec:	e6ff      	b.n	800c2ee <_dtoa_r+0x8fe>
 800c4ee:	4615      	mov	r5, r2
 800c4f0:	e79f      	b.n	800c432 <_dtoa_r+0xa42>
 800c4f2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800c558 <_dtoa_r+0xb68>
 800c4f6:	e007      	b.n	800c508 <_dtoa_r+0xb18>
 800c4f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4fa:	f8df b060 	ldr.w	fp, [pc, #96]	; 800c55c <_dtoa_r+0xb6c>
 800c4fe:	b11b      	cbz	r3, 800c508 <_dtoa_r+0xb18>
 800c500:	f10b 0308 	add.w	r3, fp, #8
 800c504:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c506:	6013      	str	r3, [r2, #0]
 800c508:	4658      	mov	r0, fp
 800c50a:	b017      	add	sp, #92	; 0x5c
 800c50c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c510:	9b06      	ldr	r3, [sp, #24]
 800c512:	2b01      	cmp	r3, #1
 800c514:	f77f ae35 	ble.w	800c182 <_dtoa_r+0x792>
 800c518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c51a:	9307      	str	r3, [sp, #28]
 800c51c:	e649      	b.n	800c1b2 <_dtoa_r+0x7c2>
 800c51e:	9b02      	ldr	r3, [sp, #8]
 800c520:	2b00      	cmp	r3, #0
 800c522:	dc03      	bgt.n	800c52c <_dtoa_r+0xb3c>
 800c524:	9b06      	ldr	r3, [sp, #24]
 800c526:	2b02      	cmp	r3, #2
 800c528:	f73f aecc 	bgt.w	800c2c4 <_dtoa_r+0x8d4>
 800c52c:	465d      	mov	r5, fp
 800c52e:	4639      	mov	r1, r7
 800c530:	9804      	ldr	r0, [sp, #16]
 800c532:	f7ff f9d1 	bl	800b8d8 <quorem>
 800c536:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c53a:	f805 8b01 	strb.w	r8, [r5], #1
 800c53e:	9a02      	ldr	r2, [sp, #8]
 800c540:	eba5 030b 	sub.w	r3, r5, fp
 800c544:	429a      	cmp	r2, r3
 800c546:	ddb0      	ble.n	800c4aa <_dtoa_r+0xaba>
 800c548:	2300      	movs	r3, #0
 800c54a:	220a      	movs	r2, #10
 800c54c:	9904      	ldr	r1, [sp, #16]
 800c54e:	4620      	mov	r0, r4
 800c550:	f000 fa45 	bl	800c9de <__multadd>
 800c554:	9004      	str	r0, [sp, #16]
 800c556:	e7ea      	b.n	800c52e <_dtoa_r+0xb3e>
 800c558:	0800d600 	.word	0x0800d600
 800c55c:	0800d624 	.word	0x0800d624

0800c560 <__sflush_r>:
 800c560:	898a      	ldrh	r2, [r1, #12]
 800c562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c566:	4605      	mov	r5, r0
 800c568:	0710      	lsls	r0, r2, #28
 800c56a:	460c      	mov	r4, r1
 800c56c:	d458      	bmi.n	800c620 <__sflush_r+0xc0>
 800c56e:	684b      	ldr	r3, [r1, #4]
 800c570:	2b00      	cmp	r3, #0
 800c572:	dc05      	bgt.n	800c580 <__sflush_r+0x20>
 800c574:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c576:	2b00      	cmp	r3, #0
 800c578:	dc02      	bgt.n	800c580 <__sflush_r+0x20>
 800c57a:	2000      	movs	r0, #0
 800c57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c580:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c582:	2e00      	cmp	r6, #0
 800c584:	d0f9      	beq.n	800c57a <__sflush_r+0x1a>
 800c586:	2300      	movs	r3, #0
 800c588:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c58c:	682f      	ldr	r7, [r5, #0]
 800c58e:	6a21      	ldr	r1, [r4, #32]
 800c590:	602b      	str	r3, [r5, #0]
 800c592:	d032      	beq.n	800c5fa <__sflush_r+0x9a>
 800c594:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c596:	89a3      	ldrh	r3, [r4, #12]
 800c598:	075a      	lsls	r2, r3, #29
 800c59a:	d505      	bpl.n	800c5a8 <__sflush_r+0x48>
 800c59c:	6863      	ldr	r3, [r4, #4]
 800c59e:	1ac0      	subs	r0, r0, r3
 800c5a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c5a2:	b10b      	cbz	r3, 800c5a8 <__sflush_r+0x48>
 800c5a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c5a6:	1ac0      	subs	r0, r0, r3
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	4602      	mov	r2, r0
 800c5ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c5ae:	6a21      	ldr	r1, [r4, #32]
 800c5b0:	4628      	mov	r0, r5
 800c5b2:	47b0      	blx	r6
 800c5b4:	1c43      	adds	r3, r0, #1
 800c5b6:	89a3      	ldrh	r3, [r4, #12]
 800c5b8:	d106      	bne.n	800c5c8 <__sflush_r+0x68>
 800c5ba:	6829      	ldr	r1, [r5, #0]
 800c5bc:	291d      	cmp	r1, #29
 800c5be:	d848      	bhi.n	800c652 <__sflush_r+0xf2>
 800c5c0:	4a29      	ldr	r2, [pc, #164]	; (800c668 <__sflush_r+0x108>)
 800c5c2:	40ca      	lsrs	r2, r1
 800c5c4:	07d6      	lsls	r6, r2, #31
 800c5c6:	d544      	bpl.n	800c652 <__sflush_r+0xf2>
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	6062      	str	r2, [r4, #4]
 800c5cc:	04d9      	lsls	r1, r3, #19
 800c5ce:	6922      	ldr	r2, [r4, #16]
 800c5d0:	6022      	str	r2, [r4, #0]
 800c5d2:	d504      	bpl.n	800c5de <__sflush_r+0x7e>
 800c5d4:	1c42      	adds	r2, r0, #1
 800c5d6:	d101      	bne.n	800c5dc <__sflush_r+0x7c>
 800c5d8:	682b      	ldr	r3, [r5, #0]
 800c5da:	b903      	cbnz	r3, 800c5de <__sflush_r+0x7e>
 800c5dc:	6560      	str	r0, [r4, #84]	; 0x54
 800c5de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5e0:	602f      	str	r7, [r5, #0]
 800c5e2:	2900      	cmp	r1, #0
 800c5e4:	d0c9      	beq.n	800c57a <__sflush_r+0x1a>
 800c5e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5ea:	4299      	cmp	r1, r3
 800c5ec:	d002      	beq.n	800c5f4 <__sflush_r+0x94>
 800c5ee:	4628      	mov	r0, r5
 800c5f0:	f000 fc94 	bl	800cf1c <_free_r>
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	6360      	str	r0, [r4, #52]	; 0x34
 800c5f8:	e7c0      	b.n	800c57c <__sflush_r+0x1c>
 800c5fa:	2301      	movs	r3, #1
 800c5fc:	4628      	mov	r0, r5
 800c5fe:	47b0      	blx	r6
 800c600:	1c41      	adds	r1, r0, #1
 800c602:	d1c8      	bne.n	800c596 <__sflush_r+0x36>
 800c604:	682b      	ldr	r3, [r5, #0]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d0c5      	beq.n	800c596 <__sflush_r+0x36>
 800c60a:	2b1d      	cmp	r3, #29
 800c60c:	d001      	beq.n	800c612 <__sflush_r+0xb2>
 800c60e:	2b16      	cmp	r3, #22
 800c610:	d101      	bne.n	800c616 <__sflush_r+0xb6>
 800c612:	602f      	str	r7, [r5, #0]
 800c614:	e7b1      	b.n	800c57a <__sflush_r+0x1a>
 800c616:	89a3      	ldrh	r3, [r4, #12]
 800c618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c61c:	81a3      	strh	r3, [r4, #12]
 800c61e:	e7ad      	b.n	800c57c <__sflush_r+0x1c>
 800c620:	690f      	ldr	r7, [r1, #16]
 800c622:	2f00      	cmp	r7, #0
 800c624:	d0a9      	beq.n	800c57a <__sflush_r+0x1a>
 800c626:	0793      	lsls	r3, r2, #30
 800c628:	680e      	ldr	r6, [r1, #0]
 800c62a:	bf08      	it	eq
 800c62c:	694b      	ldreq	r3, [r1, #20]
 800c62e:	600f      	str	r7, [r1, #0]
 800c630:	bf18      	it	ne
 800c632:	2300      	movne	r3, #0
 800c634:	eba6 0807 	sub.w	r8, r6, r7
 800c638:	608b      	str	r3, [r1, #8]
 800c63a:	f1b8 0f00 	cmp.w	r8, #0
 800c63e:	dd9c      	ble.n	800c57a <__sflush_r+0x1a>
 800c640:	4643      	mov	r3, r8
 800c642:	463a      	mov	r2, r7
 800c644:	6a21      	ldr	r1, [r4, #32]
 800c646:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c648:	4628      	mov	r0, r5
 800c64a:	47b0      	blx	r6
 800c64c:	2800      	cmp	r0, #0
 800c64e:	dc06      	bgt.n	800c65e <__sflush_r+0xfe>
 800c650:	89a3      	ldrh	r3, [r4, #12]
 800c652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c656:	81a3      	strh	r3, [r4, #12]
 800c658:	f04f 30ff 	mov.w	r0, #4294967295
 800c65c:	e78e      	b.n	800c57c <__sflush_r+0x1c>
 800c65e:	4407      	add	r7, r0
 800c660:	eba8 0800 	sub.w	r8, r8, r0
 800c664:	e7e9      	b.n	800c63a <__sflush_r+0xda>
 800c666:	bf00      	nop
 800c668:	20400001 	.word	0x20400001

0800c66c <_fflush_r>:
 800c66c:	b538      	push	{r3, r4, r5, lr}
 800c66e:	690b      	ldr	r3, [r1, #16]
 800c670:	4605      	mov	r5, r0
 800c672:	460c      	mov	r4, r1
 800c674:	b1db      	cbz	r3, 800c6ae <_fflush_r+0x42>
 800c676:	b118      	cbz	r0, 800c680 <_fflush_r+0x14>
 800c678:	6983      	ldr	r3, [r0, #24]
 800c67a:	b90b      	cbnz	r3, 800c680 <_fflush_r+0x14>
 800c67c:	f000 f860 	bl	800c740 <__sinit>
 800c680:	4b0c      	ldr	r3, [pc, #48]	; (800c6b4 <_fflush_r+0x48>)
 800c682:	429c      	cmp	r4, r3
 800c684:	d109      	bne.n	800c69a <_fflush_r+0x2e>
 800c686:	686c      	ldr	r4, [r5, #4]
 800c688:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c68c:	b17b      	cbz	r3, 800c6ae <_fflush_r+0x42>
 800c68e:	4621      	mov	r1, r4
 800c690:	4628      	mov	r0, r5
 800c692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c696:	f7ff bf63 	b.w	800c560 <__sflush_r>
 800c69a:	4b07      	ldr	r3, [pc, #28]	; (800c6b8 <_fflush_r+0x4c>)
 800c69c:	429c      	cmp	r4, r3
 800c69e:	d101      	bne.n	800c6a4 <_fflush_r+0x38>
 800c6a0:	68ac      	ldr	r4, [r5, #8]
 800c6a2:	e7f1      	b.n	800c688 <_fflush_r+0x1c>
 800c6a4:	4b05      	ldr	r3, [pc, #20]	; (800c6bc <_fflush_r+0x50>)
 800c6a6:	429c      	cmp	r4, r3
 800c6a8:	bf08      	it	eq
 800c6aa:	68ec      	ldreq	r4, [r5, #12]
 800c6ac:	e7ec      	b.n	800c688 <_fflush_r+0x1c>
 800c6ae:	2000      	movs	r0, #0
 800c6b0:	bd38      	pop	{r3, r4, r5, pc}
 800c6b2:	bf00      	nop
 800c6b4:	0800d654 	.word	0x0800d654
 800c6b8:	0800d674 	.word	0x0800d674
 800c6bc:	0800d634 	.word	0x0800d634

0800c6c0 <std>:
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	b510      	push	{r4, lr}
 800c6c4:	4604      	mov	r4, r0
 800c6c6:	e9c0 3300 	strd	r3, r3, [r0]
 800c6ca:	6083      	str	r3, [r0, #8]
 800c6cc:	8181      	strh	r1, [r0, #12]
 800c6ce:	6643      	str	r3, [r0, #100]	; 0x64
 800c6d0:	81c2      	strh	r2, [r0, #14]
 800c6d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c6d6:	6183      	str	r3, [r0, #24]
 800c6d8:	4619      	mov	r1, r3
 800c6da:	2208      	movs	r2, #8
 800c6dc:	305c      	adds	r0, #92	; 0x5c
 800c6de:	f7fe fb46 	bl	800ad6e <memset>
 800c6e2:	4b05      	ldr	r3, [pc, #20]	; (800c6f8 <std+0x38>)
 800c6e4:	6263      	str	r3, [r4, #36]	; 0x24
 800c6e6:	4b05      	ldr	r3, [pc, #20]	; (800c6fc <std+0x3c>)
 800c6e8:	62a3      	str	r3, [r4, #40]	; 0x28
 800c6ea:	4b05      	ldr	r3, [pc, #20]	; (800c700 <std+0x40>)
 800c6ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c6ee:	4b05      	ldr	r3, [pc, #20]	; (800c704 <std+0x44>)
 800c6f0:	6224      	str	r4, [r4, #32]
 800c6f2:	6323      	str	r3, [r4, #48]	; 0x30
 800c6f4:	bd10      	pop	{r4, pc}
 800c6f6:	bf00      	nop
 800c6f8:	0800d379 	.word	0x0800d379
 800c6fc:	0800d39b 	.word	0x0800d39b
 800c700:	0800d3d3 	.word	0x0800d3d3
 800c704:	0800d3f7 	.word	0x0800d3f7

0800c708 <_cleanup_r>:
 800c708:	4901      	ldr	r1, [pc, #4]	; (800c710 <_cleanup_r+0x8>)
 800c70a:	f000 b885 	b.w	800c818 <_fwalk_reent>
 800c70e:	bf00      	nop
 800c710:	0800c66d 	.word	0x0800c66d

0800c714 <__sfmoreglue>:
 800c714:	b570      	push	{r4, r5, r6, lr}
 800c716:	1e4a      	subs	r2, r1, #1
 800c718:	2568      	movs	r5, #104	; 0x68
 800c71a:	4355      	muls	r5, r2
 800c71c:	460e      	mov	r6, r1
 800c71e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c722:	f000 fc49 	bl	800cfb8 <_malloc_r>
 800c726:	4604      	mov	r4, r0
 800c728:	b140      	cbz	r0, 800c73c <__sfmoreglue+0x28>
 800c72a:	2100      	movs	r1, #0
 800c72c:	e9c0 1600 	strd	r1, r6, [r0]
 800c730:	300c      	adds	r0, #12
 800c732:	60a0      	str	r0, [r4, #8]
 800c734:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c738:	f7fe fb19 	bl	800ad6e <memset>
 800c73c:	4620      	mov	r0, r4
 800c73e:	bd70      	pop	{r4, r5, r6, pc}

0800c740 <__sinit>:
 800c740:	6983      	ldr	r3, [r0, #24]
 800c742:	b510      	push	{r4, lr}
 800c744:	4604      	mov	r4, r0
 800c746:	bb33      	cbnz	r3, 800c796 <__sinit+0x56>
 800c748:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c74c:	6503      	str	r3, [r0, #80]	; 0x50
 800c74e:	4b12      	ldr	r3, [pc, #72]	; (800c798 <__sinit+0x58>)
 800c750:	4a12      	ldr	r2, [pc, #72]	; (800c79c <__sinit+0x5c>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	6282      	str	r2, [r0, #40]	; 0x28
 800c756:	4298      	cmp	r0, r3
 800c758:	bf04      	itt	eq
 800c75a:	2301      	moveq	r3, #1
 800c75c:	6183      	streq	r3, [r0, #24]
 800c75e:	f000 f81f 	bl	800c7a0 <__sfp>
 800c762:	6060      	str	r0, [r4, #4]
 800c764:	4620      	mov	r0, r4
 800c766:	f000 f81b 	bl	800c7a0 <__sfp>
 800c76a:	60a0      	str	r0, [r4, #8]
 800c76c:	4620      	mov	r0, r4
 800c76e:	f000 f817 	bl	800c7a0 <__sfp>
 800c772:	2200      	movs	r2, #0
 800c774:	60e0      	str	r0, [r4, #12]
 800c776:	2104      	movs	r1, #4
 800c778:	6860      	ldr	r0, [r4, #4]
 800c77a:	f7ff ffa1 	bl	800c6c0 <std>
 800c77e:	2201      	movs	r2, #1
 800c780:	2109      	movs	r1, #9
 800c782:	68a0      	ldr	r0, [r4, #8]
 800c784:	f7ff ff9c 	bl	800c6c0 <std>
 800c788:	2202      	movs	r2, #2
 800c78a:	2112      	movs	r1, #18
 800c78c:	68e0      	ldr	r0, [r4, #12]
 800c78e:	f7ff ff97 	bl	800c6c0 <std>
 800c792:	2301      	movs	r3, #1
 800c794:	61a3      	str	r3, [r4, #24]
 800c796:	bd10      	pop	{r4, pc}
 800c798:	0800d5ec 	.word	0x0800d5ec
 800c79c:	0800c709 	.word	0x0800c709

0800c7a0 <__sfp>:
 800c7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7a2:	4b1b      	ldr	r3, [pc, #108]	; (800c810 <__sfp+0x70>)
 800c7a4:	681e      	ldr	r6, [r3, #0]
 800c7a6:	69b3      	ldr	r3, [r6, #24]
 800c7a8:	4607      	mov	r7, r0
 800c7aa:	b913      	cbnz	r3, 800c7b2 <__sfp+0x12>
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	f7ff ffc7 	bl	800c740 <__sinit>
 800c7b2:	3648      	adds	r6, #72	; 0x48
 800c7b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c7b8:	3b01      	subs	r3, #1
 800c7ba:	d503      	bpl.n	800c7c4 <__sfp+0x24>
 800c7bc:	6833      	ldr	r3, [r6, #0]
 800c7be:	b133      	cbz	r3, 800c7ce <__sfp+0x2e>
 800c7c0:	6836      	ldr	r6, [r6, #0]
 800c7c2:	e7f7      	b.n	800c7b4 <__sfp+0x14>
 800c7c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c7c8:	b16d      	cbz	r5, 800c7e6 <__sfp+0x46>
 800c7ca:	3468      	adds	r4, #104	; 0x68
 800c7cc:	e7f4      	b.n	800c7b8 <__sfp+0x18>
 800c7ce:	2104      	movs	r1, #4
 800c7d0:	4638      	mov	r0, r7
 800c7d2:	f7ff ff9f 	bl	800c714 <__sfmoreglue>
 800c7d6:	6030      	str	r0, [r6, #0]
 800c7d8:	2800      	cmp	r0, #0
 800c7da:	d1f1      	bne.n	800c7c0 <__sfp+0x20>
 800c7dc:	230c      	movs	r3, #12
 800c7de:	603b      	str	r3, [r7, #0]
 800c7e0:	4604      	mov	r4, r0
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7e6:	4b0b      	ldr	r3, [pc, #44]	; (800c814 <__sfp+0x74>)
 800c7e8:	6665      	str	r5, [r4, #100]	; 0x64
 800c7ea:	e9c4 5500 	strd	r5, r5, [r4]
 800c7ee:	60a5      	str	r5, [r4, #8]
 800c7f0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c7f4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c7f8:	2208      	movs	r2, #8
 800c7fa:	4629      	mov	r1, r5
 800c7fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c800:	f7fe fab5 	bl	800ad6e <memset>
 800c804:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c808:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c80c:	e7e9      	b.n	800c7e2 <__sfp+0x42>
 800c80e:	bf00      	nop
 800c810:	0800d5ec 	.word	0x0800d5ec
 800c814:	ffff0001 	.word	0xffff0001

0800c818 <_fwalk_reent>:
 800c818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c81c:	4680      	mov	r8, r0
 800c81e:	4689      	mov	r9, r1
 800c820:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c824:	2600      	movs	r6, #0
 800c826:	b914      	cbnz	r4, 800c82e <_fwalk_reent+0x16>
 800c828:	4630      	mov	r0, r6
 800c82a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c82e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800c832:	3f01      	subs	r7, #1
 800c834:	d501      	bpl.n	800c83a <_fwalk_reent+0x22>
 800c836:	6824      	ldr	r4, [r4, #0]
 800c838:	e7f5      	b.n	800c826 <_fwalk_reent+0xe>
 800c83a:	89ab      	ldrh	r3, [r5, #12]
 800c83c:	2b01      	cmp	r3, #1
 800c83e:	d907      	bls.n	800c850 <_fwalk_reent+0x38>
 800c840:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c844:	3301      	adds	r3, #1
 800c846:	d003      	beq.n	800c850 <_fwalk_reent+0x38>
 800c848:	4629      	mov	r1, r5
 800c84a:	4640      	mov	r0, r8
 800c84c:	47c8      	blx	r9
 800c84e:	4306      	orrs	r6, r0
 800c850:	3568      	adds	r5, #104	; 0x68
 800c852:	e7ee      	b.n	800c832 <_fwalk_reent+0x1a>

0800c854 <_localeconv_r>:
 800c854:	4b04      	ldr	r3, [pc, #16]	; (800c868 <_localeconv_r+0x14>)
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	6a18      	ldr	r0, [r3, #32]
 800c85a:	4b04      	ldr	r3, [pc, #16]	; (800c86c <_localeconv_r+0x18>)
 800c85c:	2800      	cmp	r0, #0
 800c85e:	bf08      	it	eq
 800c860:	4618      	moveq	r0, r3
 800c862:	30f0      	adds	r0, #240	; 0xf0
 800c864:	4770      	bx	lr
 800c866:	bf00      	nop
 800c868:	20000068 	.word	0x20000068
 800c86c:	200000cc 	.word	0x200000cc

0800c870 <__swhatbuf_r>:
 800c870:	b570      	push	{r4, r5, r6, lr}
 800c872:	460e      	mov	r6, r1
 800c874:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c878:	2900      	cmp	r1, #0
 800c87a:	b096      	sub	sp, #88	; 0x58
 800c87c:	4614      	mov	r4, r2
 800c87e:	461d      	mov	r5, r3
 800c880:	da07      	bge.n	800c892 <__swhatbuf_r+0x22>
 800c882:	2300      	movs	r3, #0
 800c884:	602b      	str	r3, [r5, #0]
 800c886:	89b3      	ldrh	r3, [r6, #12]
 800c888:	061a      	lsls	r2, r3, #24
 800c88a:	d410      	bmi.n	800c8ae <__swhatbuf_r+0x3e>
 800c88c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c890:	e00e      	b.n	800c8b0 <__swhatbuf_r+0x40>
 800c892:	466a      	mov	r2, sp
 800c894:	f000 fdd6 	bl	800d444 <_fstat_r>
 800c898:	2800      	cmp	r0, #0
 800c89a:	dbf2      	blt.n	800c882 <__swhatbuf_r+0x12>
 800c89c:	9a01      	ldr	r2, [sp, #4]
 800c89e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c8a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c8a6:	425a      	negs	r2, r3
 800c8a8:	415a      	adcs	r2, r3
 800c8aa:	602a      	str	r2, [r5, #0]
 800c8ac:	e7ee      	b.n	800c88c <__swhatbuf_r+0x1c>
 800c8ae:	2340      	movs	r3, #64	; 0x40
 800c8b0:	2000      	movs	r0, #0
 800c8b2:	6023      	str	r3, [r4, #0]
 800c8b4:	b016      	add	sp, #88	; 0x58
 800c8b6:	bd70      	pop	{r4, r5, r6, pc}

0800c8b8 <__smakebuf_r>:
 800c8b8:	898b      	ldrh	r3, [r1, #12]
 800c8ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c8bc:	079d      	lsls	r5, r3, #30
 800c8be:	4606      	mov	r6, r0
 800c8c0:	460c      	mov	r4, r1
 800c8c2:	d507      	bpl.n	800c8d4 <__smakebuf_r+0x1c>
 800c8c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c8c8:	6023      	str	r3, [r4, #0]
 800c8ca:	6123      	str	r3, [r4, #16]
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	6163      	str	r3, [r4, #20]
 800c8d0:	b002      	add	sp, #8
 800c8d2:	bd70      	pop	{r4, r5, r6, pc}
 800c8d4:	ab01      	add	r3, sp, #4
 800c8d6:	466a      	mov	r2, sp
 800c8d8:	f7ff ffca 	bl	800c870 <__swhatbuf_r>
 800c8dc:	9900      	ldr	r1, [sp, #0]
 800c8de:	4605      	mov	r5, r0
 800c8e0:	4630      	mov	r0, r6
 800c8e2:	f000 fb69 	bl	800cfb8 <_malloc_r>
 800c8e6:	b948      	cbnz	r0, 800c8fc <__smakebuf_r+0x44>
 800c8e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8ec:	059a      	lsls	r2, r3, #22
 800c8ee:	d4ef      	bmi.n	800c8d0 <__smakebuf_r+0x18>
 800c8f0:	f023 0303 	bic.w	r3, r3, #3
 800c8f4:	f043 0302 	orr.w	r3, r3, #2
 800c8f8:	81a3      	strh	r3, [r4, #12]
 800c8fa:	e7e3      	b.n	800c8c4 <__smakebuf_r+0xc>
 800c8fc:	4b0d      	ldr	r3, [pc, #52]	; (800c934 <__smakebuf_r+0x7c>)
 800c8fe:	62b3      	str	r3, [r6, #40]	; 0x28
 800c900:	89a3      	ldrh	r3, [r4, #12]
 800c902:	6020      	str	r0, [r4, #0]
 800c904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c908:	81a3      	strh	r3, [r4, #12]
 800c90a:	9b00      	ldr	r3, [sp, #0]
 800c90c:	6163      	str	r3, [r4, #20]
 800c90e:	9b01      	ldr	r3, [sp, #4]
 800c910:	6120      	str	r0, [r4, #16]
 800c912:	b15b      	cbz	r3, 800c92c <__smakebuf_r+0x74>
 800c914:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c918:	4630      	mov	r0, r6
 800c91a:	f000 fda5 	bl	800d468 <_isatty_r>
 800c91e:	b128      	cbz	r0, 800c92c <__smakebuf_r+0x74>
 800c920:	89a3      	ldrh	r3, [r4, #12]
 800c922:	f023 0303 	bic.w	r3, r3, #3
 800c926:	f043 0301 	orr.w	r3, r3, #1
 800c92a:	81a3      	strh	r3, [r4, #12]
 800c92c:	89a3      	ldrh	r3, [r4, #12]
 800c92e:	431d      	orrs	r5, r3
 800c930:	81a5      	strh	r5, [r4, #12]
 800c932:	e7cd      	b.n	800c8d0 <__smakebuf_r+0x18>
 800c934:	0800c709 	.word	0x0800c709

0800c938 <malloc>:
 800c938:	4b02      	ldr	r3, [pc, #8]	; (800c944 <malloc+0xc>)
 800c93a:	4601      	mov	r1, r0
 800c93c:	6818      	ldr	r0, [r3, #0]
 800c93e:	f000 bb3b 	b.w	800cfb8 <_malloc_r>
 800c942:	bf00      	nop
 800c944:	20000068 	.word	0x20000068

0800c948 <_Balloc>:
 800c948:	b570      	push	{r4, r5, r6, lr}
 800c94a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c94c:	4604      	mov	r4, r0
 800c94e:	460e      	mov	r6, r1
 800c950:	b93d      	cbnz	r5, 800c962 <_Balloc+0x1a>
 800c952:	2010      	movs	r0, #16
 800c954:	f7ff fff0 	bl	800c938 <malloc>
 800c958:	6260      	str	r0, [r4, #36]	; 0x24
 800c95a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c95e:	6005      	str	r5, [r0, #0]
 800c960:	60c5      	str	r5, [r0, #12]
 800c962:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c964:	68eb      	ldr	r3, [r5, #12]
 800c966:	b183      	cbz	r3, 800c98a <_Balloc+0x42>
 800c968:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c96a:	68db      	ldr	r3, [r3, #12]
 800c96c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c970:	b9b8      	cbnz	r0, 800c9a2 <_Balloc+0x5a>
 800c972:	2101      	movs	r1, #1
 800c974:	fa01 f506 	lsl.w	r5, r1, r6
 800c978:	1d6a      	adds	r2, r5, #5
 800c97a:	0092      	lsls	r2, r2, #2
 800c97c:	4620      	mov	r0, r4
 800c97e:	f000 fabf 	bl	800cf00 <_calloc_r>
 800c982:	b160      	cbz	r0, 800c99e <_Balloc+0x56>
 800c984:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c988:	e00e      	b.n	800c9a8 <_Balloc+0x60>
 800c98a:	2221      	movs	r2, #33	; 0x21
 800c98c:	2104      	movs	r1, #4
 800c98e:	4620      	mov	r0, r4
 800c990:	f000 fab6 	bl	800cf00 <_calloc_r>
 800c994:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c996:	60e8      	str	r0, [r5, #12]
 800c998:	68db      	ldr	r3, [r3, #12]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d1e4      	bne.n	800c968 <_Balloc+0x20>
 800c99e:	2000      	movs	r0, #0
 800c9a0:	bd70      	pop	{r4, r5, r6, pc}
 800c9a2:	6802      	ldr	r2, [r0, #0]
 800c9a4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c9ae:	e7f7      	b.n	800c9a0 <_Balloc+0x58>

0800c9b0 <_Bfree>:
 800c9b0:	b570      	push	{r4, r5, r6, lr}
 800c9b2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c9b4:	4606      	mov	r6, r0
 800c9b6:	460d      	mov	r5, r1
 800c9b8:	b93c      	cbnz	r4, 800c9ca <_Bfree+0x1a>
 800c9ba:	2010      	movs	r0, #16
 800c9bc:	f7ff ffbc 	bl	800c938 <malloc>
 800c9c0:	6270      	str	r0, [r6, #36]	; 0x24
 800c9c2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c9c6:	6004      	str	r4, [r0, #0]
 800c9c8:	60c4      	str	r4, [r0, #12]
 800c9ca:	b13d      	cbz	r5, 800c9dc <_Bfree+0x2c>
 800c9cc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c9ce:	686a      	ldr	r2, [r5, #4]
 800c9d0:	68db      	ldr	r3, [r3, #12]
 800c9d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c9d6:	6029      	str	r1, [r5, #0]
 800c9d8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c9dc:	bd70      	pop	{r4, r5, r6, pc}

0800c9de <__multadd>:
 800c9de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e2:	690d      	ldr	r5, [r1, #16]
 800c9e4:	461f      	mov	r7, r3
 800c9e6:	4606      	mov	r6, r0
 800c9e8:	460c      	mov	r4, r1
 800c9ea:	f101 0c14 	add.w	ip, r1, #20
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	f8dc 0000 	ldr.w	r0, [ip]
 800c9f4:	b281      	uxth	r1, r0
 800c9f6:	fb02 7101 	mla	r1, r2, r1, r7
 800c9fa:	0c0f      	lsrs	r7, r1, #16
 800c9fc:	0c00      	lsrs	r0, r0, #16
 800c9fe:	fb02 7000 	mla	r0, r2, r0, r7
 800ca02:	b289      	uxth	r1, r1
 800ca04:	3301      	adds	r3, #1
 800ca06:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ca0a:	429d      	cmp	r5, r3
 800ca0c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ca10:	f84c 1b04 	str.w	r1, [ip], #4
 800ca14:	dcec      	bgt.n	800c9f0 <__multadd+0x12>
 800ca16:	b1d7      	cbz	r7, 800ca4e <__multadd+0x70>
 800ca18:	68a3      	ldr	r3, [r4, #8]
 800ca1a:	42ab      	cmp	r3, r5
 800ca1c:	dc12      	bgt.n	800ca44 <__multadd+0x66>
 800ca1e:	6861      	ldr	r1, [r4, #4]
 800ca20:	4630      	mov	r0, r6
 800ca22:	3101      	adds	r1, #1
 800ca24:	f7ff ff90 	bl	800c948 <_Balloc>
 800ca28:	6922      	ldr	r2, [r4, #16]
 800ca2a:	3202      	adds	r2, #2
 800ca2c:	f104 010c 	add.w	r1, r4, #12
 800ca30:	4680      	mov	r8, r0
 800ca32:	0092      	lsls	r2, r2, #2
 800ca34:	300c      	adds	r0, #12
 800ca36:	f7fe f98f 	bl	800ad58 <memcpy>
 800ca3a:	4621      	mov	r1, r4
 800ca3c:	4630      	mov	r0, r6
 800ca3e:	f7ff ffb7 	bl	800c9b0 <_Bfree>
 800ca42:	4644      	mov	r4, r8
 800ca44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca48:	3501      	adds	r5, #1
 800ca4a:	615f      	str	r7, [r3, #20]
 800ca4c:	6125      	str	r5, [r4, #16]
 800ca4e:	4620      	mov	r0, r4
 800ca50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ca54 <__hi0bits>:
 800ca54:	0c02      	lsrs	r2, r0, #16
 800ca56:	0412      	lsls	r2, r2, #16
 800ca58:	4603      	mov	r3, r0
 800ca5a:	b9b2      	cbnz	r2, 800ca8a <__hi0bits+0x36>
 800ca5c:	0403      	lsls	r3, r0, #16
 800ca5e:	2010      	movs	r0, #16
 800ca60:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ca64:	bf04      	itt	eq
 800ca66:	021b      	lsleq	r3, r3, #8
 800ca68:	3008      	addeq	r0, #8
 800ca6a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ca6e:	bf04      	itt	eq
 800ca70:	011b      	lsleq	r3, r3, #4
 800ca72:	3004      	addeq	r0, #4
 800ca74:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ca78:	bf04      	itt	eq
 800ca7a:	009b      	lsleq	r3, r3, #2
 800ca7c:	3002      	addeq	r0, #2
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	db06      	blt.n	800ca90 <__hi0bits+0x3c>
 800ca82:	005b      	lsls	r3, r3, #1
 800ca84:	d503      	bpl.n	800ca8e <__hi0bits+0x3a>
 800ca86:	3001      	adds	r0, #1
 800ca88:	4770      	bx	lr
 800ca8a:	2000      	movs	r0, #0
 800ca8c:	e7e8      	b.n	800ca60 <__hi0bits+0xc>
 800ca8e:	2020      	movs	r0, #32
 800ca90:	4770      	bx	lr

0800ca92 <__lo0bits>:
 800ca92:	6803      	ldr	r3, [r0, #0]
 800ca94:	f013 0207 	ands.w	r2, r3, #7
 800ca98:	4601      	mov	r1, r0
 800ca9a:	d00b      	beq.n	800cab4 <__lo0bits+0x22>
 800ca9c:	07da      	lsls	r2, r3, #31
 800ca9e:	d423      	bmi.n	800cae8 <__lo0bits+0x56>
 800caa0:	0798      	lsls	r0, r3, #30
 800caa2:	bf49      	itett	mi
 800caa4:	085b      	lsrmi	r3, r3, #1
 800caa6:	089b      	lsrpl	r3, r3, #2
 800caa8:	2001      	movmi	r0, #1
 800caaa:	600b      	strmi	r3, [r1, #0]
 800caac:	bf5c      	itt	pl
 800caae:	600b      	strpl	r3, [r1, #0]
 800cab0:	2002      	movpl	r0, #2
 800cab2:	4770      	bx	lr
 800cab4:	b298      	uxth	r0, r3
 800cab6:	b9a8      	cbnz	r0, 800cae4 <__lo0bits+0x52>
 800cab8:	0c1b      	lsrs	r3, r3, #16
 800caba:	2010      	movs	r0, #16
 800cabc:	f013 0fff 	tst.w	r3, #255	; 0xff
 800cac0:	bf04      	itt	eq
 800cac2:	0a1b      	lsreq	r3, r3, #8
 800cac4:	3008      	addeq	r0, #8
 800cac6:	071a      	lsls	r2, r3, #28
 800cac8:	bf04      	itt	eq
 800caca:	091b      	lsreq	r3, r3, #4
 800cacc:	3004      	addeq	r0, #4
 800cace:	079a      	lsls	r2, r3, #30
 800cad0:	bf04      	itt	eq
 800cad2:	089b      	lsreq	r3, r3, #2
 800cad4:	3002      	addeq	r0, #2
 800cad6:	07da      	lsls	r2, r3, #31
 800cad8:	d402      	bmi.n	800cae0 <__lo0bits+0x4e>
 800cada:	085b      	lsrs	r3, r3, #1
 800cadc:	d006      	beq.n	800caec <__lo0bits+0x5a>
 800cade:	3001      	adds	r0, #1
 800cae0:	600b      	str	r3, [r1, #0]
 800cae2:	4770      	bx	lr
 800cae4:	4610      	mov	r0, r2
 800cae6:	e7e9      	b.n	800cabc <__lo0bits+0x2a>
 800cae8:	2000      	movs	r0, #0
 800caea:	4770      	bx	lr
 800caec:	2020      	movs	r0, #32
 800caee:	4770      	bx	lr

0800caf0 <__i2b>:
 800caf0:	b510      	push	{r4, lr}
 800caf2:	460c      	mov	r4, r1
 800caf4:	2101      	movs	r1, #1
 800caf6:	f7ff ff27 	bl	800c948 <_Balloc>
 800cafa:	2201      	movs	r2, #1
 800cafc:	6144      	str	r4, [r0, #20]
 800cafe:	6102      	str	r2, [r0, #16]
 800cb00:	bd10      	pop	{r4, pc}

0800cb02 <__multiply>:
 800cb02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb06:	4614      	mov	r4, r2
 800cb08:	690a      	ldr	r2, [r1, #16]
 800cb0a:	6923      	ldr	r3, [r4, #16]
 800cb0c:	429a      	cmp	r2, r3
 800cb0e:	bfb8      	it	lt
 800cb10:	460b      	movlt	r3, r1
 800cb12:	4688      	mov	r8, r1
 800cb14:	bfbc      	itt	lt
 800cb16:	46a0      	movlt	r8, r4
 800cb18:	461c      	movlt	r4, r3
 800cb1a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800cb1e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cb22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cb26:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800cb2a:	eb07 0609 	add.w	r6, r7, r9
 800cb2e:	42b3      	cmp	r3, r6
 800cb30:	bfb8      	it	lt
 800cb32:	3101      	addlt	r1, #1
 800cb34:	f7ff ff08 	bl	800c948 <_Balloc>
 800cb38:	f100 0514 	add.w	r5, r0, #20
 800cb3c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800cb40:	462b      	mov	r3, r5
 800cb42:	2200      	movs	r2, #0
 800cb44:	4573      	cmp	r3, lr
 800cb46:	d316      	bcc.n	800cb76 <__multiply+0x74>
 800cb48:	f104 0214 	add.w	r2, r4, #20
 800cb4c:	f108 0114 	add.w	r1, r8, #20
 800cb50:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800cb54:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800cb58:	9300      	str	r3, [sp, #0]
 800cb5a:	9b00      	ldr	r3, [sp, #0]
 800cb5c:	9201      	str	r2, [sp, #4]
 800cb5e:	4293      	cmp	r3, r2
 800cb60:	d80c      	bhi.n	800cb7c <__multiply+0x7a>
 800cb62:	2e00      	cmp	r6, #0
 800cb64:	dd03      	ble.n	800cb6e <__multiply+0x6c>
 800cb66:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d05d      	beq.n	800cc2a <__multiply+0x128>
 800cb6e:	6106      	str	r6, [r0, #16]
 800cb70:	b003      	add	sp, #12
 800cb72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb76:	f843 2b04 	str.w	r2, [r3], #4
 800cb7a:	e7e3      	b.n	800cb44 <__multiply+0x42>
 800cb7c:	f8b2 b000 	ldrh.w	fp, [r2]
 800cb80:	f1bb 0f00 	cmp.w	fp, #0
 800cb84:	d023      	beq.n	800cbce <__multiply+0xcc>
 800cb86:	4689      	mov	r9, r1
 800cb88:	46ac      	mov	ip, r5
 800cb8a:	f04f 0800 	mov.w	r8, #0
 800cb8e:	f859 4b04 	ldr.w	r4, [r9], #4
 800cb92:	f8dc a000 	ldr.w	sl, [ip]
 800cb96:	b2a3      	uxth	r3, r4
 800cb98:	fa1f fa8a 	uxth.w	sl, sl
 800cb9c:	fb0b a303 	mla	r3, fp, r3, sl
 800cba0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cba4:	f8dc 4000 	ldr.w	r4, [ip]
 800cba8:	4443      	add	r3, r8
 800cbaa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cbae:	fb0b 840a 	mla	r4, fp, sl, r8
 800cbb2:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800cbb6:	46e2      	mov	sl, ip
 800cbb8:	b29b      	uxth	r3, r3
 800cbba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cbbe:	454f      	cmp	r7, r9
 800cbc0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800cbc4:	f84a 3b04 	str.w	r3, [sl], #4
 800cbc8:	d82b      	bhi.n	800cc22 <__multiply+0x120>
 800cbca:	f8cc 8004 	str.w	r8, [ip, #4]
 800cbce:	9b01      	ldr	r3, [sp, #4]
 800cbd0:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800cbd4:	3204      	adds	r2, #4
 800cbd6:	f1ba 0f00 	cmp.w	sl, #0
 800cbda:	d020      	beq.n	800cc1e <__multiply+0x11c>
 800cbdc:	682b      	ldr	r3, [r5, #0]
 800cbde:	4689      	mov	r9, r1
 800cbe0:	46a8      	mov	r8, r5
 800cbe2:	f04f 0b00 	mov.w	fp, #0
 800cbe6:	f8b9 c000 	ldrh.w	ip, [r9]
 800cbea:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800cbee:	fb0a 440c 	mla	r4, sl, ip, r4
 800cbf2:	445c      	add	r4, fp
 800cbf4:	46c4      	mov	ip, r8
 800cbf6:	b29b      	uxth	r3, r3
 800cbf8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800cbfc:	f84c 3b04 	str.w	r3, [ip], #4
 800cc00:	f859 3b04 	ldr.w	r3, [r9], #4
 800cc04:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800cc08:	0c1b      	lsrs	r3, r3, #16
 800cc0a:	fb0a b303 	mla	r3, sl, r3, fp
 800cc0e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800cc12:	454f      	cmp	r7, r9
 800cc14:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800cc18:	d805      	bhi.n	800cc26 <__multiply+0x124>
 800cc1a:	f8c8 3004 	str.w	r3, [r8, #4]
 800cc1e:	3504      	adds	r5, #4
 800cc20:	e79b      	b.n	800cb5a <__multiply+0x58>
 800cc22:	46d4      	mov	ip, sl
 800cc24:	e7b3      	b.n	800cb8e <__multiply+0x8c>
 800cc26:	46e0      	mov	r8, ip
 800cc28:	e7dd      	b.n	800cbe6 <__multiply+0xe4>
 800cc2a:	3e01      	subs	r6, #1
 800cc2c:	e799      	b.n	800cb62 <__multiply+0x60>
	...

0800cc30 <__pow5mult>:
 800cc30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc34:	4615      	mov	r5, r2
 800cc36:	f012 0203 	ands.w	r2, r2, #3
 800cc3a:	4606      	mov	r6, r0
 800cc3c:	460f      	mov	r7, r1
 800cc3e:	d007      	beq.n	800cc50 <__pow5mult+0x20>
 800cc40:	3a01      	subs	r2, #1
 800cc42:	4c21      	ldr	r4, [pc, #132]	; (800ccc8 <__pow5mult+0x98>)
 800cc44:	2300      	movs	r3, #0
 800cc46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc4a:	f7ff fec8 	bl	800c9de <__multadd>
 800cc4e:	4607      	mov	r7, r0
 800cc50:	10ad      	asrs	r5, r5, #2
 800cc52:	d035      	beq.n	800ccc0 <__pow5mult+0x90>
 800cc54:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cc56:	b93c      	cbnz	r4, 800cc68 <__pow5mult+0x38>
 800cc58:	2010      	movs	r0, #16
 800cc5a:	f7ff fe6d 	bl	800c938 <malloc>
 800cc5e:	6270      	str	r0, [r6, #36]	; 0x24
 800cc60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc64:	6004      	str	r4, [r0, #0]
 800cc66:	60c4      	str	r4, [r0, #12]
 800cc68:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cc6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc70:	b94c      	cbnz	r4, 800cc86 <__pow5mult+0x56>
 800cc72:	f240 2171 	movw	r1, #625	; 0x271
 800cc76:	4630      	mov	r0, r6
 800cc78:	f7ff ff3a 	bl	800caf0 <__i2b>
 800cc7c:	2300      	movs	r3, #0
 800cc7e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc82:	4604      	mov	r4, r0
 800cc84:	6003      	str	r3, [r0, #0]
 800cc86:	f04f 0800 	mov.w	r8, #0
 800cc8a:	07eb      	lsls	r3, r5, #31
 800cc8c:	d50a      	bpl.n	800cca4 <__pow5mult+0x74>
 800cc8e:	4639      	mov	r1, r7
 800cc90:	4622      	mov	r2, r4
 800cc92:	4630      	mov	r0, r6
 800cc94:	f7ff ff35 	bl	800cb02 <__multiply>
 800cc98:	4639      	mov	r1, r7
 800cc9a:	4681      	mov	r9, r0
 800cc9c:	4630      	mov	r0, r6
 800cc9e:	f7ff fe87 	bl	800c9b0 <_Bfree>
 800cca2:	464f      	mov	r7, r9
 800cca4:	106d      	asrs	r5, r5, #1
 800cca6:	d00b      	beq.n	800ccc0 <__pow5mult+0x90>
 800cca8:	6820      	ldr	r0, [r4, #0]
 800ccaa:	b938      	cbnz	r0, 800ccbc <__pow5mult+0x8c>
 800ccac:	4622      	mov	r2, r4
 800ccae:	4621      	mov	r1, r4
 800ccb0:	4630      	mov	r0, r6
 800ccb2:	f7ff ff26 	bl	800cb02 <__multiply>
 800ccb6:	6020      	str	r0, [r4, #0]
 800ccb8:	f8c0 8000 	str.w	r8, [r0]
 800ccbc:	4604      	mov	r4, r0
 800ccbe:	e7e4      	b.n	800cc8a <__pow5mult+0x5a>
 800ccc0:	4638      	mov	r0, r7
 800ccc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccc6:	bf00      	nop
 800ccc8:	0800d788 	.word	0x0800d788

0800cccc <__lshift>:
 800cccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccd0:	460c      	mov	r4, r1
 800ccd2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ccd6:	6923      	ldr	r3, [r4, #16]
 800ccd8:	6849      	ldr	r1, [r1, #4]
 800ccda:	eb0a 0903 	add.w	r9, sl, r3
 800ccde:	68a3      	ldr	r3, [r4, #8]
 800cce0:	4607      	mov	r7, r0
 800cce2:	4616      	mov	r6, r2
 800cce4:	f109 0501 	add.w	r5, r9, #1
 800cce8:	42ab      	cmp	r3, r5
 800ccea:	db32      	blt.n	800cd52 <__lshift+0x86>
 800ccec:	4638      	mov	r0, r7
 800ccee:	f7ff fe2b 	bl	800c948 <_Balloc>
 800ccf2:	2300      	movs	r3, #0
 800ccf4:	4680      	mov	r8, r0
 800ccf6:	f100 0114 	add.w	r1, r0, #20
 800ccfa:	461a      	mov	r2, r3
 800ccfc:	4553      	cmp	r3, sl
 800ccfe:	db2b      	blt.n	800cd58 <__lshift+0x8c>
 800cd00:	6920      	ldr	r0, [r4, #16]
 800cd02:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd06:	f104 0314 	add.w	r3, r4, #20
 800cd0a:	f016 021f 	ands.w	r2, r6, #31
 800cd0e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd12:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd16:	d025      	beq.n	800cd64 <__lshift+0x98>
 800cd18:	f1c2 0e20 	rsb	lr, r2, #32
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	681e      	ldr	r6, [r3, #0]
 800cd20:	468a      	mov	sl, r1
 800cd22:	4096      	lsls	r6, r2
 800cd24:	4330      	orrs	r0, r6
 800cd26:	f84a 0b04 	str.w	r0, [sl], #4
 800cd2a:	f853 0b04 	ldr.w	r0, [r3], #4
 800cd2e:	459c      	cmp	ip, r3
 800cd30:	fa20 f00e 	lsr.w	r0, r0, lr
 800cd34:	d814      	bhi.n	800cd60 <__lshift+0x94>
 800cd36:	6048      	str	r0, [r1, #4]
 800cd38:	b108      	cbz	r0, 800cd3e <__lshift+0x72>
 800cd3a:	f109 0502 	add.w	r5, r9, #2
 800cd3e:	3d01      	subs	r5, #1
 800cd40:	4638      	mov	r0, r7
 800cd42:	f8c8 5010 	str.w	r5, [r8, #16]
 800cd46:	4621      	mov	r1, r4
 800cd48:	f7ff fe32 	bl	800c9b0 <_Bfree>
 800cd4c:	4640      	mov	r0, r8
 800cd4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd52:	3101      	adds	r1, #1
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	e7c7      	b.n	800cce8 <__lshift+0x1c>
 800cd58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cd5c:	3301      	adds	r3, #1
 800cd5e:	e7cd      	b.n	800ccfc <__lshift+0x30>
 800cd60:	4651      	mov	r1, sl
 800cd62:	e7dc      	b.n	800cd1e <__lshift+0x52>
 800cd64:	3904      	subs	r1, #4
 800cd66:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd6a:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd6e:	459c      	cmp	ip, r3
 800cd70:	d8f9      	bhi.n	800cd66 <__lshift+0x9a>
 800cd72:	e7e4      	b.n	800cd3e <__lshift+0x72>

0800cd74 <__mcmp>:
 800cd74:	6903      	ldr	r3, [r0, #16]
 800cd76:	690a      	ldr	r2, [r1, #16]
 800cd78:	1a9b      	subs	r3, r3, r2
 800cd7a:	b530      	push	{r4, r5, lr}
 800cd7c:	d10c      	bne.n	800cd98 <__mcmp+0x24>
 800cd7e:	0092      	lsls	r2, r2, #2
 800cd80:	3014      	adds	r0, #20
 800cd82:	3114      	adds	r1, #20
 800cd84:	1884      	adds	r4, r0, r2
 800cd86:	4411      	add	r1, r2
 800cd88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cd8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cd90:	4295      	cmp	r5, r2
 800cd92:	d003      	beq.n	800cd9c <__mcmp+0x28>
 800cd94:	d305      	bcc.n	800cda2 <__mcmp+0x2e>
 800cd96:	2301      	movs	r3, #1
 800cd98:	4618      	mov	r0, r3
 800cd9a:	bd30      	pop	{r4, r5, pc}
 800cd9c:	42a0      	cmp	r0, r4
 800cd9e:	d3f3      	bcc.n	800cd88 <__mcmp+0x14>
 800cda0:	e7fa      	b.n	800cd98 <__mcmp+0x24>
 800cda2:	f04f 33ff 	mov.w	r3, #4294967295
 800cda6:	e7f7      	b.n	800cd98 <__mcmp+0x24>

0800cda8 <__mdiff>:
 800cda8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cdac:	460d      	mov	r5, r1
 800cdae:	4607      	mov	r7, r0
 800cdb0:	4611      	mov	r1, r2
 800cdb2:	4628      	mov	r0, r5
 800cdb4:	4614      	mov	r4, r2
 800cdb6:	f7ff ffdd 	bl	800cd74 <__mcmp>
 800cdba:	1e06      	subs	r6, r0, #0
 800cdbc:	d108      	bne.n	800cdd0 <__mdiff+0x28>
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	4638      	mov	r0, r7
 800cdc2:	f7ff fdc1 	bl	800c948 <_Balloc>
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cdcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdd0:	bfa4      	itt	ge
 800cdd2:	4623      	movge	r3, r4
 800cdd4:	462c      	movge	r4, r5
 800cdd6:	4638      	mov	r0, r7
 800cdd8:	6861      	ldr	r1, [r4, #4]
 800cdda:	bfa6      	itte	ge
 800cddc:	461d      	movge	r5, r3
 800cdde:	2600      	movge	r6, #0
 800cde0:	2601      	movlt	r6, #1
 800cde2:	f7ff fdb1 	bl	800c948 <_Balloc>
 800cde6:	692b      	ldr	r3, [r5, #16]
 800cde8:	60c6      	str	r6, [r0, #12]
 800cdea:	6926      	ldr	r6, [r4, #16]
 800cdec:	f105 0914 	add.w	r9, r5, #20
 800cdf0:	f104 0214 	add.w	r2, r4, #20
 800cdf4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cdf8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cdfc:	f100 0514 	add.w	r5, r0, #20
 800ce00:	f04f 0e00 	mov.w	lr, #0
 800ce04:	f852 ab04 	ldr.w	sl, [r2], #4
 800ce08:	f859 4b04 	ldr.w	r4, [r9], #4
 800ce0c:	fa1e f18a 	uxtah	r1, lr, sl
 800ce10:	b2a3      	uxth	r3, r4
 800ce12:	1ac9      	subs	r1, r1, r3
 800ce14:	0c23      	lsrs	r3, r4, #16
 800ce16:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ce1a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ce1e:	b289      	uxth	r1, r1
 800ce20:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ce24:	45c8      	cmp	r8, r9
 800ce26:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ce2a:	4694      	mov	ip, r2
 800ce2c:	f845 3b04 	str.w	r3, [r5], #4
 800ce30:	d8e8      	bhi.n	800ce04 <__mdiff+0x5c>
 800ce32:	45bc      	cmp	ip, r7
 800ce34:	d304      	bcc.n	800ce40 <__mdiff+0x98>
 800ce36:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ce3a:	b183      	cbz	r3, 800ce5e <__mdiff+0xb6>
 800ce3c:	6106      	str	r6, [r0, #16]
 800ce3e:	e7c5      	b.n	800cdcc <__mdiff+0x24>
 800ce40:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ce44:	fa1e f381 	uxtah	r3, lr, r1
 800ce48:	141a      	asrs	r2, r3, #16
 800ce4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ce4e:	b29b      	uxth	r3, r3
 800ce50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ce54:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ce58:	f845 3b04 	str.w	r3, [r5], #4
 800ce5c:	e7e9      	b.n	800ce32 <__mdiff+0x8a>
 800ce5e:	3e01      	subs	r6, #1
 800ce60:	e7e9      	b.n	800ce36 <__mdiff+0x8e>

0800ce62 <__d2b>:
 800ce62:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ce66:	460e      	mov	r6, r1
 800ce68:	2101      	movs	r1, #1
 800ce6a:	ec59 8b10 	vmov	r8, r9, d0
 800ce6e:	4615      	mov	r5, r2
 800ce70:	f7ff fd6a 	bl	800c948 <_Balloc>
 800ce74:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ce78:	4607      	mov	r7, r0
 800ce7a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ce7e:	bb34      	cbnz	r4, 800cece <__d2b+0x6c>
 800ce80:	9301      	str	r3, [sp, #4]
 800ce82:	f1b8 0300 	subs.w	r3, r8, #0
 800ce86:	d027      	beq.n	800ced8 <__d2b+0x76>
 800ce88:	a802      	add	r0, sp, #8
 800ce8a:	f840 3d08 	str.w	r3, [r0, #-8]!
 800ce8e:	f7ff fe00 	bl	800ca92 <__lo0bits>
 800ce92:	9900      	ldr	r1, [sp, #0]
 800ce94:	b1f0      	cbz	r0, 800ced4 <__d2b+0x72>
 800ce96:	9a01      	ldr	r2, [sp, #4]
 800ce98:	f1c0 0320 	rsb	r3, r0, #32
 800ce9c:	fa02 f303 	lsl.w	r3, r2, r3
 800cea0:	430b      	orrs	r3, r1
 800cea2:	40c2      	lsrs	r2, r0
 800cea4:	617b      	str	r3, [r7, #20]
 800cea6:	9201      	str	r2, [sp, #4]
 800cea8:	9b01      	ldr	r3, [sp, #4]
 800ceaa:	61bb      	str	r3, [r7, #24]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	bf14      	ite	ne
 800ceb0:	2102      	movne	r1, #2
 800ceb2:	2101      	moveq	r1, #1
 800ceb4:	6139      	str	r1, [r7, #16]
 800ceb6:	b1c4      	cbz	r4, 800ceea <__d2b+0x88>
 800ceb8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cebc:	4404      	add	r4, r0
 800cebe:	6034      	str	r4, [r6, #0]
 800cec0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cec4:	6028      	str	r0, [r5, #0]
 800cec6:	4638      	mov	r0, r7
 800cec8:	b003      	add	sp, #12
 800ceca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cece:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ced2:	e7d5      	b.n	800ce80 <__d2b+0x1e>
 800ced4:	6179      	str	r1, [r7, #20]
 800ced6:	e7e7      	b.n	800cea8 <__d2b+0x46>
 800ced8:	a801      	add	r0, sp, #4
 800ceda:	f7ff fdda 	bl	800ca92 <__lo0bits>
 800cede:	9b01      	ldr	r3, [sp, #4]
 800cee0:	617b      	str	r3, [r7, #20]
 800cee2:	2101      	movs	r1, #1
 800cee4:	6139      	str	r1, [r7, #16]
 800cee6:	3020      	adds	r0, #32
 800cee8:	e7e5      	b.n	800ceb6 <__d2b+0x54>
 800ceea:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ceee:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cef2:	6030      	str	r0, [r6, #0]
 800cef4:	6918      	ldr	r0, [r3, #16]
 800cef6:	f7ff fdad 	bl	800ca54 <__hi0bits>
 800cefa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cefe:	e7e1      	b.n	800cec4 <__d2b+0x62>

0800cf00 <_calloc_r>:
 800cf00:	b538      	push	{r3, r4, r5, lr}
 800cf02:	fb02 f401 	mul.w	r4, r2, r1
 800cf06:	4621      	mov	r1, r4
 800cf08:	f000 f856 	bl	800cfb8 <_malloc_r>
 800cf0c:	4605      	mov	r5, r0
 800cf0e:	b118      	cbz	r0, 800cf18 <_calloc_r+0x18>
 800cf10:	4622      	mov	r2, r4
 800cf12:	2100      	movs	r1, #0
 800cf14:	f7fd ff2b 	bl	800ad6e <memset>
 800cf18:	4628      	mov	r0, r5
 800cf1a:	bd38      	pop	{r3, r4, r5, pc}

0800cf1c <_free_r>:
 800cf1c:	b538      	push	{r3, r4, r5, lr}
 800cf1e:	4605      	mov	r5, r0
 800cf20:	2900      	cmp	r1, #0
 800cf22:	d045      	beq.n	800cfb0 <_free_r+0x94>
 800cf24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf28:	1f0c      	subs	r4, r1, #4
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	bfb8      	it	lt
 800cf2e:	18e4      	addlt	r4, r4, r3
 800cf30:	f000 face 	bl	800d4d0 <__malloc_lock>
 800cf34:	4a1f      	ldr	r2, [pc, #124]	; (800cfb4 <_free_r+0x98>)
 800cf36:	6813      	ldr	r3, [r2, #0]
 800cf38:	4610      	mov	r0, r2
 800cf3a:	b933      	cbnz	r3, 800cf4a <_free_r+0x2e>
 800cf3c:	6063      	str	r3, [r4, #4]
 800cf3e:	6014      	str	r4, [r2, #0]
 800cf40:	4628      	mov	r0, r5
 800cf42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf46:	f000 bac4 	b.w	800d4d2 <__malloc_unlock>
 800cf4a:	42a3      	cmp	r3, r4
 800cf4c:	d90c      	bls.n	800cf68 <_free_r+0x4c>
 800cf4e:	6821      	ldr	r1, [r4, #0]
 800cf50:	1862      	adds	r2, r4, r1
 800cf52:	4293      	cmp	r3, r2
 800cf54:	bf04      	itt	eq
 800cf56:	681a      	ldreq	r2, [r3, #0]
 800cf58:	685b      	ldreq	r3, [r3, #4]
 800cf5a:	6063      	str	r3, [r4, #4]
 800cf5c:	bf04      	itt	eq
 800cf5e:	1852      	addeq	r2, r2, r1
 800cf60:	6022      	streq	r2, [r4, #0]
 800cf62:	6004      	str	r4, [r0, #0]
 800cf64:	e7ec      	b.n	800cf40 <_free_r+0x24>
 800cf66:	4613      	mov	r3, r2
 800cf68:	685a      	ldr	r2, [r3, #4]
 800cf6a:	b10a      	cbz	r2, 800cf70 <_free_r+0x54>
 800cf6c:	42a2      	cmp	r2, r4
 800cf6e:	d9fa      	bls.n	800cf66 <_free_r+0x4a>
 800cf70:	6819      	ldr	r1, [r3, #0]
 800cf72:	1858      	adds	r0, r3, r1
 800cf74:	42a0      	cmp	r0, r4
 800cf76:	d10b      	bne.n	800cf90 <_free_r+0x74>
 800cf78:	6820      	ldr	r0, [r4, #0]
 800cf7a:	4401      	add	r1, r0
 800cf7c:	1858      	adds	r0, r3, r1
 800cf7e:	4282      	cmp	r2, r0
 800cf80:	6019      	str	r1, [r3, #0]
 800cf82:	d1dd      	bne.n	800cf40 <_free_r+0x24>
 800cf84:	6810      	ldr	r0, [r2, #0]
 800cf86:	6852      	ldr	r2, [r2, #4]
 800cf88:	605a      	str	r2, [r3, #4]
 800cf8a:	4401      	add	r1, r0
 800cf8c:	6019      	str	r1, [r3, #0]
 800cf8e:	e7d7      	b.n	800cf40 <_free_r+0x24>
 800cf90:	d902      	bls.n	800cf98 <_free_r+0x7c>
 800cf92:	230c      	movs	r3, #12
 800cf94:	602b      	str	r3, [r5, #0]
 800cf96:	e7d3      	b.n	800cf40 <_free_r+0x24>
 800cf98:	6820      	ldr	r0, [r4, #0]
 800cf9a:	1821      	adds	r1, r4, r0
 800cf9c:	428a      	cmp	r2, r1
 800cf9e:	bf04      	itt	eq
 800cfa0:	6811      	ldreq	r1, [r2, #0]
 800cfa2:	6852      	ldreq	r2, [r2, #4]
 800cfa4:	6062      	str	r2, [r4, #4]
 800cfa6:	bf04      	itt	eq
 800cfa8:	1809      	addeq	r1, r1, r0
 800cfaa:	6021      	streq	r1, [r4, #0]
 800cfac:	605c      	str	r4, [r3, #4]
 800cfae:	e7c7      	b.n	800cf40 <_free_r+0x24>
 800cfb0:	bd38      	pop	{r3, r4, r5, pc}
 800cfb2:	bf00      	nop
 800cfb4:	200006a0 	.word	0x200006a0

0800cfb8 <_malloc_r>:
 800cfb8:	b570      	push	{r4, r5, r6, lr}
 800cfba:	1ccd      	adds	r5, r1, #3
 800cfbc:	f025 0503 	bic.w	r5, r5, #3
 800cfc0:	3508      	adds	r5, #8
 800cfc2:	2d0c      	cmp	r5, #12
 800cfc4:	bf38      	it	cc
 800cfc6:	250c      	movcc	r5, #12
 800cfc8:	2d00      	cmp	r5, #0
 800cfca:	4606      	mov	r6, r0
 800cfcc:	db01      	blt.n	800cfd2 <_malloc_r+0x1a>
 800cfce:	42a9      	cmp	r1, r5
 800cfd0:	d903      	bls.n	800cfda <_malloc_r+0x22>
 800cfd2:	230c      	movs	r3, #12
 800cfd4:	6033      	str	r3, [r6, #0]
 800cfd6:	2000      	movs	r0, #0
 800cfd8:	bd70      	pop	{r4, r5, r6, pc}
 800cfda:	f000 fa79 	bl	800d4d0 <__malloc_lock>
 800cfde:	4a21      	ldr	r2, [pc, #132]	; (800d064 <_malloc_r+0xac>)
 800cfe0:	6814      	ldr	r4, [r2, #0]
 800cfe2:	4621      	mov	r1, r4
 800cfe4:	b991      	cbnz	r1, 800d00c <_malloc_r+0x54>
 800cfe6:	4c20      	ldr	r4, [pc, #128]	; (800d068 <_malloc_r+0xb0>)
 800cfe8:	6823      	ldr	r3, [r4, #0]
 800cfea:	b91b      	cbnz	r3, 800cff4 <_malloc_r+0x3c>
 800cfec:	4630      	mov	r0, r6
 800cfee:	f000 f9b3 	bl	800d358 <_sbrk_r>
 800cff2:	6020      	str	r0, [r4, #0]
 800cff4:	4629      	mov	r1, r5
 800cff6:	4630      	mov	r0, r6
 800cff8:	f000 f9ae 	bl	800d358 <_sbrk_r>
 800cffc:	1c43      	adds	r3, r0, #1
 800cffe:	d124      	bne.n	800d04a <_malloc_r+0x92>
 800d000:	230c      	movs	r3, #12
 800d002:	6033      	str	r3, [r6, #0]
 800d004:	4630      	mov	r0, r6
 800d006:	f000 fa64 	bl	800d4d2 <__malloc_unlock>
 800d00a:	e7e4      	b.n	800cfd6 <_malloc_r+0x1e>
 800d00c:	680b      	ldr	r3, [r1, #0]
 800d00e:	1b5b      	subs	r3, r3, r5
 800d010:	d418      	bmi.n	800d044 <_malloc_r+0x8c>
 800d012:	2b0b      	cmp	r3, #11
 800d014:	d90f      	bls.n	800d036 <_malloc_r+0x7e>
 800d016:	600b      	str	r3, [r1, #0]
 800d018:	50cd      	str	r5, [r1, r3]
 800d01a:	18cc      	adds	r4, r1, r3
 800d01c:	4630      	mov	r0, r6
 800d01e:	f000 fa58 	bl	800d4d2 <__malloc_unlock>
 800d022:	f104 000b 	add.w	r0, r4, #11
 800d026:	1d23      	adds	r3, r4, #4
 800d028:	f020 0007 	bic.w	r0, r0, #7
 800d02c:	1ac3      	subs	r3, r0, r3
 800d02e:	d0d3      	beq.n	800cfd8 <_malloc_r+0x20>
 800d030:	425a      	negs	r2, r3
 800d032:	50e2      	str	r2, [r4, r3]
 800d034:	e7d0      	b.n	800cfd8 <_malloc_r+0x20>
 800d036:	428c      	cmp	r4, r1
 800d038:	684b      	ldr	r3, [r1, #4]
 800d03a:	bf16      	itet	ne
 800d03c:	6063      	strne	r3, [r4, #4]
 800d03e:	6013      	streq	r3, [r2, #0]
 800d040:	460c      	movne	r4, r1
 800d042:	e7eb      	b.n	800d01c <_malloc_r+0x64>
 800d044:	460c      	mov	r4, r1
 800d046:	6849      	ldr	r1, [r1, #4]
 800d048:	e7cc      	b.n	800cfe4 <_malloc_r+0x2c>
 800d04a:	1cc4      	adds	r4, r0, #3
 800d04c:	f024 0403 	bic.w	r4, r4, #3
 800d050:	42a0      	cmp	r0, r4
 800d052:	d005      	beq.n	800d060 <_malloc_r+0xa8>
 800d054:	1a21      	subs	r1, r4, r0
 800d056:	4630      	mov	r0, r6
 800d058:	f000 f97e 	bl	800d358 <_sbrk_r>
 800d05c:	3001      	adds	r0, #1
 800d05e:	d0cf      	beq.n	800d000 <_malloc_r+0x48>
 800d060:	6025      	str	r5, [r4, #0]
 800d062:	e7db      	b.n	800d01c <_malloc_r+0x64>
 800d064:	200006a0 	.word	0x200006a0
 800d068:	200006a4 	.word	0x200006a4

0800d06c <__sfputc_r>:
 800d06c:	6893      	ldr	r3, [r2, #8]
 800d06e:	3b01      	subs	r3, #1
 800d070:	2b00      	cmp	r3, #0
 800d072:	b410      	push	{r4}
 800d074:	6093      	str	r3, [r2, #8]
 800d076:	da08      	bge.n	800d08a <__sfputc_r+0x1e>
 800d078:	6994      	ldr	r4, [r2, #24]
 800d07a:	42a3      	cmp	r3, r4
 800d07c:	db01      	blt.n	800d082 <__sfputc_r+0x16>
 800d07e:	290a      	cmp	r1, #10
 800d080:	d103      	bne.n	800d08a <__sfputc_r+0x1e>
 800d082:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d086:	f7fe bb67 	b.w	800b758 <__swbuf_r>
 800d08a:	6813      	ldr	r3, [r2, #0]
 800d08c:	1c58      	adds	r0, r3, #1
 800d08e:	6010      	str	r0, [r2, #0]
 800d090:	7019      	strb	r1, [r3, #0]
 800d092:	4608      	mov	r0, r1
 800d094:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d098:	4770      	bx	lr

0800d09a <__sfputs_r>:
 800d09a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d09c:	4606      	mov	r6, r0
 800d09e:	460f      	mov	r7, r1
 800d0a0:	4614      	mov	r4, r2
 800d0a2:	18d5      	adds	r5, r2, r3
 800d0a4:	42ac      	cmp	r4, r5
 800d0a6:	d101      	bne.n	800d0ac <__sfputs_r+0x12>
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	e007      	b.n	800d0bc <__sfputs_r+0x22>
 800d0ac:	463a      	mov	r2, r7
 800d0ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0b2:	4630      	mov	r0, r6
 800d0b4:	f7ff ffda 	bl	800d06c <__sfputc_r>
 800d0b8:	1c43      	adds	r3, r0, #1
 800d0ba:	d1f3      	bne.n	800d0a4 <__sfputs_r+0xa>
 800d0bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d0c0 <_vfiprintf_r>:
 800d0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c4:	460c      	mov	r4, r1
 800d0c6:	b09d      	sub	sp, #116	; 0x74
 800d0c8:	4617      	mov	r7, r2
 800d0ca:	461d      	mov	r5, r3
 800d0cc:	4606      	mov	r6, r0
 800d0ce:	b118      	cbz	r0, 800d0d8 <_vfiprintf_r+0x18>
 800d0d0:	6983      	ldr	r3, [r0, #24]
 800d0d2:	b90b      	cbnz	r3, 800d0d8 <_vfiprintf_r+0x18>
 800d0d4:	f7ff fb34 	bl	800c740 <__sinit>
 800d0d8:	4b7c      	ldr	r3, [pc, #496]	; (800d2cc <_vfiprintf_r+0x20c>)
 800d0da:	429c      	cmp	r4, r3
 800d0dc:	d158      	bne.n	800d190 <_vfiprintf_r+0xd0>
 800d0de:	6874      	ldr	r4, [r6, #4]
 800d0e0:	89a3      	ldrh	r3, [r4, #12]
 800d0e2:	0718      	lsls	r0, r3, #28
 800d0e4:	d55e      	bpl.n	800d1a4 <_vfiprintf_r+0xe4>
 800d0e6:	6923      	ldr	r3, [r4, #16]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d05b      	beq.n	800d1a4 <_vfiprintf_r+0xe4>
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	9309      	str	r3, [sp, #36]	; 0x24
 800d0f0:	2320      	movs	r3, #32
 800d0f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d0f6:	2330      	movs	r3, #48	; 0x30
 800d0f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d0fc:	9503      	str	r5, [sp, #12]
 800d0fe:	f04f 0b01 	mov.w	fp, #1
 800d102:	46b8      	mov	r8, r7
 800d104:	4645      	mov	r5, r8
 800d106:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d10a:	b10b      	cbz	r3, 800d110 <_vfiprintf_r+0x50>
 800d10c:	2b25      	cmp	r3, #37	; 0x25
 800d10e:	d154      	bne.n	800d1ba <_vfiprintf_r+0xfa>
 800d110:	ebb8 0a07 	subs.w	sl, r8, r7
 800d114:	d00b      	beq.n	800d12e <_vfiprintf_r+0x6e>
 800d116:	4653      	mov	r3, sl
 800d118:	463a      	mov	r2, r7
 800d11a:	4621      	mov	r1, r4
 800d11c:	4630      	mov	r0, r6
 800d11e:	f7ff ffbc 	bl	800d09a <__sfputs_r>
 800d122:	3001      	adds	r0, #1
 800d124:	f000 80c2 	beq.w	800d2ac <_vfiprintf_r+0x1ec>
 800d128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d12a:	4453      	add	r3, sl
 800d12c:	9309      	str	r3, [sp, #36]	; 0x24
 800d12e:	f898 3000 	ldrb.w	r3, [r8]
 800d132:	2b00      	cmp	r3, #0
 800d134:	f000 80ba 	beq.w	800d2ac <_vfiprintf_r+0x1ec>
 800d138:	2300      	movs	r3, #0
 800d13a:	f04f 32ff 	mov.w	r2, #4294967295
 800d13e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d142:	9304      	str	r3, [sp, #16]
 800d144:	9307      	str	r3, [sp, #28]
 800d146:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d14a:	931a      	str	r3, [sp, #104]	; 0x68
 800d14c:	46a8      	mov	r8, r5
 800d14e:	2205      	movs	r2, #5
 800d150:	f818 1b01 	ldrb.w	r1, [r8], #1
 800d154:	485e      	ldr	r0, [pc, #376]	; (800d2d0 <_vfiprintf_r+0x210>)
 800d156:	f7f3 f86b 	bl	8000230 <memchr>
 800d15a:	9b04      	ldr	r3, [sp, #16]
 800d15c:	bb78      	cbnz	r0, 800d1be <_vfiprintf_r+0xfe>
 800d15e:	06d9      	lsls	r1, r3, #27
 800d160:	bf44      	itt	mi
 800d162:	2220      	movmi	r2, #32
 800d164:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d168:	071a      	lsls	r2, r3, #28
 800d16a:	bf44      	itt	mi
 800d16c:	222b      	movmi	r2, #43	; 0x2b
 800d16e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d172:	782a      	ldrb	r2, [r5, #0]
 800d174:	2a2a      	cmp	r2, #42	; 0x2a
 800d176:	d02a      	beq.n	800d1ce <_vfiprintf_r+0x10e>
 800d178:	9a07      	ldr	r2, [sp, #28]
 800d17a:	46a8      	mov	r8, r5
 800d17c:	2000      	movs	r0, #0
 800d17e:	250a      	movs	r5, #10
 800d180:	4641      	mov	r1, r8
 800d182:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d186:	3b30      	subs	r3, #48	; 0x30
 800d188:	2b09      	cmp	r3, #9
 800d18a:	d969      	bls.n	800d260 <_vfiprintf_r+0x1a0>
 800d18c:	b360      	cbz	r0, 800d1e8 <_vfiprintf_r+0x128>
 800d18e:	e024      	b.n	800d1da <_vfiprintf_r+0x11a>
 800d190:	4b50      	ldr	r3, [pc, #320]	; (800d2d4 <_vfiprintf_r+0x214>)
 800d192:	429c      	cmp	r4, r3
 800d194:	d101      	bne.n	800d19a <_vfiprintf_r+0xda>
 800d196:	68b4      	ldr	r4, [r6, #8]
 800d198:	e7a2      	b.n	800d0e0 <_vfiprintf_r+0x20>
 800d19a:	4b4f      	ldr	r3, [pc, #316]	; (800d2d8 <_vfiprintf_r+0x218>)
 800d19c:	429c      	cmp	r4, r3
 800d19e:	bf08      	it	eq
 800d1a0:	68f4      	ldreq	r4, [r6, #12]
 800d1a2:	e79d      	b.n	800d0e0 <_vfiprintf_r+0x20>
 800d1a4:	4621      	mov	r1, r4
 800d1a6:	4630      	mov	r0, r6
 800d1a8:	f7fe fb28 	bl	800b7fc <__swsetup_r>
 800d1ac:	2800      	cmp	r0, #0
 800d1ae:	d09d      	beq.n	800d0ec <_vfiprintf_r+0x2c>
 800d1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b4:	b01d      	add	sp, #116	; 0x74
 800d1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ba:	46a8      	mov	r8, r5
 800d1bc:	e7a2      	b.n	800d104 <_vfiprintf_r+0x44>
 800d1be:	4a44      	ldr	r2, [pc, #272]	; (800d2d0 <_vfiprintf_r+0x210>)
 800d1c0:	1a80      	subs	r0, r0, r2
 800d1c2:	fa0b f000 	lsl.w	r0, fp, r0
 800d1c6:	4318      	orrs	r0, r3
 800d1c8:	9004      	str	r0, [sp, #16]
 800d1ca:	4645      	mov	r5, r8
 800d1cc:	e7be      	b.n	800d14c <_vfiprintf_r+0x8c>
 800d1ce:	9a03      	ldr	r2, [sp, #12]
 800d1d0:	1d11      	adds	r1, r2, #4
 800d1d2:	6812      	ldr	r2, [r2, #0]
 800d1d4:	9103      	str	r1, [sp, #12]
 800d1d6:	2a00      	cmp	r2, #0
 800d1d8:	db01      	blt.n	800d1de <_vfiprintf_r+0x11e>
 800d1da:	9207      	str	r2, [sp, #28]
 800d1dc:	e004      	b.n	800d1e8 <_vfiprintf_r+0x128>
 800d1de:	4252      	negs	r2, r2
 800d1e0:	f043 0302 	orr.w	r3, r3, #2
 800d1e4:	9207      	str	r2, [sp, #28]
 800d1e6:	9304      	str	r3, [sp, #16]
 800d1e8:	f898 3000 	ldrb.w	r3, [r8]
 800d1ec:	2b2e      	cmp	r3, #46	; 0x2e
 800d1ee:	d10e      	bne.n	800d20e <_vfiprintf_r+0x14e>
 800d1f0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d1f4:	2b2a      	cmp	r3, #42	; 0x2a
 800d1f6:	d138      	bne.n	800d26a <_vfiprintf_r+0x1aa>
 800d1f8:	9b03      	ldr	r3, [sp, #12]
 800d1fa:	1d1a      	adds	r2, r3, #4
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	9203      	str	r2, [sp, #12]
 800d200:	2b00      	cmp	r3, #0
 800d202:	bfb8      	it	lt
 800d204:	f04f 33ff 	movlt.w	r3, #4294967295
 800d208:	f108 0802 	add.w	r8, r8, #2
 800d20c:	9305      	str	r3, [sp, #20]
 800d20e:	4d33      	ldr	r5, [pc, #204]	; (800d2dc <_vfiprintf_r+0x21c>)
 800d210:	f898 1000 	ldrb.w	r1, [r8]
 800d214:	2203      	movs	r2, #3
 800d216:	4628      	mov	r0, r5
 800d218:	f7f3 f80a 	bl	8000230 <memchr>
 800d21c:	b140      	cbz	r0, 800d230 <_vfiprintf_r+0x170>
 800d21e:	2340      	movs	r3, #64	; 0x40
 800d220:	1b40      	subs	r0, r0, r5
 800d222:	fa03 f000 	lsl.w	r0, r3, r0
 800d226:	9b04      	ldr	r3, [sp, #16]
 800d228:	4303      	orrs	r3, r0
 800d22a:	f108 0801 	add.w	r8, r8, #1
 800d22e:	9304      	str	r3, [sp, #16]
 800d230:	f898 1000 	ldrb.w	r1, [r8]
 800d234:	482a      	ldr	r0, [pc, #168]	; (800d2e0 <_vfiprintf_r+0x220>)
 800d236:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d23a:	2206      	movs	r2, #6
 800d23c:	f108 0701 	add.w	r7, r8, #1
 800d240:	f7f2 fff6 	bl	8000230 <memchr>
 800d244:	2800      	cmp	r0, #0
 800d246:	d037      	beq.n	800d2b8 <_vfiprintf_r+0x1f8>
 800d248:	4b26      	ldr	r3, [pc, #152]	; (800d2e4 <_vfiprintf_r+0x224>)
 800d24a:	bb1b      	cbnz	r3, 800d294 <_vfiprintf_r+0x1d4>
 800d24c:	9b03      	ldr	r3, [sp, #12]
 800d24e:	3307      	adds	r3, #7
 800d250:	f023 0307 	bic.w	r3, r3, #7
 800d254:	3308      	adds	r3, #8
 800d256:	9303      	str	r3, [sp, #12]
 800d258:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d25a:	444b      	add	r3, r9
 800d25c:	9309      	str	r3, [sp, #36]	; 0x24
 800d25e:	e750      	b.n	800d102 <_vfiprintf_r+0x42>
 800d260:	fb05 3202 	mla	r2, r5, r2, r3
 800d264:	2001      	movs	r0, #1
 800d266:	4688      	mov	r8, r1
 800d268:	e78a      	b.n	800d180 <_vfiprintf_r+0xc0>
 800d26a:	2300      	movs	r3, #0
 800d26c:	f108 0801 	add.w	r8, r8, #1
 800d270:	9305      	str	r3, [sp, #20]
 800d272:	4619      	mov	r1, r3
 800d274:	250a      	movs	r5, #10
 800d276:	4640      	mov	r0, r8
 800d278:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d27c:	3a30      	subs	r2, #48	; 0x30
 800d27e:	2a09      	cmp	r2, #9
 800d280:	d903      	bls.n	800d28a <_vfiprintf_r+0x1ca>
 800d282:	2b00      	cmp	r3, #0
 800d284:	d0c3      	beq.n	800d20e <_vfiprintf_r+0x14e>
 800d286:	9105      	str	r1, [sp, #20]
 800d288:	e7c1      	b.n	800d20e <_vfiprintf_r+0x14e>
 800d28a:	fb05 2101 	mla	r1, r5, r1, r2
 800d28e:	2301      	movs	r3, #1
 800d290:	4680      	mov	r8, r0
 800d292:	e7f0      	b.n	800d276 <_vfiprintf_r+0x1b6>
 800d294:	ab03      	add	r3, sp, #12
 800d296:	9300      	str	r3, [sp, #0]
 800d298:	4622      	mov	r2, r4
 800d29a:	4b13      	ldr	r3, [pc, #76]	; (800d2e8 <_vfiprintf_r+0x228>)
 800d29c:	a904      	add	r1, sp, #16
 800d29e:	4630      	mov	r0, r6
 800d2a0:	f7fd fe02 	bl	800aea8 <_printf_float>
 800d2a4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d2a8:	4681      	mov	r9, r0
 800d2aa:	d1d5      	bne.n	800d258 <_vfiprintf_r+0x198>
 800d2ac:	89a3      	ldrh	r3, [r4, #12]
 800d2ae:	065b      	lsls	r3, r3, #25
 800d2b0:	f53f af7e 	bmi.w	800d1b0 <_vfiprintf_r+0xf0>
 800d2b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d2b6:	e77d      	b.n	800d1b4 <_vfiprintf_r+0xf4>
 800d2b8:	ab03      	add	r3, sp, #12
 800d2ba:	9300      	str	r3, [sp, #0]
 800d2bc:	4622      	mov	r2, r4
 800d2be:	4b0a      	ldr	r3, [pc, #40]	; (800d2e8 <_vfiprintf_r+0x228>)
 800d2c0:	a904      	add	r1, sp, #16
 800d2c2:	4630      	mov	r0, r6
 800d2c4:	f7fe f8a6 	bl	800b414 <_printf_i>
 800d2c8:	e7ec      	b.n	800d2a4 <_vfiprintf_r+0x1e4>
 800d2ca:	bf00      	nop
 800d2cc:	0800d654 	.word	0x0800d654
 800d2d0:	0800d794 	.word	0x0800d794
 800d2d4:	0800d674 	.word	0x0800d674
 800d2d8:	0800d634 	.word	0x0800d634
 800d2dc:	0800d79a 	.word	0x0800d79a
 800d2e0:	0800d79e 	.word	0x0800d79e
 800d2e4:	0800aea9 	.word	0x0800aea9
 800d2e8:	0800d09b 	.word	0x0800d09b

0800d2ec <_putc_r>:
 800d2ec:	b570      	push	{r4, r5, r6, lr}
 800d2ee:	460d      	mov	r5, r1
 800d2f0:	4614      	mov	r4, r2
 800d2f2:	4606      	mov	r6, r0
 800d2f4:	b118      	cbz	r0, 800d2fe <_putc_r+0x12>
 800d2f6:	6983      	ldr	r3, [r0, #24]
 800d2f8:	b90b      	cbnz	r3, 800d2fe <_putc_r+0x12>
 800d2fa:	f7ff fa21 	bl	800c740 <__sinit>
 800d2fe:	4b13      	ldr	r3, [pc, #76]	; (800d34c <_putc_r+0x60>)
 800d300:	429c      	cmp	r4, r3
 800d302:	d112      	bne.n	800d32a <_putc_r+0x3e>
 800d304:	6874      	ldr	r4, [r6, #4]
 800d306:	68a3      	ldr	r3, [r4, #8]
 800d308:	3b01      	subs	r3, #1
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	60a3      	str	r3, [r4, #8]
 800d30e:	da16      	bge.n	800d33e <_putc_r+0x52>
 800d310:	69a2      	ldr	r2, [r4, #24]
 800d312:	4293      	cmp	r3, r2
 800d314:	db02      	blt.n	800d31c <_putc_r+0x30>
 800d316:	b2eb      	uxtb	r3, r5
 800d318:	2b0a      	cmp	r3, #10
 800d31a:	d110      	bne.n	800d33e <_putc_r+0x52>
 800d31c:	4622      	mov	r2, r4
 800d31e:	4629      	mov	r1, r5
 800d320:	4630      	mov	r0, r6
 800d322:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d326:	f7fe ba17 	b.w	800b758 <__swbuf_r>
 800d32a:	4b09      	ldr	r3, [pc, #36]	; (800d350 <_putc_r+0x64>)
 800d32c:	429c      	cmp	r4, r3
 800d32e:	d101      	bne.n	800d334 <_putc_r+0x48>
 800d330:	68b4      	ldr	r4, [r6, #8]
 800d332:	e7e8      	b.n	800d306 <_putc_r+0x1a>
 800d334:	4b07      	ldr	r3, [pc, #28]	; (800d354 <_putc_r+0x68>)
 800d336:	429c      	cmp	r4, r3
 800d338:	bf08      	it	eq
 800d33a:	68f4      	ldreq	r4, [r6, #12]
 800d33c:	e7e3      	b.n	800d306 <_putc_r+0x1a>
 800d33e:	6823      	ldr	r3, [r4, #0]
 800d340:	1c5a      	adds	r2, r3, #1
 800d342:	6022      	str	r2, [r4, #0]
 800d344:	701d      	strb	r5, [r3, #0]
 800d346:	b2e8      	uxtb	r0, r5
 800d348:	bd70      	pop	{r4, r5, r6, pc}
 800d34a:	bf00      	nop
 800d34c:	0800d654 	.word	0x0800d654
 800d350:	0800d674 	.word	0x0800d674
 800d354:	0800d634 	.word	0x0800d634

0800d358 <_sbrk_r>:
 800d358:	b538      	push	{r3, r4, r5, lr}
 800d35a:	4c06      	ldr	r4, [pc, #24]	; (800d374 <_sbrk_r+0x1c>)
 800d35c:	2300      	movs	r3, #0
 800d35e:	4605      	mov	r5, r0
 800d360:	4608      	mov	r0, r1
 800d362:	6023      	str	r3, [r4, #0]
 800d364:	f7fc ff32 	bl	800a1cc <_sbrk>
 800d368:	1c43      	adds	r3, r0, #1
 800d36a:	d102      	bne.n	800d372 <_sbrk_r+0x1a>
 800d36c:	6823      	ldr	r3, [r4, #0]
 800d36e:	b103      	cbz	r3, 800d372 <_sbrk_r+0x1a>
 800d370:	602b      	str	r3, [r5, #0]
 800d372:	bd38      	pop	{r3, r4, r5, pc}
 800d374:	20031c60 	.word	0x20031c60

0800d378 <__sread>:
 800d378:	b510      	push	{r4, lr}
 800d37a:	460c      	mov	r4, r1
 800d37c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d380:	f000 f8a8 	bl	800d4d4 <_read_r>
 800d384:	2800      	cmp	r0, #0
 800d386:	bfab      	itete	ge
 800d388:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d38a:	89a3      	ldrhlt	r3, [r4, #12]
 800d38c:	181b      	addge	r3, r3, r0
 800d38e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d392:	bfac      	ite	ge
 800d394:	6563      	strge	r3, [r4, #84]	; 0x54
 800d396:	81a3      	strhlt	r3, [r4, #12]
 800d398:	bd10      	pop	{r4, pc}

0800d39a <__swrite>:
 800d39a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d39e:	461f      	mov	r7, r3
 800d3a0:	898b      	ldrh	r3, [r1, #12]
 800d3a2:	05db      	lsls	r3, r3, #23
 800d3a4:	4605      	mov	r5, r0
 800d3a6:	460c      	mov	r4, r1
 800d3a8:	4616      	mov	r6, r2
 800d3aa:	d505      	bpl.n	800d3b8 <__swrite+0x1e>
 800d3ac:	2302      	movs	r3, #2
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3b4:	f000 f868 	bl	800d488 <_lseek_r>
 800d3b8:	89a3      	ldrh	r3, [r4, #12]
 800d3ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d3c2:	81a3      	strh	r3, [r4, #12]
 800d3c4:	4632      	mov	r2, r6
 800d3c6:	463b      	mov	r3, r7
 800d3c8:	4628      	mov	r0, r5
 800d3ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3ce:	f000 b817 	b.w	800d400 <_write_r>

0800d3d2 <__sseek>:
 800d3d2:	b510      	push	{r4, lr}
 800d3d4:	460c      	mov	r4, r1
 800d3d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3da:	f000 f855 	bl	800d488 <_lseek_r>
 800d3de:	1c43      	adds	r3, r0, #1
 800d3e0:	89a3      	ldrh	r3, [r4, #12]
 800d3e2:	bf15      	itete	ne
 800d3e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d3e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d3ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d3ee:	81a3      	strheq	r3, [r4, #12]
 800d3f0:	bf18      	it	ne
 800d3f2:	81a3      	strhne	r3, [r4, #12]
 800d3f4:	bd10      	pop	{r4, pc}

0800d3f6 <__sclose>:
 800d3f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3fa:	f000 b813 	b.w	800d424 <_close_r>
	...

0800d400 <_write_r>:
 800d400:	b538      	push	{r3, r4, r5, lr}
 800d402:	4c07      	ldr	r4, [pc, #28]	; (800d420 <_write_r+0x20>)
 800d404:	4605      	mov	r5, r0
 800d406:	4608      	mov	r0, r1
 800d408:	4611      	mov	r1, r2
 800d40a:	2200      	movs	r2, #0
 800d40c:	6022      	str	r2, [r4, #0]
 800d40e:	461a      	mov	r2, r3
 800d410:	f7fc fe97 	bl	800a142 <_write>
 800d414:	1c43      	adds	r3, r0, #1
 800d416:	d102      	bne.n	800d41e <_write_r+0x1e>
 800d418:	6823      	ldr	r3, [r4, #0]
 800d41a:	b103      	cbz	r3, 800d41e <_write_r+0x1e>
 800d41c:	602b      	str	r3, [r5, #0]
 800d41e:	bd38      	pop	{r3, r4, r5, pc}
 800d420:	20031c60 	.word	0x20031c60

0800d424 <_close_r>:
 800d424:	b538      	push	{r3, r4, r5, lr}
 800d426:	4c06      	ldr	r4, [pc, #24]	; (800d440 <_close_r+0x1c>)
 800d428:	2300      	movs	r3, #0
 800d42a:	4605      	mov	r5, r0
 800d42c:	4608      	mov	r0, r1
 800d42e:	6023      	str	r3, [r4, #0]
 800d430:	f7fc fe98 	bl	800a164 <_close>
 800d434:	1c43      	adds	r3, r0, #1
 800d436:	d102      	bne.n	800d43e <_close_r+0x1a>
 800d438:	6823      	ldr	r3, [r4, #0]
 800d43a:	b103      	cbz	r3, 800d43e <_close_r+0x1a>
 800d43c:	602b      	str	r3, [r5, #0]
 800d43e:	bd38      	pop	{r3, r4, r5, pc}
 800d440:	20031c60 	.word	0x20031c60

0800d444 <_fstat_r>:
 800d444:	b538      	push	{r3, r4, r5, lr}
 800d446:	4c07      	ldr	r4, [pc, #28]	; (800d464 <_fstat_r+0x20>)
 800d448:	2300      	movs	r3, #0
 800d44a:	4605      	mov	r5, r0
 800d44c:	4608      	mov	r0, r1
 800d44e:	4611      	mov	r1, r2
 800d450:	6023      	str	r3, [r4, #0]
 800d452:	f7fc fe93 	bl	800a17c <_fstat>
 800d456:	1c43      	adds	r3, r0, #1
 800d458:	d102      	bne.n	800d460 <_fstat_r+0x1c>
 800d45a:	6823      	ldr	r3, [r4, #0]
 800d45c:	b103      	cbz	r3, 800d460 <_fstat_r+0x1c>
 800d45e:	602b      	str	r3, [r5, #0]
 800d460:	bd38      	pop	{r3, r4, r5, pc}
 800d462:	bf00      	nop
 800d464:	20031c60 	.word	0x20031c60

0800d468 <_isatty_r>:
 800d468:	b538      	push	{r3, r4, r5, lr}
 800d46a:	4c06      	ldr	r4, [pc, #24]	; (800d484 <_isatty_r+0x1c>)
 800d46c:	2300      	movs	r3, #0
 800d46e:	4605      	mov	r5, r0
 800d470:	4608      	mov	r0, r1
 800d472:	6023      	str	r3, [r4, #0]
 800d474:	f7fc fe92 	bl	800a19c <_isatty>
 800d478:	1c43      	adds	r3, r0, #1
 800d47a:	d102      	bne.n	800d482 <_isatty_r+0x1a>
 800d47c:	6823      	ldr	r3, [r4, #0]
 800d47e:	b103      	cbz	r3, 800d482 <_isatty_r+0x1a>
 800d480:	602b      	str	r3, [r5, #0]
 800d482:	bd38      	pop	{r3, r4, r5, pc}
 800d484:	20031c60 	.word	0x20031c60

0800d488 <_lseek_r>:
 800d488:	b538      	push	{r3, r4, r5, lr}
 800d48a:	4c07      	ldr	r4, [pc, #28]	; (800d4a8 <_lseek_r+0x20>)
 800d48c:	4605      	mov	r5, r0
 800d48e:	4608      	mov	r0, r1
 800d490:	4611      	mov	r1, r2
 800d492:	2200      	movs	r2, #0
 800d494:	6022      	str	r2, [r4, #0]
 800d496:	461a      	mov	r2, r3
 800d498:	f7fc fe8b 	bl	800a1b2 <_lseek>
 800d49c:	1c43      	adds	r3, r0, #1
 800d49e:	d102      	bne.n	800d4a6 <_lseek_r+0x1e>
 800d4a0:	6823      	ldr	r3, [r4, #0]
 800d4a2:	b103      	cbz	r3, 800d4a6 <_lseek_r+0x1e>
 800d4a4:	602b      	str	r3, [r5, #0]
 800d4a6:	bd38      	pop	{r3, r4, r5, pc}
 800d4a8:	20031c60 	.word	0x20031c60

0800d4ac <__ascii_mbtowc>:
 800d4ac:	b082      	sub	sp, #8
 800d4ae:	b901      	cbnz	r1, 800d4b2 <__ascii_mbtowc+0x6>
 800d4b0:	a901      	add	r1, sp, #4
 800d4b2:	b142      	cbz	r2, 800d4c6 <__ascii_mbtowc+0x1a>
 800d4b4:	b14b      	cbz	r3, 800d4ca <__ascii_mbtowc+0x1e>
 800d4b6:	7813      	ldrb	r3, [r2, #0]
 800d4b8:	600b      	str	r3, [r1, #0]
 800d4ba:	7812      	ldrb	r2, [r2, #0]
 800d4bc:	1c10      	adds	r0, r2, #0
 800d4be:	bf18      	it	ne
 800d4c0:	2001      	movne	r0, #1
 800d4c2:	b002      	add	sp, #8
 800d4c4:	4770      	bx	lr
 800d4c6:	4610      	mov	r0, r2
 800d4c8:	e7fb      	b.n	800d4c2 <__ascii_mbtowc+0x16>
 800d4ca:	f06f 0001 	mvn.w	r0, #1
 800d4ce:	e7f8      	b.n	800d4c2 <__ascii_mbtowc+0x16>

0800d4d0 <__malloc_lock>:
 800d4d0:	4770      	bx	lr

0800d4d2 <__malloc_unlock>:
 800d4d2:	4770      	bx	lr

0800d4d4 <_read_r>:
 800d4d4:	b538      	push	{r3, r4, r5, lr}
 800d4d6:	4c07      	ldr	r4, [pc, #28]	; (800d4f4 <_read_r+0x20>)
 800d4d8:	4605      	mov	r5, r0
 800d4da:	4608      	mov	r0, r1
 800d4dc:	4611      	mov	r1, r2
 800d4de:	2200      	movs	r2, #0
 800d4e0:	6022      	str	r2, [r4, #0]
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	f7fc fe10 	bl	800a108 <_read>
 800d4e8:	1c43      	adds	r3, r0, #1
 800d4ea:	d102      	bne.n	800d4f2 <_read_r+0x1e>
 800d4ec:	6823      	ldr	r3, [r4, #0]
 800d4ee:	b103      	cbz	r3, 800d4f2 <_read_r+0x1e>
 800d4f0:	602b      	str	r3, [r5, #0]
 800d4f2:	bd38      	pop	{r3, r4, r5, pc}
 800d4f4:	20031c60 	.word	0x20031c60

0800d4f8 <__ascii_wctomb>:
 800d4f8:	b149      	cbz	r1, 800d50e <__ascii_wctomb+0x16>
 800d4fa:	2aff      	cmp	r2, #255	; 0xff
 800d4fc:	bf85      	ittet	hi
 800d4fe:	238a      	movhi	r3, #138	; 0x8a
 800d500:	6003      	strhi	r3, [r0, #0]
 800d502:	700a      	strbls	r2, [r1, #0]
 800d504:	f04f 30ff 	movhi.w	r0, #4294967295
 800d508:	bf98      	it	ls
 800d50a:	2001      	movls	r0, #1
 800d50c:	4770      	bx	lr
 800d50e:	4608      	mov	r0, r1
 800d510:	4770      	bx	lr
	...

0800d514 <_init>:
 800d514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d516:	bf00      	nop
 800d518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d51a:	bc08      	pop	{r3}
 800d51c:	469e      	mov	lr, r3
 800d51e:	4770      	bx	lr

0800d520 <_fini>:
 800d520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d522:	bf00      	nop
 800d524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d526:	bc08      	pop	{r3}
 800d528:	469e      	mov	lr, r3
 800d52a:	4770      	bx	lr
