module controller(input logic 	[5:0] op, funct,
						input logic 			zero,
						output logic 			memtoreg, memtowrite,
						output logic			pcsrc, alusrc,
						output logic 			regdst, regwrite,
						output logic 			jump,
						output logic 	[2:0] alucontrol);

	logic [1:0] aluop;
	logic branch;
	
	maindec md()
						
endmodule