+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021046    0.003133    0.274703 v _213_/A (sg13g2_nand3_1)
     2    0.010891    0.036505    0.037560    0.312263 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036529    0.000722    0.312985 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003208    0.024234    0.040760    0.353745 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.024234    0.000179    0.353924 v _300_/D (sg13g2_dfrbpq_1)
                                              0.353924   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239521   clock uncertainty
                                  0.000000    0.239521   clock reconvergence pessimism
                                 -0.023539    0.215982   library hold time
                                              0.215982   data required time
---------------------------------------------------------------------------------------------
                                              0.215982   data required time
                                             -0.353924   data arrival time
---------------------------------------------------------------------------------------------
                                              0.137942   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.021051    0.003143    0.274713 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005748    0.036230    0.068333    0.343046 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.036235    0.000381    0.343427 ^ _219_/A (sg13g2_inv_1)
     1    0.002853    0.014686    0.021335    0.364762 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.014687    0.000172    0.364934 v _301_/D (sg13g2_dfrbpq_1)
                                              0.364934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239735   clock uncertainty
                                  0.000000    0.239735   clock reconvergence pessimism
                                 -0.021332    0.218403   library hold time
                                              0.218403   data required time
---------------------------------------------------------------------------------------------
                                              0.218403   data required time
                                             -0.364934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.146532   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020718    0.002226    0.273796 v _195_/B (sg13g2_xor2_1)
     2    0.010007    0.031407    0.056240    0.330036 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031418    0.000555    0.330591 v _196_/B (sg13g2_xor2_1)
     1    0.001968    0.016786    0.035839    0.366431 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016786    0.000074    0.366505 v _295_/D (sg13g2_dfrbpq_2)
                                              0.366505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017153    0.000969    0.089673 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.239673   clock uncertainty
                                  0.000000    0.239673   clock reconvergence pessimism
                                 -0.021818    0.217855   library hold time
                                              0.217855   data required time
---------------------------------------------------------------------------------------------
                                              0.217855   data required time
                                             -0.366505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.148650   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009444    0.025885    0.119241    0.208763 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025888    0.000291    0.209054 v output2/A (sg13g2_buf_2)
     1    0.050810    0.059284    0.088457    0.297511 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059410    0.002238    0.299749 v sign (out)
                                              0.299749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.299749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.149749   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023055    0.001270    0.281714 v _210_/B (sg13g2_xnor2_1)
     1    0.006228    0.034187    0.046543    0.328257 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.034188    0.000255    0.328511 v _211_/B (sg13g2_xnor2_1)
     1    0.002602    0.021383    0.038353    0.366864 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.021384    0.000163    0.367027 v _299_/D (sg13g2_dfrbpq_2)
                                              0.367027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238611   clock uncertainty
                                  0.000000    0.238611   clock reconvergence pessimism
                                 -0.022971    0.215640   library hold time
                                              0.215640   data required time
---------------------------------------------------------------------------------------------
                                              0.215640   data required time
                                             -0.367027   data arrival time
---------------------------------------------------------------------------------------------
                                              0.151388   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021806    0.003069    0.268418 v _191_/A (sg13g2_xnor2_1)
     2    0.010420    0.049994    0.063764    0.332182 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050007    0.000651    0.332833 v _192_/B (sg13g2_xnor2_1)
     1    0.001741    0.018886    0.039293    0.372126 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018886    0.000067    0.372193 v _294_/D (sg13g2_dfrbpq_1)
                                              0.372193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239372   clock uncertainty
                                  0.000000    0.239372   clock reconvergence pessimism
                                 -0.022304    0.217068   library hold time
                                              0.217068   data required time
---------------------------------------------------------------------------------------------
                                              0.217068   data required time
                                             -0.372193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.155125   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.214146 v fanout54/A (sg13g2_buf_8)
     8    0.039280    0.020280    0.057424    0.271570 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020453    0.001209    0.272778 v _202_/B (sg13g2_xor2_1)
     2    0.011955    0.035382    0.061621    0.334400 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.035406    0.000855    0.335254 v _204_/A (sg13g2_xor2_1)
     1    0.001776    0.016329    0.039484    0.374738 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016329    0.000069    0.374807 v _297_/D (sg13g2_dfrbpq_2)
                                              0.374807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238595   clock uncertainty
                                  0.000000    0.238595   clock reconvergence pessimism
                                 -0.021803    0.216791   library hold time
                                              0.216791   data required time
---------------------------------------------------------------------------------------------
                                              0.216791   data required time
                                             -0.374807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.158016   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018339    0.000930    0.263389 v _199_/A (sg13g2_xnor2_1)
     2    0.011705    0.055239    0.066406    0.329795 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.055275    0.000770    0.330566 v _200_/B (sg13g2_xor2_1)
     1    0.003293    0.019044    0.047086    0.377652 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.019044    0.000217    0.377868 v _296_/D (sg13g2_dfrbpq_1)
                                              0.377868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239015   clock uncertainty
                                  0.000000    0.239015   clock reconvergence pessimism
                                 -0.022429    0.216586   library hold time
                                              0.216586   data required time
---------------------------------------------------------------------------------------------
                                              0.216586   data required time
                                             -0.377868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161282   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009574    0.031482    0.121334    0.210856 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031484    0.000297    0.211152 ^ _127_/A (sg13g2_inv_1)
     1    0.007237    0.022204    0.028324    0.239476 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.022209    0.000261    0.239737 v output3/A (sg13g2_buf_2)
     1    0.050639    0.059055    0.086956    0.326693 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059176    0.002191    0.328884 v signB (out)
                                              0.328884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.328884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.178884   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    0.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123963    0.213698 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031773    0.000320    0.214018 v fanout55/A (sg13g2_buf_2)
     5    0.029386    0.039669    0.071409    0.285426 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.039960    0.002677    0.288104 v _206_/B (sg13g2_xnor2_1)
     2    0.011430    0.054930    0.066927    0.355030 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.054931    0.000372    0.355402 v _208_/A (sg13g2_xor2_1)
     1    0.002072    0.017070    0.045626    0.401028 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017071    0.000078    0.401106 v _298_/D (sg13g2_dfrbpq_1)
                                              0.401106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238598   clock uncertainty
                                  0.000000    0.238598   clock reconvergence pessimism
                                 -0.021975    0.216623   library hold time
                                              0.216623   data required time
---------------------------------------------------------------------------------------------
                                              0.216623   data required time
                                             -0.401106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184483   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025710    0.002352    0.284160 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004700    0.017085    0.023985    0.308145 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.017104    0.000298    0.308443 v output11/A (sg13g2_buf_2)
     1    0.051792    0.059821    0.086336    0.394779 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059902    0.001525    0.396305 v sine_out[16] (out)
                                              0.396305   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.396305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.246305   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025487    0.001341    0.283149 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.007104    0.023595    0.030202    0.313351 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023617    0.000548    0.313900 v output12/A (sg13g2_buf_2)
     1    0.051795    0.059915    0.088819    0.402719 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.059995    0.001526    0.404244 v sine_out[17] (out)
                                              0.404244   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.404244   data arrival time
---------------------------------------------------------------------------------------------
                                              0.254244   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025378    0.000570    0.282378 ^ _281_/A (sg13g2_nor2_1)
     1    0.010209    0.029047    0.035499    0.317877 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.029158    0.001446    0.319323 v output35/A (sg13g2_buf_2)
     1    0.052290    0.060866    0.089873    0.409196 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061194    0.003632    0.412828 v sine_out[8] (out)
                                              0.412828   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.412828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.262828   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023828    0.003848    0.282656 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004956    0.031371    0.038301    0.320958 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.031374    0.000355    0.321312 v output15/A (sg13g2_buf_2)
     1    0.052856    0.061402    0.092417    0.413730 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.061503    0.001777    0.415507 v sine_out[1] (out)
                                              0.415507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265507   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025675    0.002217    0.284025 ^ _160_/A (sg13g2_nor2_1)
     1    0.011763    0.032313    0.038302    0.322327 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.032401    0.001371    0.323698 v output14/A (sg13g2_buf_2)
     1    0.051928    0.060173    0.092226    0.415924 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060258    0.001581    0.417505 v sine_out[19] (out)
                                              0.417505   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.417505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.267505   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017153    0.000969    0.089673 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019231    0.033714    0.131417    0.221089 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033726    0.000586    0.221675 ^ fanout72/A (sg13g2_buf_8)
     7    0.042605    0.022409    0.054719    0.276394 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.025136    0.005716    0.282111 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006357    0.039186    0.051103    0.333214 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.039193    0.000403    0.333617 v output28/A (sg13g2_buf_2)
     1    0.056862    0.065693    0.096533    0.430150 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.066163    0.004507    0.434657 v sine_out[31] (out)
                                              0.434657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.434657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284657   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027524    0.007679    0.304120 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003837    0.025256    0.040637    0.344756 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.025256    0.000280    0.345036 v output5/A (sg13g2_buf_2)
     1    0.051857    0.060000    0.089637    0.434673 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.060065    0.001324    0.435997 v sine_out[10] (out)
                                              0.435997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.435997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285997   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.025980    0.005929    0.302369 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005384    0.028085    0.044755    0.347125 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.028098    0.000344    0.347468 v output6/A (sg13g2_buf_2)
     1    0.052495    0.060982    0.090944    0.438412 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061077    0.001702    0.440114 v sine_out[11] (out)
                                              0.440114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.440114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290114   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.024154    0.003191    0.299631 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007513    0.032537    0.050411    0.350042 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032551    0.000528    0.350570 v output36/A (sg13g2_buf_2)
     1    0.052134    0.060385    0.092436    0.443007 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060471    0.001586    0.444592 v sine_out[9] (out)
                                              0.444592   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294592   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051560    0.001118    0.235312 ^ fanout66/A (sg13g2_buf_8)
     8    0.043065    0.023030    0.061128    0.296440 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027922    0.008085    0.304526 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006277    0.029860    0.048004    0.352530 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.029885    0.000468    0.352998 v output8/A (sg13g2_buf_2)
     1    0.051991    0.060202    0.091315    0.444313 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060288    0.001582    0.445895 v sine_out[13] (out)
                                              0.445895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.445895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295895   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021125    0.002850    0.337871 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004179    0.015339    0.022084    0.359955 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.015340    0.000164    0.360119 v output16/A (sg13g2_buf_2)
     1    0.052084    0.060094    0.085845    0.445964 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060179    0.001580    0.447544 v sine_out[20] (out)
                                              0.447544   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297544   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020898    0.002202    0.337223 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005730    0.018191    0.024480    0.361703 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.018209    0.000445    0.362148 v output13/A (sg13g2_buf_2)
     1    0.051825    0.059870    0.086769    0.448916 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059952    0.001544    0.450460 v sine_out[18] (out)
                                              0.450460   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450460   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300460   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020730    0.001615    0.336636 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.006175    0.019019    0.025223    0.361859 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019032    0.000380    0.362239 v output18/A (sg13g2_buf_2)
     1    0.052022    0.060366    0.087193    0.449432 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.060454    0.001608    0.451040 v sine_out[22] (out)
                                              0.451040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.451040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301040   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020902    0.002215    0.337236 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006790    0.020248    0.026157    0.363394 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020282    0.000644    0.364037 v output17/A (sg13g2_buf_2)
     1    0.052094    0.060456    0.087731    0.451768 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060543    0.001596    0.453364 v sine_out[21] (out)
                                              0.453364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.453364   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303364   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025987    0.000493    0.314807 v _284_/A (sg13g2_and2_1)
     1    0.006063    0.019608    0.050249    0.365056 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.019620    0.000436    0.365492 v output7/A (sg13g2_buf_2)
     1    0.052413    0.060857    0.086298    0.451790 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061189    0.003654    0.455444 v sine_out[12] (out)
                                              0.455444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.455444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305444   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023842    0.000435    0.313705 v _147_/A (sg13g2_nand2_1)
     2    0.007358    0.026623    0.029816    0.343520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026626    0.000233    0.343754 ^ _275_/B (sg13g2_nor2_1)
     1    0.005068    0.017792    0.024813    0.368566 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.017816    0.000499    0.369065 v output30/A (sg13g2_buf_2)
     1    0.052369    0.060420    0.086995    0.456060 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.060505    0.001590    0.457650 v sine_out[3] (out)
                                              0.457650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.457650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307650   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036026    0.001488    0.222504 ^ fanout58/A (sg13g2_buf_8)
     7    0.050355    0.025353    0.059303    0.281808 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025618    0.001982    0.283790 ^ fanout56/A (sg13g2_buf_8)
     8    0.035623    0.020464    0.051231    0.335021 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021168    0.002959    0.337980 ^ _167_/A (sg13g2_nor2_1)
     1    0.007092    0.023209    0.029513    0.367493 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023235    0.000464    0.367957 v output19/A (sg13g2_buf_2)
     1    0.052114    0.060599    0.087469    0.455426 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.060933    0.003654    0.459080 v sine_out[23] (out)
                                              0.459080   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.459080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309080   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029434    0.000414    0.346825 ^ _278_/A (sg13g2_nor2_1)
     1    0.003038    0.017327    0.025246    0.372071 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.017327    0.000120    0.372191 v output33/A (sg13g2_buf_2)
     1    0.052582    0.060629    0.087073    0.459264 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.060704    0.001458    0.460722 v sine_out[6] (out)
                                              0.460722   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.460722   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310722   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029458    0.000778    0.347189 ^ _279_/A (sg13g2_nor2_1)
     1    0.004252    0.019538    0.027297    0.374486 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.019539    0.000277    0.374763 v output34/A (sg13g2_buf_2)
     1    0.052193    0.060632    0.086307    0.461071 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060916    0.003377    0.464448 v sine_out[7] (out)
                                              0.464448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314448   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029465    0.000851    0.347262 ^ _277_/A (sg13g2_nor2_1)
     1    0.004824    0.020575    0.028267    0.375529 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020577    0.000307    0.375837 v output32/A (sg13g2_buf_2)
     1    0.051900    0.059980    0.087710    0.463547 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.060064    0.001568    0.465115 v sine_out[5] (out)
                                              0.465115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315115   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023202    0.001935    0.282379 v fanout56/A (sg13g2_buf_8)
     8    0.035008    0.018988    0.053057    0.335436 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019662    0.002860    0.338296 v _175_/A (sg13g2_nand2_1)
     1    0.008225    0.027961    0.030282    0.368578 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027979    0.000548    0.369126 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.074862    0.093190    0.462315 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075164    0.003850    0.466166 ^ sine_out[26] (out)
                                              0.466166   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316166   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023925    0.004041    0.282849 ^ _130_/B (sg13g2_nor2_1)
     2    0.009484    0.025973    0.031465    0.314314 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.025998    0.000649    0.314963 v _136_/B (sg13g2_nand2b_2)
     4    0.016785    0.029425    0.031448    0.346411 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029467    0.000871    0.347282 ^ _276_/A (sg13g2_nor2_1)
     1    0.005580    0.021942    0.029537    0.376819 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.021944    0.000370    0.377189 v output31/A (sg13g2_buf_2)
     1    0.051947    0.060046    0.088260    0.465449 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.060131    0.001576    0.467025 v sine_out[4] (out)
                                              0.467025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.467025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317025   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023202    0.001935    0.282379 v fanout56/A (sg13g2_buf_8)
     8    0.035008    0.018988    0.053057    0.335436 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019727    0.003013    0.338450 v _170_/A (sg13g2_nand2_1)
     1    0.009252    0.030499    0.032093    0.370543 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030537    0.000845    0.371388 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.074538    0.093953    0.465341 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074836    0.003819    0.469160 ^ sine_out[24] (out)
                                              0.469160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319160   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.023202    0.001935    0.282379 v fanout56/A (sg13g2_buf_8)
     8    0.035008    0.018988    0.053057    0.335436 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019804    0.003190    0.338626 v _172_/A (sg13g2_nand2_1)
     1    0.009305    0.030638    0.032242    0.370868 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030665    0.000714    0.371582 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.074992    0.094448    0.466030 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075264    0.003663    0.469692 ^ sine_out[25] (out)
                                              0.469692   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469692   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319692   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023376    0.002838    0.281647 ^ _255_/A (sg13g2_nor4_1)
     1    0.003988    0.024141    0.029457    0.311103 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024141    0.000158    0.311261 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007885    0.056781    0.054644    0.365905 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.056808    0.000946    0.366851 ^ output4/A (sg13g2_buf_2)
     1    0.052950    0.074437    0.104056    0.470907 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.074748    0.003897    0.474804 ^ sine_out[0] (out)
                                              0.474804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474804   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324804   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023841    0.000415    0.313685 v _144_/B (sg13g2_nand2_1)
     2    0.007257    0.028347    0.032562    0.346247 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028360    0.000219    0.346466 ^ _212_/B (sg13g2_nor2_1)
     2    0.011730    0.031542    0.036615    0.383080 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.031561    0.000639    0.383719 v output26/A (sg13g2_buf_2)
     1    0.052971    0.061223    0.092743    0.476462 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.061303    0.001519    0.477981 v sine_out[2] (out)
                                              0.477981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477981   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327981   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023842    0.000435    0.313705 v _147_/A (sg13g2_nand2_1)
     2    0.007358    0.026623    0.029816    0.343520 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.026626    0.000224    0.343745 ^ _149_/B (sg13g2_nand2_1)
     1    0.007157    0.036608    0.045006    0.388750 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.036647    0.000950    0.389701 v output10/A (sg13g2_buf_2)
     1    0.051849    0.060152    0.093811    0.483511 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060234    0.001544    0.485055 v sine_out[15] (out)
                                              0.485055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.485055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335055   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022942    0.000481    0.280925 v fanout57/A (sg13g2_buf_1)
     4    0.019502    0.047167    0.067622    0.348547 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047366    0.002514    0.351061 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005235    0.029577    0.036586    0.387647 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029589    0.000382    0.388029 ^ output23/A (sg13g2_buf_2)
     1    0.054551    0.076559    0.094953    0.482981 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.076875    0.003983    0.486964 ^ sine_out[27] (out)
                                              0.486964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336964   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020462    0.030318    0.130731    0.219342 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030411    0.001452    0.220794 v fanout58/A (sg13g2_buf_8)
     7    0.049993    0.022923    0.059650    0.280444 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022942    0.000481    0.280925 v fanout57/A (sg13g2_buf_1)
     4    0.019502    0.047167    0.067622    0.348547 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047274    0.001866    0.350413 v _180_/A (sg13g2_nand2_1)
     1    0.007272    0.030750    0.035400    0.385813 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.030775    0.000678    0.386491 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.078342    0.095029    0.481520 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.079099    0.006188    0.487708 ^ sine_out[28] (out)
                                              0.487708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337708   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051562    0.001157    0.235351 ^ fanout68/A (sg13g2_buf_8)
     6    0.039313    0.022756    0.062428    0.297780 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022950    0.001662    0.299441 ^ fanout67/A (sg13g2_buf_8)
     8    0.037979    0.021004    0.051042    0.350483 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021623    0.002843    0.353326 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002922    0.027234    0.040209    0.393535 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.027234    0.000117    0.393652 v output29/A (sg13g2_buf_2)
     1    0.055650    0.064682    0.091015    0.484667 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.065150    0.004460    0.489127 v sine_out[32] (out)
                                              0.489127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.489127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339127   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020916    0.035945    0.132406    0.221017 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036030    0.001514    0.222531 ^ fanout59/A (sg13g2_buf_8)
     8    0.041740    0.022642    0.056277    0.278808 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023922    0.004034    0.282843 ^ _143_/A (sg13g2_nor2_1)
     2    0.007144    0.023819    0.030426    0.313269 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.023841    0.000415    0.313685 v _144_/B (sg13g2_nand2_1)
     2    0.007257    0.028347    0.032562    0.346247 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028360    0.000223    0.346470 ^ _145_/B (sg13g2_nand2_1)
     1    0.009213    0.044422    0.051609    0.398079 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.044439    0.000706    0.398785 v output9/A (sg13g2_buf_2)
     1    0.051871    0.060281    0.096948    0.495733 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060348    0.001333    0.497066 v sine_out[14] (out)
                                              0.497066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.497066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347066   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033192    0.000647    0.569363 v _293_/D (sg13g2_dfrbpq_1)
                                              0.569363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239439   clock uncertainty
                                  0.000000    0.239439   clock reconvergence pessimism
                                 -0.025609    0.213830   library hold time
                                              0.213830   data required time
---------------------------------------------------------------------------------------------
                                              0.213830   data required time
                                             -0.569363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355533   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051562    0.001157    0.235351 ^ fanout68/A (sg13g2_buf_8)
     6    0.039313    0.022756    0.062428    0.297780 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022950    0.001662    0.299441 ^ fanout67/A (sg13g2_buf_8)
     8    0.037979    0.021004    0.051042    0.350483 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021200    0.001343    0.351826 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029332    0.061875    0.413701 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029341    0.000470    0.414171 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004489    0.021496    0.045332    0.459503 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.021497    0.000296    0.459799 v output25/A (sg13g2_buf_2)
     1    0.055409    0.063963    0.088943    0.548742 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064366    0.004127    0.552870 v sine_out[29] (out)
                                              0.552870   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.552870   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402870   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033751    0.051531    0.145599    0.234194 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.051562    0.001157    0.235351 ^ fanout68/A (sg13g2_buf_8)
     6    0.039313    0.022756    0.062428    0.297780 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022950    0.001662    0.299441 ^ fanout67/A (sg13g2_buf_8)
     8    0.037979    0.021004    0.051042    0.350483 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021200    0.001343    0.351826 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029332    0.061875    0.413701 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029341    0.000478    0.414179 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007852    0.028206    0.053174    0.467353 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.028224    0.000569    0.467922 v output27/A (sg13g2_buf_2)
     1    0.056787    0.065444    0.093872    0.561793 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.065558    0.002239    0.564033 v sine_out[30] (out)
                                              0.564033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.564033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414033   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006983    0.021004    0.115197    0.204636 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021004    0.000192    0.204828 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.039787    0.266299    0.471128 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039787    0.000420    0.471548 v fanout76/A (sg13g2_buf_8)
     8    0.046951    0.022503    0.061580    0.533128 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022965    0.002137    0.535266 v _216_/A_N (sg13g2_nand2b_1)
     3    0.012044    0.056812    0.077712    0.612977 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.056823    0.000653    0.613630 v _250_/B (sg13g2_nand2_1)
     2    0.010278    0.042191    0.048871    0.662501 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.042204    0.000562    0.663064 ^ _252_/A (sg13g2_nand2_1)
     2    0.012225    0.059472    0.062811    0.725875 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.059497    0.001009    0.726884 v _253_/A (sg13g2_nor2b_1)
     2    0.012001    0.078947    0.078174    0.805058 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.078958    0.000745    0.805803 ^ _254_/C (sg13g2_nor3_1)
     1    0.004779    0.034158    0.038920    0.844723 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.034159    0.000312    0.845035 v _255_/D (sg13g2_nor4_1)
     1    0.004115    0.083868    0.073856    0.918891 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.083868    0.000163    0.919054 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007817    0.059564    0.065621    0.984676 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.059633    0.000934    0.985610 v output4/A (sg13g2_buf_2)
     1    0.052950    0.061974    0.101823    1.087432 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.062345    0.003890    1.091322 v sine_out[0] (out)
                                              1.091322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.091322   data arrival time
---------------------------------------------------------------------------------------------
                                              2.758678   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006983    0.021004    0.115197    0.204636 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021004    0.000192    0.204828 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.039787    0.266299    0.471128 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039787    0.000420    0.471548 v fanout76/A (sg13g2_buf_8)
     8    0.046951    0.022503    0.061580    0.533128 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022965    0.002137    0.535266 v _216_/A_N (sg13g2_nand2b_1)
     3    0.012044    0.056812    0.077712    0.612977 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.056823    0.000653    0.613630 v _250_/B (sg13g2_nand2_1)
     2    0.010278    0.042191    0.048871    0.662501 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.042204    0.000562    0.663064 ^ _252_/A (sg13g2_nand2_1)
     2    0.012225    0.059472    0.062811    0.725875 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.059497    0.001009    0.726884 v _253_/A (sg13g2_nor2b_1)
     2    0.012001    0.078947    0.078174    0.805058 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.078962    0.000876    0.805934 ^ _257_/B1 (sg13g2_a22oi_1)
     1    0.004588    0.043626    0.054146    0.860080 v _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.043626    0.000287    0.860367 v _258_/A_N (sg13g2_nand2b_1)
     1    0.005852    0.036515    0.065934    0.926301 v _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.036519    0.000398    0.926699 v _274_/A1 (sg13g2_a22oi_1)
     1    0.005024    0.053118    0.056032    0.982731 ^ _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053118    0.000361    0.983092 ^ output15/A (sg13g2_buf_2)
     1    0.052856    0.074353    0.103936    1.087027 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.074417    0.001778    1.088806 ^ sine_out[1] (out)
                                              1.088806   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.088806   data arrival time
---------------------------------------------------------------------------------------------
                                              2.761194   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033305    0.001717    0.570433 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023325    0.168821    0.151642    0.722075 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168839    0.001405    0.723480 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006790    0.058610    0.086984    0.810464 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.058612    0.000645    0.811109 v output17/A (sg13g2_buf_2)
     1    0.052094    0.060708    0.102327    0.913436 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060794    0.001596    0.915032 v sine_out[21] (out)
                                              0.915032   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.915032   data arrival time
---------------------------------------------------------------------------------------------
                                              2.934968   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033305    0.001717    0.570433 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023325    0.168821    0.151642    0.722075 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168833    0.001160    0.723236 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004489    0.057867    0.079590    0.802826 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.057868    0.000296    0.803122 v output25/A (sg13g2_buf_2)
     1    0.055409    0.064466    0.102821    0.905943 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064867    0.004128    0.910071 v sine_out[29] (out)
                                              0.910071   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.910071   data arrival time
---------------------------------------------------------------------------------------------
                                              2.939929   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033305    0.001717    0.570433 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023325    0.168821    0.151642    0.722075 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168830    0.001033    0.723108 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003837    0.048701    0.075616    0.798724 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.048701    0.000280    0.799003 v output5/A (sg13g2_buf_2)
     1    0.051857    0.060327    0.098567    0.897570 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.060392    0.001324    0.898895 v sine_out[10] (out)
                                              0.898895   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.898895   data arrival time
---------------------------------------------------------------------------------------------
                                              2.951105   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033305    0.001717    0.570433 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023325    0.168821    0.151642    0.722075 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.168826    0.000727    0.722802 ^ _276_/B (sg13g2_nor2_1)
     1    0.005580    0.042126    0.053722    0.776524 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.042127    0.000370    0.776894 v output31/A (sg13g2_buf_2)
     1    0.051947    0.060328    0.095949    0.872844 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.060413    0.001576    0.874420 v sine_out[4] (out)
                                              0.874420   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.874420   data arrival time
---------------------------------------------------------------------------------------------
                                              2.975580   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033312    0.001761    0.570477 v _138_/A (sg13g2_nor2_1)
     2    0.011906    0.089713    0.072558    0.643036 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.089723    0.000784    0.643819 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006277    0.046876    0.068142    0.711961 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.046877    0.000468    0.712430 v output8/A (sg13g2_buf_2)
     1    0.051991    0.060440    0.097789    0.810219 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060525    0.001582    0.811801 v sine_out[13] (out)
                                              0.811801   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.811801   data arrival time
---------------------------------------------------------------------------------------------
                                              3.038199   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033312    0.001761    0.570477 v _138_/A (sg13g2_nor2_1)
     2    0.011906    0.089713    0.072558    0.643036 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.089729    0.000993    0.644029 ^ _279_/B (sg13g2_nor2_1)
     1    0.004252    0.027462    0.037738    0.681767 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027463    0.000277    0.682044 v output34/A (sg13g2_buf_2)
     1    0.052193    0.060744    0.089329    0.771373 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.061028    0.003377    0.774750 v sine_out[7] (out)
                                              0.774750   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.774750   data arrival time
---------------------------------------------------------------------------------------------
                                              3.075250   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021317    0.001545    0.266893 v fanout73/A (sg13g2_buf_8)
     8    0.044387    0.021093    0.054247    0.321140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022552    0.004293    0.325433 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023262    0.168301    0.147310    0.472742 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168328    0.001732    0.474474 ^ _185_/B (sg13g2_nor2_2)
     5    0.027916    0.065891    0.088855    0.563329 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.065973    0.001867    0.565196 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007919    0.062079    0.076271    0.641467 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.062085    0.000576    0.642043 ^ output27/A (sg13g2_buf_2)
     1    0.056787    0.079460    0.110615    0.752657 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.079555    0.002241    0.754899 ^ sine_out[30] (out)
                                              0.754899   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.754899   data arrival time
---------------------------------------------------------------------------------------------
                                              3.095101   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084158    0.001031    0.442639 v _143_/B (sg13g2_nor2_1)
     2    0.007464    0.060059    0.066069    0.508709 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060064    0.000440    0.509149 ^ _144_/B (sg13g2_nand2_1)
     2    0.006795    0.045445    0.052732    0.561881 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045445    0.000205    0.562086 v _212_/B (sg13g2_nor2_1)
     2    0.012100    0.077137    0.074144    0.636230 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.077145    0.000658    0.636888 ^ output26/A (sg13g2_buf_2)
     1    0.052971    0.074341    0.113483    0.750370 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.074417    0.001520    0.751890 ^ sine_out[2] (out)
                                              0.751890   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.751890   data arrival time
---------------------------------------------------------------------------------------------
                                              3.098109   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022406    0.004538    0.321375 v _125_/A (sg13g2_inv_2)
     3    0.020826    0.032736    0.032058    0.353432 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032911    0.001924    0.355356 ^ fanout53/A (sg13g2_buf_8)
     8    0.038850    0.021788    0.055319    0.410676 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021953    0.001346    0.412022 ^ _161_/A (sg13g2_nand2_1)
     3    0.012542    0.059985    0.057116    0.469137 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059987    0.000350    0.469488 v _177_/B (sg13g2_nand2_1)
     3    0.011151    0.045021    0.052010    0.521497 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.045033    0.000582    0.522079 ^ _179_/A (sg13g2_nand2_1)
     2    0.007938    0.043565    0.050210    0.572289 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043572    0.000456    0.572745 v _281_/B (sg13g2_nor2_1)
     1    0.010276    0.067590    0.066003    0.638748 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.067639    0.001465    0.640213 ^ output35/A (sg13g2_buf_2)
     1    0.052290    0.073688    0.107815    0.748027 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.073962    0.003639    0.751666 ^ sine_out[8] (out)
                                              0.751666   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.751666   data arrival time
---------------------------------------------------------------------------------------------
                                              3.098334   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021383    0.001799    0.267148 v fanout74/A (sg13g2_buf_1)
     4    0.019853    0.047702    0.068113    0.335261 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.047709    0.000494    0.335755 v _141_/A (sg13g2_or2_1)
     3    0.015868    0.044656    0.098329    0.434084 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.044659    0.000423    0.434507 v _173_/A2 (sg13g2_o21ai_1)
     2    0.012791    0.105491    0.103750    0.538257 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.105499    0.000727    0.538984 ^ _174_/B (sg13g2_nand2_1)
     1    0.007041    0.045115    0.064179    0.603163 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.045162    0.000854    0.604017 v _175_/B (sg13g2_nand2_1)
     1    0.008225    0.035041    0.040759    0.644776 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.035056    0.000548    0.645324 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.074914    0.095923    0.741247 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075216    0.003850    0.745097 ^ sine_out[26] (out)
                                              0.745097   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.745097   data arrival time
---------------------------------------------------------------------------------------------
                                              3.104903   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021317    0.001545    0.266893 v fanout73/A (sg13g2_buf_8)
     8    0.044387    0.021093    0.054247    0.321140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022552    0.004293    0.325433 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023262    0.168301    0.147310    0.472742 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168328    0.001732    0.474474 ^ _185_/B (sg13g2_nor2_2)
     5    0.027916    0.065891    0.088855    0.563329 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.065947    0.001544    0.564872 v _189_/A2 (sg13g2_o21ai_1)
     1    0.002990    0.052366    0.064610    0.629483 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.052366    0.000119    0.629602 ^ output29/A (sg13g2_buf_2)
     1    0.055650    0.078185    0.104331    0.733933 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.078576    0.004471    0.738404 ^ sine_out[32] (out)
                                              0.738404   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.738404   data arrival time
---------------------------------------------------------------------------------------------
                                              3.111596   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084278    0.002800    0.444409 v _168_/B (sg13g2_nor2_1)
     2    0.010523    0.074991    0.079443    0.523851 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.074999    0.000657    0.524508 ^ _169_/B (sg13g2_nand2_1)
     1    0.006265    0.043540    0.054679    0.579188 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.043563    0.000422    0.579609 v _170_/B (sg13g2_nand2_1)
     1    0.009252    0.037240    0.042336    0.621945 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037273    0.000846    0.622791 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.074588    0.096554    0.719345 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074886    0.003819    0.723164 ^ sine_out[24] (out)
                                              0.723164   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.723164   data arrival time
---------------------------------------------------------------------------------------------
                                              3.126836   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084278    0.002800    0.444409 v _168_/B (sg13g2_nor2_1)
     2    0.010523    0.074991    0.079443    0.523851 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.074998    0.000613    0.524464 ^ _171_/B (sg13g2_nand2_1)
     1    0.004546    0.050249    0.049059    0.573523 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.050249    0.000183    0.573706 v _172_/B (sg13g2_nand2_1)
     1    0.009305    0.038627    0.044579    0.618285 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038649    0.000714    0.619000 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.075050    0.097532    0.716531 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075323    0.003663    0.720194 ^ sine_out[25] (out)
                                              0.720194   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.720194   data arrival time
---------------------------------------------------------------------------------------------
                                              3.129806   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022406    0.004538    0.321375 v _125_/A (sg13g2_inv_2)
     3    0.020826    0.032736    0.032058    0.353432 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032911    0.001924    0.355356 ^ fanout53/A (sg13g2_buf_8)
     8    0.038850    0.021788    0.055319    0.410676 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021953    0.001346    0.412022 ^ _161_/A (sg13g2_nand2_1)
     3    0.012542    0.059985    0.057116    0.469137 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059987    0.000350    0.469488 v _177_/B (sg13g2_nand2_1)
     3    0.011151    0.045021    0.052010    0.521497 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.045033    0.000582    0.522079 ^ _179_/A (sg13g2_nand2_1)
     2    0.007938    0.043565    0.050210    0.572289 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043573    0.000470    0.572759 v _180_/B (sg13g2_nand2_1)
     1    0.007272    0.032479    0.038227    0.610985 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032504    0.000678    0.611663 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.078354    0.095697    0.707360 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.079112    0.006188    0.713549 ^ sine_out[28] (out)
                                              0.713549   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.713549   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136451   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084158    0.001031    0.442639 v _143_/B (sg13g2_nor2_1)
     2    0.007464    0.060059    0.066069    0.508709 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060065    0.000450    0.509159 ^ _147_/A (sg13g2_nand2_1)
     2    0.006896    0.052647    0.051161    0.560320 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.052647    0.000219    0.560539 v _275_/B (sg13g2_nor2_1)
     1    0.005135    0.044055    0.048245    0.608785 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.044074    0.000508    0.609293 ^ output30/A (sg13g2_buf_2)
     1    0.052369    0.073658    0.100120    0.709413 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.073710    0.001591    0.711004 ^ sine_out[3] (out)
                                              0.711004   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.711004   data arrival time
---------------------------------------------------------------------------------------------
                                              3.138996   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009780    0.031976    0.121650    0.211022 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031981    0.000406    0.211428 ^ fanout75/A (sg13g2_buf_8)
     6    0.044020    0.023224    0.055927    0.267355 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023508    0.001827    0.269182 ^ fanout74/A (sg13g2_buf_1)
     4    0.020311    0.058421    0.072738    0.341920 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.058516    0.001934    0.343854 ^ _137_/B (sg13g2_nand3_1)
     5    0.019940    0.131075    0.131605    0.475459 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.131080    0.000622    0.476082 v _156_/B (sg13g2_nand2b_1)
     2    0.012945    0.064161    0.077140    0.553221 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.064174    0.000759    0.553981 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005730    0.042208    0.058973    0.612954 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.042210    0.000445    0.613399 v output13/A (sg13g2_buf_2)
     1    0.051825    0.060206    0.095912    0.709311 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060288    0.001544    0.710855 v sine_out[18] (out)
                                              0.710855   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.710855   data arrival time
---------------------------------------------------------------------------------------------
                                              3.139145   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021317    0.001545    0.266893 v fanout73/A (sg13g2_buf_8)
     8    0.044387    0.021093    0.054247    0.321140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022552    0.004293    0.325433 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023262    0.168301    0.147310    0.472742 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168328    0.001732    0.474474 ^ _185_/B (sg13g2_nor2_2)
     5    0.027916    0.065891    0.088855    0.563329 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.065928    0.001270    0.564599 v _278_/B (sg13g2_nor2_1)
     1    0.003105    0.037229    0.043019    0.607618 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.037229    0.000123    0.607741 ^ output33/A (sg13g2_buf_2)
     1    0.052582    0.073876    0.097759    0.705500 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.073920    0.001459    0.706959 ^ sine_out[6] (out)
                                              0.706959   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.706959   data arrival time
---------------------------------------------------------------------------------------------
                                              3.143041   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084158    0.001031    0.442639 v _143_/B (sg13g2_nor2_1)
     2    0.007464    0.060059    0.066069    0.508709 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060064    0.000440    0.509149 ^ _144_/B (sg13g2_nand2_1)
     2    0.006795    0.045445    0.052732    0.561881 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045445    0.000207    0.562088 v _145_/B (sg13g2_nand2_1)
     1    0.009280    0.039778    0.043014    0.605102 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.039798    0.000712    0.605814 ^ output9/A (sg13g2_buf_2)
     1    0.051871    0.072704    0.098205    0.704019 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.072741    0.001333    0.705353 ^ sine_out[14] (out)
                                              0.705353   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.705353   data arrival time
---------------------------------------------------------------------------------------------
                                              3.144648   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009780    0.031976    0.121650    0.211022 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031981    0.000406    0.211428 ^ fanout75/A (sg13g2_buf_8)
     6    0.044020    0.023224    0.055927    0.267355 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023508    0.001827    0.269182 ^ fanout74/A (sg13g2_buf_1)
     4    0.020311    0.058421    0.072738    0.341920 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.058516    0.001934    0.343854 ^ _137_/B (sg13g2_nand3_1)
     5    0.019940    0.131075    0.131605    0.475459 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.131080    0.000622    0.476082 v _156_/B (sg13g2_nand2b_1)
     2    0.012945    0.064161    0.077140    0.553221 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.064183    0.000974    0.554195 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005168    0.035733    0.050521    0.604716 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035737    0.000376    0.605092 v output23/A (sg13g2_buf_2)
     1    0.054551    0.063275    0.093916    0.699008 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.063654    0.003975    0.702983 v sine_out[27] (out)
                                              0.702983   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.702983   data arrival time
---------------------------------------------------------------------------------------------
                                              3.147017   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084158    0.001031    0.442639 v _143_/B (sg13g2_nor2_1)
     2    0.007464    0.060059    0.066069    0.508709 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060065    0.000450    0.509159 ^ _147_/A (sg13g2_nand2_1)
     2    0.006896    0.052647    0.051161    0.560320 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.052647    0.000208    0.560528 v _149_/B (sg13g2_nand2_1)
     1    0.007225    0.034607    0.040639    0.601168 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.034651    0.000963    0.602131 ^ output10/A (sg13g2_buf_2)
     1    0.051849    0.072921    0.096049    0.698180 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.072970    0.001545    0.699725 ^ sine_out[15] (out)
                                              0.699725   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.699725   data arrival time
---------------------------------------------------------------------------------------------
                                              3.150275   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021317    0.001545    0.266893 v fanout73/A (sg13g2_buf_8)
     8    0.044387    0.021093    0.054247    0.321140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022826    0.004743    0.325883 v _140_/A (sg13g2_nor2_2)
     5    0.028068    0.083271    0.078612    0.404496 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.083361    0.002210    0.406706 ^ _152_/B (sg13g2_nor2_2)
     4    0.020916    0.043535    0.055409    0.462115 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.043581    0.001248    0.463362 v _155_/B1 (sg13g2_a221oi_1)
     1    0.007171    0.101141    0.104318    0.567681 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.101142    0.000555    0.568236 ^ output12/A (sg13g2_buf_2)
     1    0.051795    0.073038    0.121119    0.689355 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.073115    0.001527    0.690881 ^ sine_out[17] (out)
                                              0.690881   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.690881   data arrival time
---------------------------------------------------------------------------------------------
                                              3.159119   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007101    0.021232    0.115193    0.203791 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021249    0.000220    0.204011 v fanout61/A (sg13g2_buf_1)
     4    0.030737    0.069188    0.084173    0.288184 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.069488    0.003705    0.291889 v fanout60/A (sg13g2_buf_8)
     8    0.034533    0.020931    0.070530    0.362419 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021323    0.002794    0.365213 v _131_/A (sg13g2_or2_1)
     6    0.028825    0.068476    0.113041    0.478254 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.068613    0.002228    0.480482 v _280_/B1 (sg13g2_a21oi_1)
     1    0.007580    0.063724    0.070879    0.551361 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.063728    0.000535    0.551896 ^ output36/A (sg13g2_buf_2)
     1    0.052134    0.073171    0.107505    0.659401 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.073252    0.001587    0.660988 ^ sine_out[9] (out)
                                              0.660988   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.660988   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189012   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009780    0.031976    0.121650    0.211022 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031981    0.000406    0.211428 ^ fanout75/A (sg13g2_buf_8)
     6    0.044020    0.023224    0.055927    0.267355 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023508    0.001827    0.269182 ^ fanout74/A (sg13g2_buf_1)
     4    0.020311    0.058421    0.072738    0.341920 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.058516    0.001934    0.343854 ^ _137_/B (sg13g2_nand3_1)
     5    0.019940    0.131075    0.131605    0.475459 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.131082    0.000777    0.476236 v _166_/A (sg13g2_nor2_1)
     1    0.003666    0.044839    0.058666    0.534903 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.044839    0.000144    0.535047 ^ _167_/B (sg13g2_nor2_1)
     1    0.007092    0.024970    0.033123    0.568170 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.024984    0.000464    0.568634 v output19/A (sg13g2_buf_2)
     1    0.052114    0.060624    0.088136    0.656770 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.060958    0.003654    0.660424 v sine_out[23] (out)
                                              0.660424   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.660424   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189576   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    0.089372 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119353    0.208726 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.209122 v fanout75/A (sg13g2_buf_8)
     6    0.043356    0.021081    0.056227    0.265349 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021317    0.001545    0.266893 v fanout73/A (sg13g2_buf_8)
     8    0.044387    0.021093    0.054247    0.321140 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022144    0.003546    0.324686 v _158_/B (sg13g2_nor2_1)
     3    0.015994    0.093449    0.081416    0.406102 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.093461    0.000842    0.406944 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003709    0.044938    0.060725    0.467668 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.044938    0.000145    0.467814 v _160_/B (sg13g2_nor2_1)
     1    0.011830    0.075552    0.072772    0.540586 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.075591    0.001388    0.541973 ^ output14/A (sg13g2_buf_2)
     1    0.051928    0.072997    0.111903    0.653876 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.073077    0.001582    0.655458 ^ sine_out[19] (out)
                                              0.655458   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.655458   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194542   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084264    0.002659    0.444268 v _187_/A2 (sg13g2_o21ai_1)
     1    0.006424    0.074089    0.087357    0.531625 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.074090    0.000410    0.532035 ^ output28/A (sg13g2_buf_2)
     1    0.056862    0.079550    0.113812    0.645847 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.079941    0.004518    0.650365 ^ sine_out[31] (out)
                                              0.650365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.650365   data arrival time
---------------------------------------------------------------------------------------------
                                              3.199635   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007101    0.021232    0.115193    0.203791 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021249    0.000220    0.204011 v fanout61/A (sg13g2_buf_1)
     4    0.030737    0.069188    0.084173    0.288184 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.069488    0.003705    0.291889 v fanout60/A (sg13g2_buf_8)
     8    0.034533    0.020931    0.070530    0.362419 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021323    0.002794    0.365213 v _131_/A (sg13g2_or2_1)
     6    0.028825    0.068476    0.113041    0.478254 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.068604    0.002133    0.480387 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005452    0.053976    0.062109    0.542496 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.053977    0.000350    0.542846 ^ output6/A (sg13g2_buf_2)
     1    0.052495    0.073895    0.103989    0.646835 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.073953    0.001703    0.648538 ^ sine_out[11] (out)
                                              0.648538   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.648538   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201462   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009860    0.032171    0.121590    0.210605 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.032176    0.000412    0.211018 ^ fanout70/A (sg13g2_buf_8)
     5    0.031993    0.019819    0.053210    0.264228 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.020038    0.002079    0.266307 ^ fanout69/A (sg13g2_buf_8)
     8    0.043137    0.022460    0.050297    0.316604 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024113    0.004615    0.321219 ^ _125_/A (sg13g2_inv_2)
     3    0.020684    0.027339    0.029908    0.351127 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.027538    0.001893    0.353020 v fanout53/A (sg13g2_buf_8)
     8    0.038727    0.020014    0.056043    0.409063 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.020200    0.001353    0.410416 v _152_/A (sg13g2_nor2_2)
     4    0.021143    0.068754    0.065305    0.475721 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.068799    0.001438    0.477158 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006175    0.044249    0.061766    0.538925 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.044250    0.000380    0.539305 v output18/A (sg13g2_buf_2)
     1    0.052022    0.060715    0.096800    0.636105 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.060802    0.001608    0.637712 v sine_out[22] (out)
                                              0.637712   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.637712   data arrival time
---------------------------------------------------------------------------------------------
                                              3.212287   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007101    0.021232    0.115193    0.203791 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021249    0.000220    0.204011 v fanout61/A (sg13g2_buf_1)
     4    0.030737    0.069188    0.084173    0.288184 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.069488    0.003705    0.291889 v fanout60/A (sg13g2_buf_8)
     8    0.034533    0.020931    0.070530    0.362419 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021318    0.002780    0.365199 v _130_/A (sg13g2_nor2_1)
     2    0.009512    0.060548    0.060698    0.425897 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.060559    0.000655    0.426552 ^ _136_/B (sg13g2_nand2b_2)
     4    0.017386    0.050743    0.057817    0.484368 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.050767    0.000883    0.485251 v _277_/A (sg13g2_nor2_1)
     1    0.004892    0.041424    0.050057    0.535308 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.041426    0.000313    0.535622 ^ output32/A (sg13g2_buf_2)
     1    0.051900    0.073038    0.098695    0.634316 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.073088    0.001569    0.635885 ^ sine_out[5] (out)
                                              0.635885   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.635885   data arrival time
---------------------------------------------------------------------------------------------
                                              3.214115   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022406    0.004538    0.321375 v _125_/A (sg13g2_inv_2)
     3    0.020826    0.032736    0.032058    0.353432 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.032911    0.001924    0.355356 ^ fanout53/A (sg13g2_buf_8)
     8    0.038850    0.021788    0.055319    0.410676 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021953    0.001346    0.412022 ^ _161_/A (sg13g2_nand2_1)
     3    0.012542    0.059985    0.057116    0.469137 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059987    0.000330    0.469468 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004246    0.044201    0.060401    0.529869 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.044201    0.000167    0.530036 ^ output16/A (sg13g2_buf_2)
     1    0.052084    0.073293    0.099922    0.629958 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.073345    0.001581    0.631539 ^ sine_out[20] (out)
                                              0.631539   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.631539   data arrival time
---------------------------------------------------------------------------------------------
                                              3.218461   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084234    0.002323    0.443931 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004768    0.049252    0.068758    0.512690 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.049253    0.000304    0.512994 ^ output11/A (sg13g2_buf_2)
     1    0.051792    0.072956    0.101646    0.614640 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.073004    0.001527    0.616167 ^ sine_out[16] (out)
                                              0.616167   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.616167   data arrival time
---------------------------------------------------------------------------------------------
                                              3.233833   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007101    0.021232    0.115193    0.203791 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021249    0.000220    0.204011 v fanout61/A (sg13g2_buf_1)
     4    0.030737    0.069188    0.084173    0.288184 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.069488    0.003705    0.291889 v fanout60/A (sg13g2_buf_8)
     8    0.034533    0.020931    0.070530    0.362419 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021318    0.002780    0.365199 v _130_/A (sg13g2_nor2_1)
     2    0.009512    0.060548    0.060698    0.425897 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.060555    0.000493    0.426390 ^ _284_/A (sg13g2_and2_1)
     1    0.006130    0.026093    0.070790    0.497180 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.026114    0.000443    0.497623 ^ output7/A (sg13g2_buf_2)
     1    0.052413    0.073778    0.091836    0.589459 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074055    0.003661    0.593121 ^ sine_out[12] (out)
                                              0.593121   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.593121   data arrival time
---------------------------------------------------------------------------------------------
                                              3.256880   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009444    0.025885    0.119241    0.208763 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025888    0.000291    0.209054 v _127_/A (sg13g2_inv_1)
     1    0.007304    0.025775    0.028640    0.237694 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.025779    0.000265    0.237959 ^ output3/A (sg13g2_buf_2)
     1    0.050639    0.071370    0.091095    0.329054 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.071472    0.002193    0.331247 ^ signB (out)
                                              0.331247   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.331247   data arrival time
---------------------------------------------------------------------------------------------
                                              3.518753   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    0.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009574    0.031482    0.121334    0.210856 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031484    0.000296    0.211152 ^ output2/A (sg13g2_buf_2)
     1    0.050810    0.071569    0.093440    0.304592 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.071675    0.002240    0.306832 ^ sign (out)
                                              0.306832   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.306832   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543168   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033198    0.000757    0.569474 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096379    0.095760    0.665234 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096384    0.000585    0.665819 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079275    0.097093    0.762912 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079302    0.001184    0.764096 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010359    0.092858    0.106553    0.870649 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092891    0.000439    0.871088 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013080    0.073965    0.091581    0.962669 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.073978    0.000805    0.963474 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008246    0.082556    0.092653    1.056128 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.082561    0.000633    1.056761 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002574    0.041120    0.072947    1.129707 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.041121    0.000161    1.129869 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.129869   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001593    5.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    5.088611 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.938611   clock uncertainty
                                  0.000000    4.938611   clock reconvergence pessimism
                                 -0.079165    4.859447   library setup time
                                              4.859447   data required time
---------------------------------------------------------------------------------------------
                                              4.859447   data required time
                                             -1.129869   data arrival time
---------------------------------------------------------------------------------------------
                                              3.729578   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033198    0.000757    0.569474 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096379    0.095760    0.665234 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096384    0.000585    0.665819 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079275    0.097093    0.762912 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079302    0.001184    0.764096 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010359    0.092858    0.106553    0.870649 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092891    0.000439    0.871088 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013080    0.073965    0.091581    0.962669 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.073979    0.000833    0.963502 v _208_/B (sg13g2_xor2_1)
     1    0.002072    0.038053    0.073624    1.037125 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.038053    0.000078    1.037204 v _298_/D (sg13g2_dfrbpq_1)
                                              1.037204   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001593    5.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    5.088598 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938598   clock uncertainty
                                  0.000000    4.938598   clock reconvergence pessimism
                                 -0.074059    4.864539   library setup time
                                              4.864539   data required time
---------------------------------------------------------------------------------------------
                                              4.864539   data required time
                                             -1.037204   data arrival time
---------------------------------------------------------------------------------------------
                                              3.827335   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033198    0.000757    0.569474 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096379    0.095760    0.665234 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096384    0.000585    0.665819 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079275    0.097093    0.762912 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079302    0.001184    0.764096 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010359    0.092858    0.106553    0.870649 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092889    0.000341    0.870990 ^ _204_/B (sg13g2_xor2_1)
     1    0.001749    0.034359    0.077083    0.948073 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034359    0.000068    0.948141 ^ _297_/D (sg13g2_dfrbpq_2)
                                              0.948141   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001593    5.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000314    5.088595 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.938595   clock uncertainty
                                  0.000000    4.938595   clock reconvergence pessimism
                                 -0.077485    4.861110   library setup time
                                              4.861110   data required time
---------------------------------------------------------------------------------------------
                                              4.861110   data required time
                                             -0.948141   data arrival time
---------------------------------------------------------------------------------------------
                                              3.912969   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033198    0.000757    0.569474 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096379    0.095760    0.665234 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096384    0.000585    0.665819 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079275    0.097093    0.762912 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079293    0.000967    0.763879 v _200_/A (sg13g2_xor2_1)
     1    0.003293    0.041206    0.079050    0.842929 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.041206    0.000217    0.843146 v _296_/D (sg13g2_dfrbpq_1)
                                              0.843146   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001593    5.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000734    5.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939015   clock uncertainty
                                  0.000000    4.939015   clock reconvergence pessimism
                                 -0.074902    4.864113   library setup time
                                              4.864113   data required time
---------------------------------------------------------------------------------------------
                                              4.864113   data required time
                                             -0.843146   data arrival time
---------------------------------------------------------------------------------------------
                                              4.020967   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084158    0.001031    0.442639 v _143_/B (sg13g2_nor2_1)
     2    0.007464    0.060059    0.066069    0.508709 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060064    0.000440    0.509149 ^ _144_/B (sg13g2_nand2_1)
     2    0.006795    0.045445    0.052732    0.561881 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045445    0.000205    0.562086 v _212_/B (sg13g2_nor2_1)
     2    0.012100    0.077137    0.074144    0.636230 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.077154    0.000935    0.637165 ^ _213_/C (sg13g2_nand3_1)
     2    0.010700    0.079547    0.096529    0.733694 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.079557    0.000713    0.734408 v _214_/B (sg13g2_xnor2_1)
     1    0.003208    0.029628    0.075492    0.809900 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029628    0.000179    0.810079 v _300_/D (sg13g2_dfrbpq_1)
                                              0.810079   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    5.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017148    0.000818    5.089521 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939521   clock uncertainty
                                  0.000000    4.939521   clock reconvergence pessimism
                                 -0.071694    4.867827   library setup time
                                              4.867827   data required time
---------------------------------------------------------------------------------------------
                                              4.867827   data required time
                                             -0.810079   data arrival time
---------------------------------------------------------------------------------------------
                                              4.057748   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042841 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088282 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089015 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208292 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208695 v fanout70/A (sg13g2_buf_8)
     5    0.031389    0.018316    0.053765    0.262459 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018530    0.002029    0.264488 v fanout69/A (sg13g2_buf_8)
     8    0.042583    0.020664    0.052348    0.316837 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021974    0.003826    0.320662 v _142_/B (sg13g2_or2_1)
     7    0.036528    0.084106    0.120946    0.441608 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.084158    0.001031    0.442639 v _143_/B (sg13g2_nor2_1)
     2    0.007464    0.060059    0.066069    0.508709 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.060064    0.000440    0.509149 ^ _144_/B (sg13g2_nand2_1)
     2    0.006795    0.045445    0.052732    0.561881 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045445    0.000205    0.562086 v _212_/B (sg13g2_nor2_1)
     2    0.012100    0.077137    0.074144    0.636230 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.077154    0.000935    0.637165 ^ _213_/C (sg13g2_nand3_1)
     2    0.010700    0.079547    0.096529    0.733694 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.079554    0.000581    0.734275 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005748    0.060945    0.046539    0.780815 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.060946    0.000381    0.781196 ^ _219_/A (sg13g2_inv_1)
     1    0.002853    0.018863    0.026155    0.807351 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018863    0.000172    0.807523 v _301_/D (sg13g2_dfrbpq_1)
                                              0.807523   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    5.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017156    0.001031    5.089735 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939735   clock uncertainty
                                  0.000000    4.939735   clock reconvergence pessimism
                                 -0.068806    4.870929   library setup time
                                              4.870929   data required time
---------------------------------------------------------------------------------------------
                                              4.870929   data required time
                                             -0.807523   data arrival time
---------------------------------------------------------------------------------------------
                                              4.063406   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025821    0.004084    0.533370 ^ _128_/A (sg13g2_inv_2)
     5    0.026026    0.033174    0.035346    0.568716 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.033198    0.000757    0.569474 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096379    0.095760    0.665234 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096388    0.000752    0.665986 ^ _196_/A (sg13g2_xor2_1)
     1    0.001941    0.037060    0.082302    0.748287 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.037060    0.000073    0.748360 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.748360   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    5.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017153    0.000969    5.089673 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.939673   clock uncertainty
                                  0.000000    4.939673   clock reconvergence pessimism
                                 -0.078094    4.861578   library setup time
                                              4.861578   data required time
---------------------------------------------------------------------------------------------
                                              4.861578   data required time
                                             -0.748360   data arrival time
---------------------------------------------------------------------------------------------
                                              4.113218   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.007027    0.025377    0.116539    0.205978 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025378    0.000193    0.206171 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010221    0.039500    0.263729    0.469900 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039500    0.000430    0.470331 ^ fanout76/A (sg13g2_buf_8)
     8    0.047666    0.024582    0.058956    0.529286 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026133    0.004673    0.533959 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001714    0.040420    0.055052    0.589011 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.040420    0.000066    0.589077 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.589077   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    5.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017143    0.000669    5.089373 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939373   clock uncertainty
                                  0.000000    4.939373   clock reconvergence pessimism
                                 -0.081275    4.858098   library setup time
                                              4.858098   data required time
---------------------------------------------------------------------------------------------
                                              4.858098   data required time
                                             -0.589077   data arrival time
---------------------------------------------------------------------------------------------
                                              4.269021   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006983    0.021004    0.115197    0.204636 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021004    0.000192    0.204828 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.039787    0.266299    0.471128 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039787    0.000420    0.471548 v fanout76/A (sg13g2_buf_8)
     8    0.046951    0.022503    0.061580    0.533128 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.023788    0.003985    0.537113 v _128_/A (sg13g2_inv_2)
     5    0.026035    0.039472    0.037853    0.574966 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039487    0.000646    0.575612 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.575612   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018594    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    5.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    5.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    5.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000735    5.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939439   clock uncertainty
                                  0.000000    4.939439   clock reconvergence pessimism
                                 -0.081047    4.858392   library setup time
                                              4.858392   data required time
---------------------------------------------------------------------------------------------
                                              4.858392   data required time
                                             -0.575612   data arrival time
---------------------------------------------------------------------------------------------
                                              4.282780   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018594    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002147    0.001074    0.001074 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040174    0.041247 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042867 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024927    0.017135    0.045837    0.088704 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017145    0.000736    0.089439 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006983    0.021004    0.115197    0.204636 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.021004    0.000192    0.204828 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009994    0.039787    0.266299    0.471128 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039787    0.000420    0.471548 v fanout76/A (sg13g2_buf_8)
     8    0.046951    0.022503    0.061580    0.533128 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022965    0.002137    0.535266 v _216_/A_N (sg13g2_nand2b_1)
     3    0.012044    0.056812    0.077712    0.612977 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.056823    0.000653    0.613630 v _250_/B (sg13g2_nand2_1)
     2    0.010278    0.042191    0.048871    0.662501 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.042204    0.000562    0.663064 ^ _252_/A (sg13g2_nand2_1)
     2    0.012225    0.059472    0.062811    0.725875 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.059497    0.001009    0.726884 v _253_/A (sg13g2_nor2b_1)
     2    0.012001    0.078947    0.078174    0.805058 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.078958    0.000745    0.805803 ^ _254_/C (sg13g2_nor3_1)
     1    0.004779    0.034158    0.038920    0.844723 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.034159    0.000312    0.845035 v _255_/D (sg13g2_nor4_1)
     1    0.004115    0.083868    0.073856    0.918891 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.083868    0.000163    0.919054 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007817    0.059564    0.065621    0.984676 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.059633    0.000934    0.985610 v output4/A (sg13g2_buf_2)
     1    0.052950    0.061974    0.101823    1.087432 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.062345    0.003890    1.091322 v sine_out[0] (out)
                                              1.091322   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.091322   data arrival time
---------------------------------------------------------------------------------------------
                                              2.758678   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.141289e-04 0.000000e+00 9.760496e-09 1.141387e-04  57.5%
Combinational        7.643876e-07 1.948146e-06 8.609547e-08 2.798629e-06   1.4%
Clock                5.597370e-05 2.537238e-05 6.570909e-08 8.141179e-05  41.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.708670e-04 2.732053e-05 1.615654e-07 1.983491e-04 100.0%
                            86.1%        13.8%         0.1%
%OL_METRIC_F power__internal__total 0.00017086703155655414
%OL_METRIC_F power__switching__total 2.732052598730661e-5
%OL_METRIC_F power__leakage__total 1.6156535309619358e-7
%OL_METRIC_F power__total 0.0001983491238206625

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.1511400491984245
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088595 source latency _297_/CLK ^
-0.089735 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151140 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.1511400491984245
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.089735 source latency _301_/CLK ^
-0.088595 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151140 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.13794185628628833
nom_fast_1p32V_m40C: 0.13794185628628833
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.7586780307618386
nom_fast_1p32V_m40C: 2.7586780307618386
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.137942
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.729578
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.088595         network latency _297_/CLK
        0.089735 network latency _301_/CLK
---------------
0.088595 0.089735 latency
        0.001140 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.093897         network latency _297_/CLK
        0.094888 network latency _301_/CLK
---------------
0.093897 0.094888 latency
        0.000991 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.27 fmax = 787.14
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_16-51-24/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
