
BinarySemaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000683c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  080069ec  080069ec  000169ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b88  08006b88  00020024  2**0
                  CONTENTS
  4 .ARM          00000008  08006b88  08006b88  00016b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b90  08006b90  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b90  08006b90  00016b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b94  08006b94  00016b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08006b98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
 10 .bss          00014490  20000024  20000024  00020024  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200144b4  200144b4  00020024  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014813  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f23  00000000  00000000  00034867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001338  00000000  00000000  00037790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011b0  00000000  00000000  00038ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025d22  00000000  00000000  00039c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015528  00000000  00000000  0005f99a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e6a1e  00000000  00000000  00074ec2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015b8e0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ff4  00000000  00000000  0015b930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000024 	.word	0x20000024
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080069d4 	.word	0x080069d4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000028 	.word	0x20000028
 80001ec:	080069d4 	.word	0x080069d4

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	20012e3c 	.word	0x20012e3c

08000284 <__aeabi_uldivmod>:
 8000284:	b953      	cbnz	r3, 800029c <__aeabi_uldivmod+0x18>
 8000286:	b94a      	cbnz	r2, 800029c <__aeabi_uldivmod+0x18>
 8000288:	2900      	cmp	r1, #0
 800028a:	bf08      	it	eq
 800028c:	2800      	cmpeq	r0, #0
 800028e:	bf1c      	itt	ne
 8000290:	f04f 31ff 	movne.w	r1, #4294967295
 8000294:	f04f 30ff 	movne.w	r0, #4294967295
 8000298:	f000 b974 	b.w	8000584 <__aeabi_idiv0>
 800029c:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a4:	f000 f806 	bl	80002b4 <__udivmoddi4>
 80002a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b0:	b004      	add	sp, #16
 80002b2:	4770      	bx	lr

080002b4 <__udivmoddi4>:
 80002b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b8:	9d08      	ldr	r5, [sp, #32]
 80002ba:	4604      	mov	r4, r0
 80002bc:	468e      	mov	lr, r1
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d14d      	bne.n	800035e <__udivmoddi4+0xaa>
 80002c2:	428a      	cmp	r2, r1
 80002c4:	4694      	mov	ip, r2
 80002c6:	d969      	bls.n	800039c <__udivmoddi4+0xe8>
 80002c8:	fab2 f282 	clz	r2, r2
 80002cc:	b152      	cbz	r2, 80002e4 <__udivmoddi4+0x30>
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	f1c2 0120 	rsb	r1, r2, #32
 80002d6:	fa20 f101 	lsr.w	r1, r0, r1
 80002da:	fa0c fc02 	lsl.w	ip, ip, r2
 80002de:	ea41 0e03 	orr.w	lr, r1, r3
 80002e2:	4094      	lsls	r4, r2
 80002e4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e8:	0c21      	lsrs	r1, r4, #16
 80002ea:	fbbe f6f8 	udiv	r6, lr, r8
 80002ee:	fa1f f78c 	uxth.w	r7, ip
 80002f2:	fb08 e316 	mls	r3, r8, r6, lr
 80002f6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002fa:	fb06 f107 	mul.w	r1, r6, r7
 80002fe:	4299      	cmp	r1, r3
 8000300:	d90a      	bls.n	8000318 <__udivmoddi4+0x64>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 30ff 	add.w	r0, r6, #4294967295
 800030a:	f080 811f 	bcs.w	800054c <__udivmoddi4+0x298>
 800030e:	4299      	cmp	r1, r3
 8000310:	f240 811c 	bls.w	800054c <__udivmoddi4+0x298>
 8000314:	3e02      	subs	r6, #2
 8000316:	4463      	add	r3, ip
 8000318:	1a5b      	subs	r3, r3, r1
 800031a:	b2a4      	uxth	r4, r4
 800031c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000320:	fb08 3310 	mls	r3, r8, r0, r3
 8000324:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000328:	fb00 f707 	mul.w	r7, r0, r7
 800032c:	42a7      	cmp	r7, r4
 800032e:	d90a      	bls.n	8000346 <__udivmoddi4+0x92>
 8000330:	eb1c 0404 	adds.w	r4, ip, r4
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	f080 810a 	bcs.w	8000550 <__udivmoddi4+0x29c>
 800033c:	42a7      	cmp	r7, r4
 800033e:	f240 8107 	bls.w	8000550 <__udivmoddi4+0x29c>
 8000342:	4464      	add	r4, ip
 8000344:	3802      	subs	r0, #2
 8000346:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034a:	1be4      	subs	r4, r4, r7
 800034c:	2600      	movs	r6, #0
 800034e:	b11d      	cbz	r5, 8000358 <__udivmoddi4+0xa4>
 8000350:	40d4      	lsrs	r4, r2
 8000352:	2300      	movs	r3, #0
 8000354:	e9c5 4300 	strd	r4, r3, [r5]
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	428b      	cmp	r3, r1
 8000360:	d909      	bls.n	8000376 <__udivmoddi4+0xc2>
 8000362:	2d00      	cmp	r5, #0
 8000364:	f000 80ef 	beq.w	8000546 <__udivmoddi4+0x292>
 8000368:	2600      	movs	r6, #0
 800036a:	e9c5 0100 	strd	r0, r1, [r5]
 800036e:	4630      	mov	r0, r6
 8000370:	4631      	mov	r1, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	fab3 f683 	clz	r6, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d14a      	bne.n	8000414 <__udivmoddi4+0x160>
 800037e:	428b      	cmp	r3, r1
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xd4>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 80f9 	bhi.w	800057a <__udivmoddi4+0x2c6>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb61 0303 	sbc.w	r3, r1, r3
 800038e:	2001      	movs	r0, #1
 8000390:	469e      	mov	lr, r3
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e0      	beq.n	8000358 <__udivmoddi4+0xa4>
 8000396:	e9c5 4e00 	strd	r4, lr, [r5]
 800039a:	e7dd      	b.n	8000358 <__udivmoddi4+0xa4>
 800039c:	b902      	cbnz	r2, 80003a0 <__udivmoddi4+0xec>
 800039e:	deff      	udf	#255	; 0xff
 80003a0:	fab2 f282 	clz	r2, r2
 80003a4:	2a00      	cmp	r2, #0
 80003a6:	f040 8092 	bne.w	80004ce <__udivmoddi4+0x21a>
 80003aa:	eba1 010c 	sub.w	r1, r1, ip
 80003ae:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b2:	fa1f fe8c 	uxth.w	lr, ip
 80003b6:	2601      	movs	r6, #1
 80003b8:	0c20      	lsrs	r0, r4, #16
 80003ba:	fbb1 f3f7 	udiv	r3, r1, r7
 80003be:	fb07 1113 	mls	r1, r7, r3, r1
 80003c2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c6:	fb0e f003 	mul.w	r0, lr, r3
 80003ca:	4288      	cmp	r0, r1
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x12c>
 80003ce:	eb1c 0101 	adds.w	r1, ip, r1
 80003d2:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d6:	d202      	bcs.n	80003de <__udivmoddi4+0x12a>
 80003d8:	4288      	cmp	r0, r1
 80003da:	f200 80cb 	bhi.w	8000574 <__udivmoddi4+0x2c0>
 80003de:	4643      	mov	r3, r8
 80003e0:	1a09      	subs	r1, r1, r0
 80003e2:	b2a4      	uxth	r4, r4
 80003e4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e8:	fb07 1110 	mls	r1, r7, r0, r1
 80003ec:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003f0:	fb0e fe00 	mul.w	lr, lr, r0
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	d908      	bls.n	800040a <__udivmoddi4+0x156>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000400:	d202      	bcs.n	8000408 <__udivmoddi4+0x154>
 8000402:	45a6      	cmp	lr, r4
 8000404:	f200 80bb 	bhi.w	800057e <__udivmoddi4+0x2ca>
 8000408:	4608      	mov	r0, r1
 800040a:	eba4 040e 	sub.w	r4, r4, lr
 800040e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000412:	e79c      	b.n	800034e <__udivmoddi4+0x9a>
 8000414:	f1c6 0720 	rsb	r7, r6, #32
 8000418:	40b3      	lsls	r3, r6
 800041a:	fa22 fc07 	lsr.w	ip, r2, r7
 800041e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000422:	fa20 f407 	lsr.w	r4, r0, r7
 8000426:	fa01 f306 	lsl.w	r3, r1, r6
 800042a:	431c      	orrs	r4, r3
 800042c:	40f9      	lsrs	r1, r7
 800042e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000432:	fa00 f306 	lsl.w	r3, r0, r6
 8000436:	fbb1 f8f9 	udiv	r8, r1, r9
 800043a:	0c20      	lsrs	r0, r4, #16
 800043c:	fa1f fe8c 	uxth.w	lr, ip
 8000440:	fb09 1118 	mls	r1, r9, r8, r1
 8000444:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000448:	fb08 f00e 	mul.w	r0, r8, lr
 800044c:	4288      	cmp	r0, r1
 800044e:	fa02 f206 	lsl.w	r2, r2, r6
 8000452:	d90b      	bls.n	800046c <__udivmoddi4+0x1b8>
 8000454:	eb1c 0101 	adds.w	r1, ip, r1
 8000458:	f108 3aff 	add.w	sl, r8, #4294967295
 800045c:	f080 8088 	bcs.w	8000570 <__udivmoddi4+0x2bc>
 8000460:	4288      	cmp	r0, r1
 8000462:	f240 8085 	bls.w	8000570 <__udivmoddi4+0x2bc>
 8000466:	f1a8 0802 	sub.w	r8, r8, #2
 800046a:	4461      	add	r1, ip
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f9 	udiv	r0, r1, r9
 8000474:	fb09 1110 	mls	r1, r9, r0, r1
 8000478:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800047c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000480:	458e      	cmp	lr, r1
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x1e2>
 8000484:	eb1c 0101 	adds.w	r1, ip, r1
 8000488:	f100 34ff 	add.w	r4, r0, #4294967295
 800048c:	d26c      	bcs.n	8000568 <__udivmoddi4+0x2b4>
 800048e:	458e      	cmp	lr, r1
 8000490:	d96a      	bls.n	8000568 <__udivmoddi4+0x2b4>
 8000492:	3802      	subs	r0, #2
 8000494:	4461      	add	r1, ip
 8000496:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800049a:	fba0 9402 	umull	r9, r4, r0, r2
 800049e:	eba1 010e 	sub.w	r1, r1, lr
 80004a2:	42a1      	cmp	r1, r4
 80004a4:	46c8      	mov	r8, r9
 80004a6:	46a6      	mov	lr, r4
 80004a8:	d356      	bcc.n	8000558 <__udivmoddi4+0x2a4>
 80004aa:	d053      	beq.n	8000554 <__udivmoddi4+0x2a0>
 80004ac:	b15d      	cbz	r5, 80004c6 <__udivmoddi4+0x212>
 80004ae:	ebb3 0208 	subs.w	r2, r3, r8
 80004b2:	eb61 010e 	sbc.w	r1, r1, lr
 80004b6:	fa01 f707 	lsl.w	r7, r1, r7
 80004ba:	fa22 f306 	lsr.w	r3, r2, r6
 80004be:	40f1      	lsrs	r1, r6
 80004c0:	431f      	orrs	r7, r3
 80004c2:	e9c5 7100 	strd	r7, r1, [r5]
 80004c6:	2600      	movs	r6, #0
 80004c8:	4631      	mov	r1, r6
 80004ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	40d8      	lsrs	r0, r3
 80004d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d8:	fa21 f303 	lsr.w	r3, r1, r3
 80004dc:	4091      	lsls	r1, r2
 80004de:	4301      	orrs	r1, r0
 80004e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e4:	fa1f fe8c 	uxth.w	lr, ip
 80004e8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004ec:	fb07 3610 	mls	r6, r7, r0, r3
 80004f0:	0c0b      	lsrs	r3, r1, #16
 80004f2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f6:	fb00 f60e 	mul.w	r6, r0, lr
 80004fa:	429e      	cmp	r6, r3
 80004fc:	fa04 f402 	lsl.w	r4, r4, r2
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x260>
 8000502:	eb1c 0303 	adds.w	r3, ip, r3
 8000506:	f100 38ff 	add.w	r8, r0, #4294967295
 800050a:	d22f      	bcs.n	800056c <__udivmoddi4+0x2b8>
 800050c:	429e      	cmp	r6, r3
 800050e:	d92d      	bls.n	800056c <__udivmoddi4+0x2b8>
 8000510:	3802      	subs	r0, #2
 8000512:	4463      	add	r3, ip
 8000514:	1b9b      	subs	r3, r3, r6
 8000516:	b289      	uxth	r1, r1
 8000518:	fbb3 f6f7 	udiv	r6, r3, r7
 800051c:	fb07 3316 	mls	r3, r7, r6, r3
 8000520:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000524:	fb06 f30e 	mul.w	r3, r6, lr
 8000528:	428b      	cmp	r3, r1
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x28a>
 800052c:	eb1c 0101 	adds.w	r1, ip, r1
 8000530:	f106 38ff 	add.w	r8, r6, #4294967295
 8000534:	d216      	bcs.n	8000564 <__udivmoddi4+0x2b0>
 8000536:	428b      	cmp	r3, r1
 8000538:	d914      	bls.n	8000564 <__udivmoddi4+0x2b0>
 800053a:	3e02      	subs	r6, #2
 800053c:	4461      	add	r1, ip
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000544:	e738      	b.n	80003b8 <__udivmoddi4+0x104>
 8000546:	462e      	mov	r6, r5
 8000548:	4628      	mov	r0, r5
 800054a:	e705      	b.n	8000358 <__udivmoddi4+0xa4>
 800054c:	4606      	mov	r6, r0
 800054e:	e6e3      	b.n	8000318 <__udivmoddi4+0x64>
 8000550:	4618      	mov	r0, r3
 8000552:	e6f8      	b.n	8000346 <__udivmoddi4+0x92>
 8000554:	454b      	cmp	r3, r9
 8000556:	d2a9      	bcs.n	80004ac <__udivmoddi4+0x1f8>
 8000558:	ebb9 0802 	subs.w	r8, r9, r2
 800055c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000560:	3801      	subs	r0, #1
 8000562:	e7a3      	b.n	80004ac <__udivmoddi4+0x1f8>
 8000564:	4646      	mov	r6, r8
 8000566:	e7ea      	b.n	800053e <__udivmoddi4+0x28a>
 8000568:	4620      	mov	r0, r4
 800056a:	e794      	b.n	8000496 <__udivmoddi4+0x1e2>
 800056c:	4640      	mov	r0, r8
 800056e:	e7d1      	b.n	8000514 <__udivmoddi4+0x260>
 8000570:	46d0      	mov	r8, sl
 8000572:	e77b      	b.n	800046c <__udivmoddi4+0x1b8>
 8000574:	3b02      	subs	r3, #2
 8000576:	4461      	add	r1, ip
 8000578:	e732      	b.n	80003e0 <__udivmoddi4+0x12c>
 800057a:	4630      	mov	r0, r6
 800057c:	e709      	b.n	8000392 <__udivmoddi4+0xde>
 800057e:	4464      	add	r4, ip
 8000580:	3802      	subs	r0, #2
 8000582:	e742      	b.n	800040a <__udivmoddi4+0x156>

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <GreenOn>:
#include "STM32_Disc1_Gpio.h"
#include "main.h"



void GreenOn ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);}
 8000588:	b580      	push	{r7, lr}
 800058a:	af00      	add	r7, sp, #0
 800058c:	2201      	movs	r2, #1
 800058e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000592:	4802      	ldr	r0, [pc, #8]	; (800059c <GreenOn+0x14>)
 8000594:	f000 ffa2 	bl	80014dc <HAL_GPIO_WritePin>
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}
 800059c:	40021800 	.word	0x40021800

080005a0 <GreenOff>:
void GreenOff ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET);}
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005aa:	4802      	ldr	r0, [pc, #8]	; (80005b4 <GreenOff+0x14>)
 80005ac:	f000 ff96 	bl	80014dc <HAL_GPIO_WritePin>
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	40021800 	.word	0x40021800

080005b8 <BlueOn>:
LED GreenLed = { GreenOn, GreenOff };   // initialize the GreenLed struct




void BlueOn ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_SET);}
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	2201      	movs	r2, #1
 80005be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005c2:	4802      	ldr	r0, [pc, #8]	; (80005cc <BlueOn+0x14>)
 80005c4:	f000 ff8a 	bl	80014dc <HAL_GPIO_WritePin>
 80005c8:	bf00      	nop
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40021800 	.word	0x40021800

080005d0 <BlueOff>:
void BlueOff ( void ) { HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);}
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	2200      	movs	r2, #0
 80005d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005da:	4802      	ldr	r0, [pc, #8]	; (80005e4 <BlueOff+0x14>)
 80005dc:	f000 ff7e 	bl	80014dc <HAL_GPIO_WritePin>
 80005e0:	bf00      	nop
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	40021800 	.word	0x40021800

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ee:	f000 fca5 	bl	8000f3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f2:	f000 f85b 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f6:	f000 f8c5 	bl	8000784 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_SYSVIEW_Conf();
 80005fa:	f006 f875 	bl	80066e8 <SEGGER_SYSVIEW_Conf>
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);	//ensure proper priority grouping for freeRTOS
 80005fe:	2003      	movs	r0, #3
 8000600:	f000 fd8b 	bl	800111a <HAL_NVIC_SetPriorityGrouping>


  //create a semaphore using the FreeRTOS Heap
  semPtr = xSemaphoreCreateBinary();
 8000604:	2203      	movs	r2, #3
 8000606:	2100      	movs	r1, #0
 8000608:	2001      	movs	r0, #1
 800060a:	f002 f801 	bl	8002610 <xQueueGenericCreate>
 800060e:	4603      	mov	r3, r0
 8000610:	4a21      	ldr	r2, [pc, #132]	; (8000698 <main+0xb0>)
 8000612:	6013      	str	r3, [r2, #0]
  configASSERT(semPtr != NULL);
 8000614:	4b20      	ldr	r3, [pc, #128]	; (8000698 <main+0xb0>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d10a      	bne.n	8000632 <main+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800061c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000620:	f383 8811 	msr	BASEPRI, r3
 8000624:	f3bf 8f6f 	isb	sy
 8000628:	f3bf 8f4f 	dsb	sy
 800062c:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800062e:	bf00      	nop
 8000630:	e7fe      	b.n	8000630 <main+0x48>


  //create TaskA as a higher priority than TaskB.  In this example, this isn't strictly necessary since the tasks
  //spend nearly all of their time blocked
  configASSERT(xTaskCreate(GreenTaskA, "GreenTaskA", STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, NULL) == pdPASS);
 8000632:	2300      	movs	r3, #0
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	2302      	movs	r3, #2
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2300      	movs	r3, #0
 800063c:	2280      	movs	r2, #128	; 0x80
 800063e:	4917      	ldr	r1, [pc, #92]	; (800069c <main+0xb4>)
 8000640:	4817      	ldr	r0, [pc, #92]	; (80006a0 <main+0xb8>)
 8000642:	f002 fcd7 	bl	8002ff4 <xTaskCreate>
 8000646:	4603      	mov	r3, r0
 8000648:	2b01      	cmp	r3, #1
 800064a:	d00a      	beq.n	8000662 <main+0x7a>
        __asm volatile
 800064c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000650:	f383 8811 	msr	BASEPRI, r3
 8000654:	f3bf 8f6f 	isb	sy
 8000658:	f3bf 8f4f 	dsb	sy
 800065c:	60bb      	str	r3, [r7, #8]
    }
 800065e:	bf00      	nop
 8000660:	e7fe      	b.n	8000660 <main+0x78>


  //using an assert to ensure proper task creation
  configASSERT(xTaskCreate(BlueTaskB, "BlueTaskB", STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL) == pdPASS);
 8000662:	2300      	movs	r3, #0
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2301      	movs	r3, #1
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2300      	movs	r3, #0
 800066c:	2280      	movs	r2, #128	; 0x80
 800066e:	490d      	ldr	r1, [pc, #52]	; (80006a4 <main+0xbc>)
 8000670:	480d      	ldr	r0, [pc, #52]	; (80006a8 <main+0xc0>)
 8000672:	f002 fcbf 	bl	8002ff4 <xTaskCreate>
 8000676:	4603      	mov	r3, r0
 8000678:	2b01      	cmp	r3, #1
 800067a:	d00a      	beq.n	8000692 <main+0xaa>
        __asm volatile
 800067c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000680:	f383 8811 	msr	BASEPRI, r3
 8000684:	f3bf 8f6f 	isb	sy
 8000688:	f3bf 8f4f 	dsb	sy
 800068c:	607b      	str	r3, [r7, #4]
    }
 800068e:	bf00      	nop
 8000690:	e7fe      	b.n	8000690 <main+0xa8>


  //start the scheduler - shouldn't return unless there's a problem
  vTaskStartScheduler();
 8000692:	f002 fe4b 	bl	800332c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000696:	e7fe      	b.n	8000696 <main+0xae>
 8000698:	20000044 	.word	0x20000044
 800069c:	080069ec 	.word	0x080069ec
 80006a0:	08000c5d 	.word	0x08000c5d
 80006a4:	080069f8 	.word	0x080069f8
 80006a8:	08000cad 	.word	0x08000cad

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b094      	sub	sp, #80	; 0x50
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0320 	add.w	r3, r7, #32
 80006b6:	2230      	movs	r2, #48	; 0x30
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f006 f982 	bl	80069c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	f107 030c 	add.w	r3, r7, #12
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	60bb      	str	r3, [r7, #8]
 80006d4:	4b29      	ldr	r3, [pc, #164]	; (800077c <SystemClock_Config+0xd0>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d8:	4a28      	ldr	r2, [pc, #160]	; (800077c <SystemClock_Config+0xd0>)
 80006da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006de:	6413      	str	r3, [r2, #64]	; 0x40
 80006e0:	4b26      	ldr	r3, [pc, #152]	; (800077c <SystemClock_Config+0xd0>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e8:	60bb      	str	r3, [r7, #8]
 80006ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	4b23      	ldr	r3, [pc, #140]	; (8000780 <SystemClock_Config+0xd4>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006f8:	4a21      	ldr	r2, [pc, #132]	; (8000780 <SystemClock_Config+0xd4>)
 80006fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	4b1f      	ldr	r3, [pc, #124]	; (8000780 <SystemClock_Config+0xd4>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000708:	607b      	str	r3, [r7, #4]
 800070a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800070c:	2302      	movs	r3, #2
 800070e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000710:	2301      	movs	r3, #1
 8000712:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000714:	2310      	movs	r3, #16
 8000716:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000718:	2302      	movs	r3, #2
 800071a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800071c:	2300      	movs	r3, #0
 800071e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000720:	2308      	movs	r3, #8
 8000722:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000724:	2332      	movs	r3, #50	; 0x32
 8000726:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000728:	2304      	movs	r3, #4
 800072a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800072c:	2307      	movs	r3, #7
 800072e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000730:	f107 0320 	add.w	r3, r7, #32
 8000734:	4618      	mov	r0, r3
 8000736:	f000 feeb 	bl	8001510 <HAL_RCC_OscConfig>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000740:	f000 faf6 	bl	8000d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000744:	230f      	movs	r3, #15
 8000746:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000748:	2302      	movs	r3, #2
 800074a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000750:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000754:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000756:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800075a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800075c:	f107 030c 	add.w	r3, r7, #12
 8000760:	2100      	movs	r1, #0
 8000762:	4618      	mov	r0, r3
 8000764:	f001 f94c 	bl	8001a00 <HAL_RCC_ClockConfig>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800076e:	f000 fadf 	bl	8000d30 <Error_Handler>
  }
}
 8000772:	bf00      	nop
 8000774:	3750      	adds	r7, #80	; 0x50
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40023800 	.word	0x40023800
 8000780:	40007000 	.word	0x40007000

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b08e      	sub	sp, #56	; 0x38
 8000788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
 8000798:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	623b      	str	r3, [r7, #32]
 800079e:	4bb2      	ldr	r3, [pc, #712]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	4ab1      	ldr	r2, [pc, #708]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007a4:	f043 0304 	orr.w	r3, r3, #4
 80007a8:	6313      	str	r3, [r2, #48]	; 0x30
 80007aa:	4baf      	ldr	r3, [pc, #700]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	f003 0304 	and.w	r3, r3, #4
 80007b2:	623b      	str	r3, [r7, #32]
 80007b4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	61fb      	str	r3, [r7, #28]
 80007ba:	4bab      	ldr	r3, [pc, #684]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4aaa      	ldr	r2, [pc, #680]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007c0:	f043 0320 	orr.w	r3, r3, #32
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
 80007c6:	4ba8      	ldr	r3, [pc, #672]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	f003 0320 	and.w	r3, r3, #32
 80007ce:	61fb      	str	r3, [r7, #28]
 80007d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
 80007d6:	4ba4      	ldr	r3, [pc, #656]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	4aa3      	ldr	r2, [pc, #652]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007e0:	6313      	str	r3, [r2, #48]	; 0x30
 80007e2:	4ba1      	ldr	r3, [pc, #644]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007ea:	61bb      	str	r3, [r7, #24]
 80007ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	4b9d      	ldr	r3, [pc, #628]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4a9c      	ldr	r2, [pc, #624]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4b9a      	ldr	r3, [pc, #616]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	617b      	str	r3, [r7, #20]
 8000808:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b96      	ldr	r3, [pc, #600]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a95      	ldr	r2, [pc, #596]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000814:	f043 0302 	orr.w	r3, r3, #2
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b93      	ldr	r3, [pc, #588]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0302 	and.w	r3, r3, #2
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b8f      	ldr	r3, [pc, #572]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a8e      	ldr	r2, [pc, #568]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b8c      	ldr	r3, [pc, #560]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b88      	ldr	r3, [pc, #544]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a87      	ldr	r2, [pc, #540]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 800084c:	f043 0310 	orr.w	r3, r3, #16
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b85      	ldr	r3, [pc, #532]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0310 	and.w	r3, r3, #16
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b81      	ldr	r3, [pc, #516]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a80      	ldr	r2, [pc, #512]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000868:	f043 0308 	orr.w	r3, r3, #8
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b7e      	ldr	r3, [pc, #504]	; (8000a68 <MX_GPIO_Init+0x2e4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2116      	movs	r1, #22
 800087e:	487b      	ldr	r0, [pc, #492]	; (8000a6c <MX_GPIO_Init+0x2e8>)
 8000880:	f000 fe2c 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2180      	movs	r1, #128	; 0x80
 8000888:	4879      	ldr	r0, [pc, #484]	; (8000a70 <MX_GPIO_Init+0x2ec>)
 800088a:	f000 fe27 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000894:	4877      	ldr	r0, [pc, #476]	; (8000a74 <MX_GPIO_Init+0x2f0>)
 8000896:	f000 fe21 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD2_Pin|LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80008a0:	4875      	ldr	r0, [pc, #468]	; (8000a78 <MX_GPIO_Init+0x2f4>)
 80008a2:	f000 fe1b 	bl	80014dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80008a6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ac:	2302      	movs	r3, #2
 80008ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b4:	2303      	movs	r3, #3
 80008b6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008b8:	230c      	movs	r3, #12
 80008ba:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008c0:	4619      	mov	r1, r3
 80008c2:	486e      	ldr	r0, [pc, #440]	; (8000a7c <MX_GPIO_Init+0x2f8>)
 80008c4:	f000 fc5e 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80008c8:	f44f 7360 	mov.w	r3, #896	; 0x380
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80008da:	2305      	movs	r3, #5
 80008dc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008e2:	4619      	mov	r1, r3
 80008e4:	4865      	ldr	r0, [pc, #404]	; (8000a7c <MX_GPIO_Init+0x2f8>)
 80008e6:	f000 fc4d 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 80008ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f0:	2302      	movs	r3, #2
 80008f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80008fc:	230e      	movs	r3, #14
 80008fe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000904:	4619      	mov	r1, r3
 8000906:	485d      	ldr	r0, [pc, #372]	; (8000a7c <MX_GPIO_Init+0x2f8>)
 8000908:	f000 fc3c 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 800090c:	2301      	movs	r3, #1
 800090e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000910:	2302      	movs	r3, #2
 8000912:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000918:	2303      	movs	r3, #3
 800091a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800091c:	230c      	movs	r3, #12
 800091e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000924:	4619      	mov	r1, r3
 8000926:	4851      	ldr	r0, [pc, #324]	; (8000a6c <MX_GPIO_Init+0x2e8>)
 8000928:	f000 fc2c 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 800092c:	2316      	movs	r3, #22
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000930:	2301      	movs	r3, #1
 8000932:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000938:	2300      	movs	r3, #0
 800093a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800093c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000940:	4619      	mov	r1, r3
 8000942:	484a      	ldr	r0, [pc, #296]	; (8000a6c <MX_GPIO_Init+0x2e8>)
 8000944:	f000 fc1e 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000948:	f248 0307 	movw	r3, #32775	; 0x8007
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800094e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000952:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800095c:	4619      	mov	r1, r3
 800095e:	4844      	ldr	r0, [pc, #272]	; (8000a70 <MX_GPIO_Init+0x2ec>)
 8000960:	f000 fc10 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000964:	f641 0358 	movw	r3, #6232	; 0x1858
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000976:	230e      	movs	r3, #14
 8000978:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800097e:	4619      	mov	r1, r3
 8000980:	483b      	ldr	r0, [pc, #236]	; (8000a70 <MX_GPIO_Init+0x2ec>)
 8000982:	f000 fbff 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000986:	2380      	movs	r3, #128	; 0x80
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800098a:	2301      	movs	r3, #1
 800098c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800099a:	4619      	mov	r1, r3
 800099c:	4834      	ldr	r0, [pc, #208]	; (8000a70 <MX_GPIO_Init+0x2ec>)
 800099e:	f000 fbf1 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80009a2:	2320      	movs	r3, #32
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ac:	2300      	movs	r3, #0
 80009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80009b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009b4:	4619      	mov	r1, r3
 80009b6:	482d      	ldr	r0, [pc, #180]	; (8000a6c <MX_GPIO_Init+0x2e8>)
 80009b8:	f000 fbe4 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80009bc:	2303      	movs	r3, #3
 80009be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009c0:	2302      	movs	r3, #2
 80009c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2300      	movs	r3, #0
 80009ca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80009cc:	2309      	movs	r3, #9
 80009ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d4:	4619      	mov	r1, r3
 80009d6:	482a      	ldr	r0, [pc, #168]	; (8000a80 <MX_GPIO_Init+0x2fc>)
 80009d8:	f000 fbd4 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80009dc:	2304      	movs	r3, #4
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80009e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ec:	4619      	mov	r1, r3
 80009ee:	4824      	ldr	r0, [pc, #144]	; (8000a80 <MX_GPIO_Init+0x2fc>)
 80009f0:	f000 fbc8 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80009f4:	f248 1333 	movw	r3, #33075	; 0x8133
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fa:	2302      	movs	r3, #2
 80009fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a02:	2303      	movs	r3, #3
 8000a04:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a06:	230c      	movs	r3, #12
 8000a08:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4819      	ldr	r0, [pc, #100]	; (8000a78 <MX_GPIO_Init+0x2f4>)
 8000a12:	f000 fbb7 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000a16:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a24:	2303      	movs	r3, #3
 8000a26:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a28:	230c      	movs	r3, #12
 8000a2a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a30:	4619      	mov	r1, r3
 8000a32:	4814      	ldr	r0, [pc, #80]	; (8000a84 <MX_GPIO_Init+0x300>)
 8000a34:	f000 fba6 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000a38:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a46:	2300      	movs	r3, #0
 8000a48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a4a:	230e      	movs	r3, #14
 8000a4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a52:	4619      	mov	r1, r3
 8000a54:	480a      	ldr	r0, [pc, #40]	; (8000a80 <MX_GPIO_Init+0x2fc>)
 8000a56:	f000 fb95 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000a5a:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000a5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a64:	e010      	b.n	8000a88 <MX_GPIO_Init+0x304>
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40020800 	.word	0x40020800
 8000a70:	40020000 	.word	0x40020000
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40021800 	.word	0x40021800
 8000a7c:	40021400 	.word	0x40021400
 8000a80:	40020400 	.word	0x40020400
 8000a84:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000a90:	230c      	movs	r3, #12
 8000a92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a98:	4619      	mov	r1, r3
 8000a9a:	486b      	ldr	r0, [pc, #428]	; (8000c48 <MX_GPIO_Init+0x4c4>)
 8000a9c:	f000 fb72 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000aa0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000aae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4864      	ldr	r0, [pc, #400]	; (8000c48 <MX_GPIO_Init+0x4c4>)
 8000ab6:	f000 fb65 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000aba:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000abe:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000acc:	230c      	movs	r3, #12
 8000ace:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	485d      	ldr	r0, [pc, #372]	; (8000c4c <MX_GPIO_Init+0x4c8>)
 8000ad8:	f000 fb54 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000adc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ae0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aee:	4619      	mov	r1, r3
 8000af0:	4856      	ldr	r0, [pc, #344]	; (8000c4c <MX_GPIO_Init+0x4c8>)
 8000af2:	f000 fb47 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000af6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000afa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	484f      	ldr	r0, [pc, #316]	; (8000c4c <MX_GPIO_Init+0x4c8>)
 8000b10:	f000 fb38 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000b14:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000b18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b22:	2300      	movs	r3, #0
 8000b24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b26:	230e      	movs	r3, #14
 8000b28:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4847      	ldr	r0, [pc, #284]	; (8000c50 <MX_GPIO_Init+0x4cc>)
 8000b32:	f000 fb27 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000b36:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000b3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b48:	230e      	movs	r3, #14
 8000b4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b50:	4619      	mov	r1, r3
 8000b52:	4840      	ldr	r0, [pc, #256]	; (8000c54 <MX_GPIO_Init+0x4d0>)
 8000b54:	f000 fb16 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000b58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b5e:	2312      	movs	r3, #18
 8000b60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b6a:	2304      	movs	r3, #4
 8000b6c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000b6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b72:	4619      	mov	r1, r3
 8000b74:	4837      	ldr	r0, [pc, #220]	; (8000c54 <MX_GPIO_Init+0x4d0>)
 8000b76:	f000 fb05 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000b7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b80:	2312      	movs	r3, #18
 8000b82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b8c:	2304      	movs	r3, #4
 8000b8e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000b90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b94:	4619      	mov	r1, r3
 8000b96:	4830      	ldr	r0, [pc, #192]	; (8000c58 <MX_GPIO_Init+0x4d4>)
 8000b98:	f000 faf4 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000b9c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000baa:	2303      	movs	r3, #3
 8000bac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bae:	2307      	movs	r3, #7
 8000bb0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4827      	ldr	r0, [pc, #156]	; (8000c58 <MX_GPIO_Init+0x4d4>)
 8000bba:	f000 fae3 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000bbe:	2348      	movs	r3, #72	; 0x48
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000bce:	230e      	movs	r3, #14
 8000bd0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	481c      	ldr	r0, [pc, #112]	; (8000c4c <MX_GPIO_Init+0x4c8>)
 8000bda:	f000 fad3 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pin : G3_Pin */
  GPIO_InitStruct.Pin = G3_Pin;
 8000bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2300      	movs	r3, #0
 8000bee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000bf0:	2309      	movs	r3, #9
 8000bf2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(G3_GPIO_Port, &GPIO_InitStruct);
 8000bf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4815      	ldr	r0, [pc, #84]	; (8000c50 <MX_GPIO_Init+0x4cc>)
 8000bfc:	f000 fac2 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD4_Pin;
 8000c00:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c06:	2301      	movs	r3, #1
 8000c08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c16:	4619      	mov	r1, r3
 8000c18:	480d      	ldr	r0, [pc, #52]	; (8000c50 <MX_GPIO_Init+0x4cc>)
 8000c1a:	f000 fab3 	bl	8001184 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000c1e:	2360      	movs	r3, #96	; 0x60
 8000c20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c2e:	230c      	movs	r3, #12
 8000c30:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c36:	4619      	mov	r1, r3
 8000c38:	4803      	ldr	r0, [pc, #12]	; (8000c48 <MX_GPIO_Init+0x4c4>)
 8000c3a:	f000 faa3 	bl	8001184 <HAL_GPIO_Init>

}
 8000c3e:	bf00      	nop
 8000c40:	3738      	adds	r7, #56	; 0x38
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40020400 	.word	0x40020400
 8000c4c:	40020c00 	.word	0x40020c00
 8000c50:	40021800 	.word	0x40021800
 8000c54:	40020800 	.word	0x40020800
 8000c58:	40020000 	.word	0x40020000

08000c5c <GreenTaskA>:
/* USER CODE BEGIN 4 */



void GreenTaskA( void* argument )
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
	uint_fast8_t count = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]
	while(1)
	{
		//every 5 times through the loop, give the semaphore
		if(++count >= 5)
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3301      	adds	r3, #1
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	2b04      	cmp	r3, #4
 8000c72:	d907      	bls.n	8000c84 <GreenTaskA+0x28>
		{
			count = 0;
 8000c74:	2300      	movs	r3, #0
 8000c76:	60fb      	str	r3, [r7, #12]
			SEGGER_SYSVIEW_PrintfHost("Task A (green LED) gives semPtr");
 8000c78:	4809      	ldr	r0, [pc, #36]	; (8000ca0 <GreenTaskA+0x44>)
 8000c7a:	f005 fcb7 	bl	80065ec <SEGGER_SYSVIEW_PrintfHost>
			flag = 1;	//set 'flag' to 1 to "signal" BlueTaskB to run
 8000c7e:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <GreenTaskA+0x48>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	601a      	str	r2, [r3, #0]
		}
		GreenLed.On();
 8000c84:	4b08      	ldr	r3, [pc, #32]	; (8000ca8 <GreenTaskA+0x4c>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4798      	blx	r3
		vTaskDelay(pdMS_TO_TICKS(100));
 8000c8a:	2064      	movs	r0, #100	; 0x64
 8000c8c:	f002 fb16 	bl	80032bc <vTaskDelay>
		GreenLed.Off();
 8000c90:	4b05      	ldr	r3, [pc, #20]	; (8000ca8 <GreenTaskA+0x4c>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	4798      	blx	r3
		vTaskDelay(100/portTICK_PERIOD_MS);
 8000c96:	2064      	movs	r0, #100	; 0x64
 8000c98:	f002 fb10 	bl	80032bc <vTaskDelay>
		if(++count >= 5)
 8000c9c:	e7e4      	b.n	8000c68 <GreenTaskA+0xc>
 8000c9e:	bf00      	nop
 8000ca0:	08006a04 	.word	0x08006a04
 8000ca4:	20000040 	.word	0x20000040
 8000ca8:	20000000 	.word	0x20000000

08000cac <BlueTaskB>:

/**
 * wait to receive semPtr and triple blink the Blue LED
 */
void BlueTaskB( void* argument )
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		//'take' the semaphore with a really long timeout
		SEGGER_SYSVIEW_PrintfHost("Task B (Blue LED) starts polling on flag");
 8000cb4:	4811      	ldr	r0, [pc, #68]	; (8000cfc <BlueTaskB+0x50>)
 8000cb6:	f005 fc99 	bl	80065ec <SEGGER_SYSVIEW_PrintfHost>

		//Repeatedly poll on flag.  As soon as it is non-zero,
		//blink the blue LED 3 time
		while(!flag);       // Immediately flag == 1 the not ! will turn it to zero and it will break out of the loop
 8000cba:	bf00      	nop
 8000cbc:	4b10      	ldr	r3, [pc, #64]	; (8000d00 <BlueTaskB+0x54>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d0fb      	beq.n	8000cbc <BlueTaskB+0x10>

		SEGGER_SYSVIEW_PrintfHost("Task B (Blue LED) received flag");
 8000cc4:	480f      	ldr	r0, [pc, #60]	; (8000d04 <BlueTaskB+0x58>)
 8000cc6:	f005 fc91 	bl	80065ec <SEGGER_SYSVIEW_PrintfHost>

		flag = 0;                          // reset the flag
 8000cca:	4b0d      	ldr	r3, [pc, #52]	; (8000d00 <BlueTaskB+0x54>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]

		//triple blink the Blue LED
		for(uint_fast8_t i = 0; i < 3; i++)
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	e00e      	b.n	8000cf4 <BlueTaskB+0x48>
		{
			BlueLed.On();
 8000cd6:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <BlueTaskB+0x5c>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4798      	blx	r3
			vTaskDelay(50/portTICK_PERIOD_MS);
 8000cdc:	2032      	movs	r0, #50	; 0x32
 8000cde:	f002 faed 	bl	80032bc <vTaskDelay>
			BlueLed.Off();
 8000ce2:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <BlueTaskB+0x5c>)
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	4798      	blx	r3
			vTaskDelay(50/portTICK_PERIOD_MS);
 8000ce8:	2032      	movs	r0, #50	; 0x32
 8000cea:	f002 fae7 	bl	80032bc <vTaskDelay>
		for(uint_fast8_t i = 0; i < 3; i++)
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d9ed      	bls.n	8000cd6 <BlueTaskB+0x2a>
		SEGGER_SYSVIEW_PrintfHost("Task B (Blue LED) starts polling on flag");
 8000cfa:	e7db      	b.n	8000cb4 <BlueTaskB+0x8>
 8000cfc:	08006a24 	.word	0x08006a24
 8000d00:	20000040 	.word	0x20000040
 8000d04:	08006a50 	.word	0x08006a50
 8000d08:	20000008 	.word	0x20000008

08000d0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a04      	ldr	r2, [pc, #16]	; (8000d2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d101      	bne.n	8000d22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d1e:	f000 f92f 	bl	8000f80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40001000 	.word	0x40001000

08000d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d34:	b672      	cpsid	i
}
 8000d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <Error_Handler+0x8>
	...

08000d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d50:	6453      	str	r3, [r2, #68]	; 0x44
 8000d52:	4b0d      	ldr	r3, [pc, #52]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	603b      	str	r3, [r7, #0]
 8000d62:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d66:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d7a:	2007      	movs	r0, #7
 8000d7c:	f000 f9cd 	bl	800111a <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d80:	bf00      	nop
 8000d82:	3708      	adds	r7, #8
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40023800 	.word	0x40023800

08000d8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08e      	sub	sp, #56	; 0x38
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	4b33      	ldr	r3, [pc, #204]	; (8000e70 <HAL_InitTick+0xe4>)
 8000da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da4:	4a32      	ldr	r2, [pc, #200]	; (8000e70 <HAL_InitTick+0xe4>)
 8000da6:	f043 0310 	orr.w	r3, r3, #16
 8000daa:	6413      	str	r3, [r2, #64]	; 0x40
 8000dac:	4b30      	ldr	r3, [pc, #192]	; (8000e70 <HAL_InitTick+0xe4>)
 8000dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000db8:	f107 0210 	add.w	r2, r7, #16
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	4611      	mov	r1, r2
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f001 f828 	bl	8001e18 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000dc8:	6a3b      	ldr	r3, [r7, #32]
 8000dca:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d103      	bne.n	8000dda <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000dd2:	f001 f80d 	bl	8001df0 <HAL_RCC_GetPCLK1Freq>
 8000dd6:	6378      	str	r0, [r7, #52]	; 0x34
 8000dd8:	e004      	b.n	8000de4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000dda:	f001 f809 	bl	8001df0 <HAL_RCC_GetPCLK1Freq>
 8000dde:	4603      	mov	r3, r0
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000de6:	4a23      	ldr	r2, [pc, #140]	; (8000e74 <HAL_InitTick+0xe8>)
 8000de8:	fba2 2303 	umull	r2, r3, r2, r3
 8000dec:	0c9b      	lsrs	r3, r3, #18
 8000dee:	3b01      	subs	r3, #1
 8000df0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000df2:	4b21      	ldr	r3, [pc, #132]	; (8000e78 <HAL_InitTick+0xec>)
 8000df4:	4a21      	ldr	r2, [pc, #132]	; (8000e7c <HAL_InitTick+0xf0>)
 8000df6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000df8:	4b1f      	ldr	r3, [pc, #124]	; (8000e78 <HAL_InitTick+0xec>)
 8000dfa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000dfe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e00:	4a1d      	ldr	r2, [pc, #116]	; (8000e78 <HAL_InitTick+0xec>)
 8000e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e04:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e06:	4b1c      	ldr	r3, [pc, #112]	; (8000e78 <HAL_InitTick+0xec>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <HAL_InitTick+0xec>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e12:	4b19      	ldr	r3, [pc, #100]	; (8000e78 <HAL_InitTick+0xec>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000e18:	4817      	ldr	r0, [pc, #92]	; (8000e78 <HAL_InitTick+0xec>)
 8000e1a:	f001 f82f 	bl	8001e7c <HAL_TIM_Base_Init>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000e24:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d11b      	bne.n	8000e64 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e2c:	4812      	ldr	r0, [pc, #72]	; (8000e78 <HAL_InitTick+0xec>)
 8000e2e:	f001 f87f 	bl	8001f30 <HAL_TIM_Base_Start_IT>
 8000e32:	4603      	mov	r3, r0
 8000e34:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000e38:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d111      	bne.n	8000e64 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e40:	2036      	movs	r0, #54	; 0x36
 8000e42:	f000 f991 	bl	8001168 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b0f      	cmp	r3, #15
 8000e4a:	d808      	bhi.n	8000e5e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	6879      	ldr	r1, [r7, #4]
 8000e50:	2036      	movs	r0, #54	; 0x36
 8000e52:	f000 f96d 	bl	8001130 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <HAL_InitTick+0xf4>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6013      	str	r3, [r2, #0]
 8000e5c:	e002      	b.n	8000e64 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000e64:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3738      	adds	r7, #56	; 0x38
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40023800 	.word	0x40023800
 8000e74:	431bde83 	.word	0x431bde83
 8000e78:	20000048 	.word	0x20000048
 8000e7c:	40001000 	.word	0x40001000
 8000e80:	20000014 	.word	0x20000014

08000e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <NMI_Handler+0x4>

08000e8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <HardFault_Handler+0x4>

08000e90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e94:	e7fe      	b.n	8000e94 <MemManage_Handler+0x4>

08000e96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e96:	b480      	push	{r7}
 8000e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e9a:	e7fe      	b.n	8000e9a <BusFault_Handler+0x4>

08000e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ea0:	e7fe      	b.n	8000ea0 <UsageFault_Handler+0x4>

08000ea2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000eb4:	4802      	ldr	r0, [pc, #8]	; (8000ec0 <TIM6_DAC_IRQHandler+0x10>)
 8000eb6:	f001 f8ab 	bl	8002010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000048 	.word	0x20000048

08000ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec8:	4b06      	ldr	r3, [pc, #24]	; (8000ee4 <SystemInit+0x20>)
 8000eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ece:	4a05      	ldr	r2, [pc, #20]	; (8000ee4 <SystemInit+0x20>)
 8000ed0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ed4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000ee8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f20 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eec:	480d      	ldr	r0, [pc, #52]	; (8000f24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000eee:	490e      	ldr	r1, [pc, #56]	; (8000f28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ef0:	4a0e      	ldr	r2, [pc, #56]	; (8000f2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef4:	e002      	b.n	8000efc <LoopCopyDataInit>

08000ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efa:	3304      	adds	r3, #4

08000efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f00:	d3f9      	bcc.n	8000ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f02:	4a0b      	ldr	r2, [pc, #44]	; (8000f30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f04:	4c0b      	ldr	r4, [pc, #44]	; (8000f34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f08:	e001      	b.n	8000f0e <LoopFillZerobss>

08000f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f0c:	3204      	adds	r2, #4

08000f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f10:	d3fb      	bcc.n	8000f0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f12:	f7ff ffd7 	bl	8000ec4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f16:	f005 fd13 	bl	8006940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f1a:	f7ff fb65 	bl	80005e8 <main>
  bx  lr    
 8000f1e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000f20:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f28:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000f2c:	08006b98 	.word	0x08006b98
  ldr r2, =_sbss
 8000f30:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000f34:	200144b4 	.word	0x200144b4

08000f38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f38:	e7fe      	b.n	8000f38 <ADC_IRQHandler>
	...

08000f3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <HAL_Init+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0d      	ldr	r2, [pc, #52]	; (8000f7c <HAL_Init+0x40>)
 8000f46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	; (8000f7c <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <HAL_Init+0x40>)
 8000f52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <HAL_Init+0x40>)
 8000f5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f64:	2003      	movs	r0, #3
 8000f66:	f000 f8d8 	bl	800111a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f6a:	2000      	movs	r0, #0
 8000f6c:	f7ff ff0e 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f70:	f7ff fee4 	bl	8000d3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40023c00 	.word	0x40023c00

08000f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f84:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <HAL_IncTick+0x20>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <HAL_IncTick+0x24>)
 8000f92:	6013      	str	r3, [r2, #0]
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000018 	.word	0x20000018
 8000fa4:	20000090 	.word	0x20000090

08000fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <HAL_GetTick+0x14>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20000090 	.word	0x20000090

08000fc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fd6:	68ba      	ldr	r2, [r7, #8]
 8000fd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fe8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff2:	4a04      	ldr	r2, [pc, #16]	; (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	60d3      	str	r3, [r2, #12]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <__NVIC_GetPriorityGrouping+0x18>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	0a1b      	lsrs	r3, r3, #8
 8001012:	f003 0307 	and.w	r3, r3, #7
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	2b00      	cmp	r3, #0
 8001034:	db0b      	blt.n	800104e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f003 021f 	and.w	r2, r3, #31
 800103c:	4907      	ldr	r1, [pc, #28]	; (800105c <__NVIC_EnableIRQ+0x38>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	095b      	lsrs	r3, r3, #5
 8001044:	2001      	movs	r0, #1
 8001046:	fa00 f202 	lsl.w	r2, r0, r2
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000e100 	.word	0xe000e100

08001060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	db0a      	blt.n	800108a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	b2da      	uxtb	r2, r3
 8001078:	490c      	ldr	r1, [pc, #48]	; (80010ac <__NVIC_SetPriority+0x4c>)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	0112      	lsls	r2, r2, #4
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	440b      	add	r3, r1
 8001084:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001088:	e00a      	b.n	80010a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4908      	ldr	r1, [pc, #32]	; (80010b0 <__NVIC_SetPriority+0x50>)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 030f 	and.w	r3, r3, #15
 8001096:	3b04      	subs	r3, #4
 8001098:	0112      	lsls	r2, r2, #4
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	440b      	add	r3, r1
 800109e:	761a      	strb	r2, [r3, #24]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000e100 	.word	0xe000e100
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b089      	sub	sp, #36	; 0x24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f1c3 0307 	rsb	r3, r3, #7
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	bf28      	it	cs
 80010d2:	2304      	movcs	r3, #4
 80010d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	3304      	adds	r3, #4
 80010da:	2b06      	cmp	r3, #6
 80010dc:	d902      	bls.n	80010e4 <NVIC_EncodePriority+0x30>
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3b03      	subs	r3, #3
 80010e2:	e000      	b.n	80010e6 <NVIC_EncodePriority+0x32>
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43da      	mvns	r2, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	401a      	ands	r2, r3
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43d9      	mvns	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	4313      	orrs	r3, r2
         );
}
 800110e:	4618      	mov	r0, r3
 8001110:	3724      	adds	r7, #36	; 0x24
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ff4c 	bl	8000fc0 <__NVIC_SetPriorityGrouping>
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800113e:	2300      	movs	r3, #0
 8001140:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001142:	f7ff ff61 	bl	8001008 <__NVIC_GetPriorityGrouping>
 8001146:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	68b9      	ldr	r1, [r7, #8]
 800114c:	6978      	ldr	r0, [r7, #20]
 800114e:	f7ff ffb1 	bl	80010b4 <NVIC_EncodePriority>
 8001152:	4602      	mov	r2, r0
 8001154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff80 	bl	8001060 <__NVIC_SetPriority>
}
 8001160:	bf00      	nop
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff54 	bl	8001024 <__NVIC_EnableIRQ>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001184:	b480      	push	{r7}
 8001186:	b089      	sub	sp, #36	; 0x24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001196:	2300      	movs	r3, #0
 8001198:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
 800119e:	e177      	b.n	8001490 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011a0:	2201      	movs	r2, #1
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	697a      	ldr	r2, [r7, #20]
 80011b0:	4013      	ands	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	f040 8166 	bne.w	800148a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d005      	beq.n	80011d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d130      	bne.n	8001238 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	005b      	lsls	r3, r3, #1
 80011e0:	2203      	movs	r2, #3
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	68da      	ldr	r2, [r3, #12]
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	005b      	lsls	r3, r3, #1
 80011f6:	fa02 f303 	lsl.w	r3, r2, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800120c:	2201      	movs	r2, #1
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	091b      	lsrs	r3, r3, #4
 8001222:	f003 0201 	and.w	r2, r3, #1
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	2b03      	cmp	r3, #3
 8001242:	d017      	beq.n	8001274 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	689a      	ldr	r2, [r3, #8]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b02      	cmp	r3, #2
 800127e:	d123      	bne.n	80012c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	08da      	lsrs	r2, r3, #3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3208      	adds	r2, #8
 8001288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800128c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	f003 0307 	and.w	r3, r3, #7
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	220f      	movs	r2, #15
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f003 0307 	and.w	r3, r3, #7
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	fa02 f303 	lsl.w	r3, r2, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	08da      	lsrs	r2, r3, #3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	3208      	adds	r2, #8
 80012c2:	69b9      	ldr	r1, [r7, #24]
 80012c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	2203      	movs	r2, #3
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	f003 0203 	and.w	r2, r3, #3
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001304:	2b00      	cmp	r3, #0
 8001306:	f000 80c0 	beq.w	800148a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b66      	ldr	r3, [pc, #408]	; (80014a8 <HAL_GPIO_Init+0x324>)
 8001310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001312:	4a65      	ldr	r2, [pc, #404]	; (80014a8 <HAL_GPIO_Init+0x324>)
 8001314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001318:	6453      	str	r3, [r2, #68]	; 0x44
 800131a:	4b63      	ldr	r3, [pc, #396]	; (80014a8 <HAL_GPIO_Init+0x324>)
 800131c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001326:	4a61      	ldr	r2, [pc, #388]	; (80014ac <HAL_GPIO_Init+0x328>)
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	3302      	adds	r3, #2
 800132e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001332:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f003 0303 	and.w	r3, r3, #3
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	220f      	movs	r2, #15
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43db      	mvns	r3, r3
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	4013      	ands	r3, r2
 8001348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4a58      	ldr	r2, [pc, #352]	; (80014b0 <HAL_GPIO_Init+0x32c>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d037      	beq.n	80013c2 <HAL_GPIO_Init+0x23e>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a57      	ldr	r2, [pc, #348]	; (80014b4 <HAL_GPIO_Init+0x330>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d031      	beq.n	80013be <HAL_GPIO_Init+0x23a>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a56      	ldr	r2, [pc, #344]	; (80014b8 <HAL_GPIO_Init+0x334>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d02b      	beq.n	80013ba <HAL_GPIO_Init+0x236>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a55      	ldr	r2, [pc, #340]	; (80014bc <HAL_GPIO_Init+0x338>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d025      	beq.n	80013b6 <HAL_GPIO_Init+0x232>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a54      	ldr	r2, [pc, #336]	; (80014c0 <HAL_GPIO_Init+0x33c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d01f      	beq.n	80013b2 <HAL_GPIO_Init+0x22e>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a53      	ldr	r2, [pc, #332]	; (80014c4 <HAL_GPIO_Init+0x340>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d019      	beq.n	80013ae <HAL_GPIO_Init+0x22a>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a52      	ldr	r2, [pc, #328]	; (80014c8 <HAL_GPIO_Init+0x344>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d013      	beq.n	80013aa <HAL_GPIO_Init+0x226>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a51      	ldr	r2, [pc, #324]	; (80014cc <HAL_GPIO_Init+0x348>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d00d      	beq.n	80013a6 <HAL_GPIO_Init+0x222>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a50      	ldr	r2, [pc, #320]	; (80014d0 <HAL_GPIO_Init+0x34c>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d007      	beq.n	80013a2 <HAL_GPIO_Init+0x21e>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4f      	ldr	r2, [pc, #316]	; (80014d4 <HAL_GPIO_Init+0x350>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d101      	bne.n	800139e <HAL_GPIO_Init+0x21a>
 800139a:	2309      	movs	r3, #9
 800139c:	e012      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 800139e:	230a      	movs	r3, #10
 80013a0:	e010      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013a2:	2308      	movs	r3, #8
 80013a4:	e00e      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013a6:	2307      	movs	r3, #7
 80013a8:	e00c      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013aa:	2306      	movs	r3, #6
 80013ac:	e00a      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013ae:	2305      	movs	r3, #5
 80013b0:	e008      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013b2:	2304      	movs	r3, #4
 80013b4:	e006      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013b6:	2303      	movs	r3, #3
 80013b8:	e004      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013ba:	2302      	movs	r3, #2
 80013bc:	e002      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <HAL_GPIO_Init+0x240>
 80013c2:	2300      	movs	r3, #0
 80013c4:	69fa      	ldr	r2, [r7, #28]
 80013c6:	f002 0203 	and.w	r2, r2, #3
 80013ca:	0092      	lsls	r2, r2, #2
 80013cc:	4093      	lsls	r3, r2
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013d4:	4935      	ldr	r1, [pc, #212]	; (80014ac <HAL_GPIO_Init+0x328>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013e2:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <HAL_GPIO_Init+0x354>)
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	69ba      	ldr	r2, [r7, #24]
 80013ee:	4013      	ands	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d003      	beq.n	8001406 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	4313      	orrs	r3, r2
 8001404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001406:	4a34      	ldr	r2, [pc, #208]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001408:	69bb      	ldr	r3, [r7, #24]
 800140a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800140c:	4b32      	ldr	r3, [pc, #200]	; (80014d8 <HAL_GPIO_Init+0x354>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	43db      	mvns	r3, r3
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4013      	ands	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	4313      	orrs	r3, r2
 800142e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001430:	4a29      	ldr	r2, [pc, #164]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001432:	69bb      	ldr	r3, [r7, #24]
 8001434:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001436:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	43db      	mvns	r3, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800145a:	4a1f      	ldr	r2, [pc, #124]	; (80014d8 <HAL_GPIO_Init+0x354>)
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001460:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	43db      	mvns	r3, r3
 800146a:	69ba      	ldr	r2, [r7, #24]
 800146c:	4013      	ands	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d003      	beq.n	8001484 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	4313      	orrs	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001484:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <HAL_GPIO_Init+0x354>)
 8001486:	69bb      	ldr	r3, [r7, #24]
 8001488:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3301      	adds	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	2b0f      	cmp	r3, #15
 8001494:	f67f ae84 	bls.w	80011a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3724      	adds	r7, #36	; 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40013800 	.word	0x40013800
 80014b0:	40020000 	.word	0x40020000
 80014b4:	40020400 	.word	0x40020400
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40020c00 	.word	0x40020c00
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40021400 	.word	0x40021400
 80014c8:	40021800 	.word	0x40021800
 80014cc:	40021c00 	.word	0x40021c00
 80014d0:	40022000 	.word	0x40022000
 80014d4:	40022400 	.word	0x40022400
 80014d8:	40013c00 	.word	0x40013c00

080014dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	460b      	mov	r3, r1
 80014e6:	807b      	strh	r3, [r7, #2]
 80014e8:	4613      	mov	r3, r2
 80014ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014ec:	787b      	ldrb	r3, [r7, #1]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d003      	beq.n	80014fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014f2:	887a      	ldrh	r2, [r7, #2]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014f8:	e003      	b.n	8001502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014fa:	887b      	ldrh	r3, [r7, #2]
 80014fc:	041a      	lsls	r2, r3, #16
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	619a      	str	r2, [r3, #24]
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b086      	sub	sp, #24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e267      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	2b00      	cmp	r3, #0
 800152c:	d075      	beq.n	800161a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800152e:	4b88      	ldr	r3, [pc, #544]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	f003 030c 	and.w	r3, r3, #12
 8001536:	2b04      	cmp	r3, #4
 8001538:	d00c      	beq.n	8001554 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800153a:	4b85      	ldr	r3, [pc, #532]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001542:	2b08      	cmp	r3, #8
 8001544:	d112      	bne.n	800156c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001546:	4b82      	ldr	r3, [pc, #520]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800154e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001552:	d10b      	bne.n	800156c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001554:	4b7e      	ldr	r3, [pc, #504]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800155c:	2b00      	cmp	r3, #0
 800155e:	d05b      	beq.n	8001618 <HAL_RCC_OscConfig+0x108>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d157      	bne.n	8001618 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e242      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001574:	d106      	bne.n	8001584 <HAL_RCC_OscConfig+0x74>
 8001576:	4b76      	ldr	r3, [pc, #472]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a75      	ldr	r2, [pc, #468]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800157c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	e01d      	b.n	80015c0 <HAL_RCC_OscConfig+0xb0>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800158c:	d10c      	bne.n	80015a8 <HAL_RCC_OscConfig+0x98>
 800158e:	4b70      	ldr	r3, [pc, #448]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4a6f      	ldr	r2, [pc, #444]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001598:	6013      	str	r3, [r2, #0]
 800159a:	4b6d      	ldr	r3, [pc, #436]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a6c      	ldr	r2, [pc, #432]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	e00b      	b.n	80015c0 <HAL_RCC_OscConfig+0xb0>
 80015a8:	4b69      	ldr	r3, [pc, #420]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a68      	ldr	r2, [pc, #416]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	4b66      	ldr	r3, [pc, #408]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a65      	ldr	r2, [pc, #404]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d013      	beq.n	80015f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fcee 	bl	8000fa8 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015d0:	f7ff fcea 	bl	8000fa8 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b64      	cmp	r3, #100	; 0x64
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e207      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e2:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f0      	beq.n	80015d0 <HAL_RCC_OscConfig+0xc0>
 80015ee:	e014      	b.n	800161a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f0:	f7ff fcda 	bl	8000fa8 <HAL_GetTick>
 80015f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015f6:	e008      	b.n	800160a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015f8:	f7ff fcd6 	bl	8000fa8 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b64      	cmp	r3, #100	; 0x64
 8001604:	d901      	bls.n	800160a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001606:	2303      	movs	r3, #3
 8001608:	e1f3      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800160a:	4b51      	ldr	r3, [pc, #324]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1f0      	bne.n	80015f8 <HAL_RCC_OscConfig+0xe8>
 8001616:	e000      	b.n	800161a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d063      	beq.n	80016ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001626:	4b4a      	ldr	r3, [pc, #296]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f003 030c 	and.w	r3, r3, #12
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00b      	beq.n	800164a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001632:	4b47      	ldr	r3, [pc, #284]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800163a:	2b08      	cmp	r3, #8
 800163c:	d11c      	bne.n	8001678 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800163e:	4b44      	ldr	r3, [pc, #272]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d116      	bne.n	8001678 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800164a:	4b41      	ldr	r3, [pc, #260]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <HAL_RCC_OscConfig+0x152>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d001      	beq.n	8001662 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e1c7      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001662:	4b3b      	ldr	r3, [pc, #236]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	00db      	lsls	r3, r3, #3
 8001670:	4937      	ldr	r1, [pc, #220]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001672:	4313      	orrs	r3, r2
 8001674:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001676:	e03a      	b.n	80016ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d020      	beq.n	80016c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001680:	4b34      	ldr	r3, [pc, #208]	; (8001754 <HAL_RCC_OscConfig+0x244>)
 8001682:	2201      	movs	r2, #1
 8001684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001686:	f7ff fc8f 	bl	8000fa8 <HAL_GetTick>
 800168a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800168c:	e008      	b.n	80016a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800168e:	f7ff fc8b 	bl	8000fa8 <HAL_GetTick>
 8001692:	4602      	mov	r2, r0
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d901      	bls.n	80016a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800169c:	2303      	movs	r3, #3
 800169e:	e1a8      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016a0:	4b2b      	ldr	r3, [pc, #172]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d0f0      	beq.n	800168e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ac:	4b28      	ldr	r3, [pc, #160]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	691b      	ldr	r3, [r3, #16]
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4925      	ldr	r1, [pc, #148]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
 80016c0:	e015      	b.n	80016ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016c2:	4b24      	ldr	r3, [pc, #144]	; (8001754 <HAL_RCC_OscConfig+0x244>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c8:	f7ff fc6e 	bl	8000fa8 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d0:	f7ff fc6a 	bl	8000fa8 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e187      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016e2:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0302 	and.w	r3, r3, #2
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f0      	bne.n	80016d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d036      	beq.n	8001768 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d016      	beq.n	8001730 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <HAL_RCC_OscConfig+0x248>)
 8001704:	2201      	movs	r2, #1
 8001706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001708:	f7ff fc4e 	bl	8000fa8 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001710:	f7ff fc4a 	bl	8000fa8 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e167      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001722:	4b0b      	ldr	r3, [pc, #44]	; (8001750 <HAL_RCC_OscConfig+0x240>)
 8001724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0x200>
 800172e:	e01b      	b.n	8001768 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001730:	4b09      	ldr	r3, [pc, #36]	; (8001758 <HAL_RCC_OscConfig+0x248>)
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001736:	f7ff fc37 	bl	8000fa8 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800173c:	e00e      	b.n	800175c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800173e:	f7ff fc33 	bl	8000fa8 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d907      	bls.n	800175c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e150      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
 8001750:	40023800 	.word	0x40023800
 8001754:	42470000 	.word	0x42470000
 8001758:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800175c:	4b88      	ldr	r3, [pc, #544]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800175e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1ea      	bne.n	800173e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 8097 	beq.w	80018a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001776:	2300      	movs	r3, #0
 8001778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800177a:	4b81      	ldr	r3, [pc, #516]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d10f      	bne.n	80017a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60bb      	str	r3, [r7, #8]
 800178a:	4b7d      	ldr	r3, [pc, #500]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	4a7c      	ldr	r2, [pc, #496]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001794:	6413      	str	r3, [r2, #64]	; 0x40
 8001796:	4b7a      	ldr	r3, [pc, #488]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800179e:	60bb      	str	r3, [r7, #8]
 80017a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017a2:	2301      	movs	r3, #1
 80017a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a6:	4b77      	ldr	r3, [pc, #476]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d118      	bne.n	80017e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017b2:	4b74      	ldr	r3, [pc, #464]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a73      	ldr	r2, [pc, #460]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017be:	f7ff fbf3 	bl	8000fa8 <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c4:	e008      	b.n	80017d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017c6:	f7ff fbef 	bl	8000fa8 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d901      	bls.n	80017d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e10c      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017d8:	4b6a      	ldr	r3, [pc, #424]	; (8001984 <HAL_RCC_OscConfig+0x474>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f0      	beq.n	80017c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d106      	bne.n	80017fa <HAL_RCC_OscConfig+0x2ea>
 80017ec:	4b64      	ldr	r3, [pc, #400]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80017ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f0:	4a63      	ldr	r2, [pc, #396]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	6713      	str	r3, [r2, #112]	; 0x70
 80017f8:	e01c      	b.n	8001834 <HAL_RCC_OscConfig+0x324>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b05      	cmp	r3, #5
 8001800:	d10c      	bne.n	800181c <HAL_RCC_OscConfig+0x30c>
 8001802:	4b5f      	ldr	r3, [pc, #380]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001806:	4a5e      	ldr	r2, [pc, #376]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001808:	f043 0304 	orr.w	r3, r3, #4
 800180c:	6713      	str	r3, [r2, #112]	; 0x70
 800180e:	4b5c      	ldr	r3, [pc, #368]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001812:	4a5b      	ldr	r2, [pc, #364]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6713      	str	r3, [r2, #112]	; 0x70
 800181a:	e00b      	b.n	8001834 <HAL_RCC_OscConfig+0x324>
 800181c:	4b58      	ldr	r3, [pc, #352]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800181e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001820:	4a57      	ldr	r2, [pc, #348]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001822:	f023 0301 	bic.w	r3, r3, #1
 8001826:	6713      	str	r3, [r2, #112]	; 0x70
 8001828:	4b55      	ldr	r3, [pc, #340]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800182a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800182c:	4a54      	ldr	r2, [pc, #336]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800182e:	f023 0304 	bic.w	r3, r3, #4
 8001832:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d015      	beq.n	8001868 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800183c:	f7ff fbb4 	bl	8000fa8 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001842:	e00a      	b.n	800185a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001844:	f7ff fbb0 	bl	8000fa8 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001852:	4293      	cmp	r3, r2
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e0cb      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800185a:	4b49      	ldr	r3, [pc, #292]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800185c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800185e:	f003 0302 	and.w	r3, r3, #2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0ee      	beq.n	8001844 <HAL_RCC_OscConfig+0x334>
 8001866:	e014      	b.n	8001892 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001868:	f7ff fb9e 	bl	8000fa8 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800186e:	e00a      	b.n	8001886 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001870:	f7ff fb9a 	bl	8000fa8 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	f241 3288 	movw	r2, #5000	; 0x1388
 800187e:	4293      	cmp	r3, r2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e0b5      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001886:	4b3e      	ldr	r3, [pc, #248]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1ee      	bne.n	8001870 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001892:	7dfb      	ldrb	r3, [r7, #23]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d105      	bne.n	80018a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001898:	4b39      	ldr	r3, [pc, #228]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	4a38      	ldr	r2, [pc, #224]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800189e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018a2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	f000 80a1 	beq.w	80019f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018ae:	4b34      	ldr	r3, [pc, #208]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	f003 030c 	and.w	r3, r3, #12
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d05c      	beq.n	8001974 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d141      	bne.n	8001946 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018c2:	4b31      	ldr	r3, [pc, #196]	; (8001988 <HAL_RCC_OscConfig+0x478>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fb6e 	bl	8000fa8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d0:	f7ff fb6a 	bl	8000fa8 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e087      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018e2:	4b27      	ldr	r3, [pc, #156]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f0      	bne.n	80018d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69da      	ldr	r2, [r3, #28]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018fc:	019b      	lsls	r3, r3, #6
 80018fe:	431a      	orrs	r2, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001904:	085b      	lsrs	r3, r3, #1
 8001906:	3b01      	subs	r3, #1
 8001908:	041b      	lsls	r3, r3, #16
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001910:	061b      	lsls	r3, r3, #24
 8001912:	491b      	ldr	r1, [pc, #108]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001918:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <HAL_RCC_OscConfig+0x478>)
 800191a:	2201      	movs	r2, #1
 800191c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191e:	f7ff fb43 	bl	8000fa8 <HAL_GetTick>
 8001922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001924:	e008      	b.n	8001938 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001926:	f7ff fb3f 	bl	8000fa8 <HAL_GetTick>
 800192a:	4602      	mov	r2, r0
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d901      	bls.n	8001938 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001934:	2303      	movs	r3, #3
 8001936:	e05c      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001938:	4b11      	ldr	r3, [pc, #68]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0f0      	beq.n	8001926 <HAL_RCC_OscConfig+0x416>
 8001944:	e054      	b.n	80019f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001946:	4b10      	ldr	r3, [pc, #64]	; (8001988 <HAL_RCC_OscConfig+0x478>)
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7ff fb2c 	bl	8000fa8 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001954:	f7ff fb28 	bl	8000fa8 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e045      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001966:	4b06      	ldr	r3, [pc, #24]	; (8001980 <HAL_RCC_OscConfig+0x470>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x444>
 8001972:	e03d      	b.n	80019f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d107      	bne.n	800198c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e038      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
 8001980:	40023800 	.word	0x40023800
 8001984:	40007000 	.word	0x40007000
 8001988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800198c:	4b1b      	ldr	r3, [pc, #108]	; (80019fc <HAL_RCC_OscConfig+0x4ec>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	699b      	ldr	r3, [r3, #24]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d028      	beq.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d121      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d11a      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019bc:	4013      	ands	r3, r2
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d111      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d2:	085b      	lsrs	r3, r3, #1
 80019d4:	3b01      	subs	r3, #1
 80019d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019d8:	429a      	cmp	r2, r3
 80019da:	d107      	bne.n	80019ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d001      	beq.n	80019f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d101      	bne.n	8001a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e0cc      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a14:	4b68      	ldr	r3, [pc, #416]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f003 030f 	and.w	r3, r3, #15
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d90c      	bls.n	8001a3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a22:	4b65      	ldr	r3, [pc, #404]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2a:	4b63      	ldr	r3, [pc, #396]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d001      	beq.n	8001a3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e0b8      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d020      	beq.n	8001a8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0304 	and.w	r3, r3, #4
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d005      	beq.n	8001a60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a54:	4b59      	ldr	r3, [pc, #356]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	4a58      	ldr	r2, [pc, #352]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f003 0308 	and.w	r3, r3, #8
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d005      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a6c:	4b53      	ldr	r3, [pc, #332]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a6e:	689b      	ldr	r3, [r3, #8]
 8001a70:	4a52      	ldr	r2, [pc, #328]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a78:	4b50      	ldr	r3, [pc, #320]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	494d      	ldr	r1, [pc, #308]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	4313      	orrs	r3, r2
 8001a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d044      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d107      	bne.n	8001aae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9e:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d119      	bne.n	8001ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e07f      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d003      	beq.n	8001abe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aba:	2b03      	cmp	r3, #3
 8001abc:	d107      	bne.n	8001ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001abe:	4b3f      	ldr	r3, [pc, #252]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d109      	bne.n	8001ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e06f      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ace:	4b3b      	ldr	r3, [pc, #236]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e067      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ade:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f023 0203 	bic.w	r2, r3, #3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	4934      	ldr	r1, [pc, #208]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001af0:	f7ff fa5a 	bl	8000fa8 <HAL_GetTick>
 8001af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af6:	e00a      	b.n	8001b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001af8:	f7ff fa56 	bl	8000fa8 <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e04f      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 020c 	and.w	r2, r3, #12
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	009b      	lsls	r3, r3, #2
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d1eb      	bne.n	8001af8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b20:	4b25      	ldr	r3, [pc, #148]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 030f 	and.w	r3, r3, #15
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d20c      	bcs.n	8001b48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2e:	4b22      	ldr	r3, [pc, #136]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	b2d2      	uxtb	r2, r2
 8001b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b36:	4b20      	ldr	r3, [pc, #128]	; (8001bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d001      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b44:	2301      	movs	r3, #1
 8001b46:	e032      	b.n	8001bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 0304 	and.w	r3, r3, #4
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d008      	beq.n	8001b66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b54:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	4916      	ldr	r1, [pc, #88]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0308 	and.w	r3, r3, #8
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d009      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	691b      	ldr	r3, [r3, #16]
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	490e      	ldr	r1, [pc, #56]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b82:	4313      	orrs	r3, r2
 8001b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b86:	f000 f821 	bl	8001bcc <HAL_RCC_GetSysClockFreq>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_RCC_ClockConfig+0x1bc>)
 8001b8e:	689b      	ldr	r3, [r3, #8]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	f003 030f 	and.w	r3, r3, #15
 8001b96:	490a      	ldr	r1, [pc, #40]	; (8001bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8001b98:	5ccb      	ldrb	r3, [r1, r3]
 8001b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b9e:	4a09      	ldr	r2, [pc, #36]	; (8001bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff f8f0 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023c00 	.word	0x40023c00
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	08006b48 	.word	0x08006b48
 8001bc4:	20000010 	.word	0x20000010
 8001bc8:	20000014 	.word	0x20000014

08001bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bd0:	b094      	sub	sp, #80	; 0x50
 8001bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	647b      	str	r3, [r7, #68]	; 0x44
 8001bd8:	2300      	movs	r3, #0
 8001bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bdc:	2300      	movs	r3, #0
 8001bde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001be4:	4b79      	ldr	r3, [pc, #484]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b08      	cmp	r3, #8
 8001bee:	d00d      	beq.n	8001c0c <HAL_RCC_GetSysClockFreq+0x40>
 8001bf0:	2b08      	cmp	r3, #8
 8001bf2:	f200 80e1 	bhi.w	8001db8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d002      	beq.n	8001c00 <HAL_RCC_GetSysClockFreq+0x34>
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d003      	beq.n	8001c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bfe:	e0db      	b.n	8001db8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c00:	4b73      	ldr	r3, [pc, #460]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c02:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001c04:	e0db      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c06:	4b73      	ldr	r3, [pc, #460]	; (8001dd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c0a:	e0d8      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c0c:	4b6f      	ldr	r3, [pc, #444]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c14:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c16:	4b6d      	ldr	r3, [pc, #436]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d063      	beq.n	8001cea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c22:	4b6a      	ldr	r3, [pc, #424]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	099b      	lsrs	r3, r3, #6
 8001c28:	2200      	movs	r2, #0
 8001c2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c2c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c34:	633b      	str	r3, [r7, #48]	; 0x30
 8001c36:	2300      	movs	r3, #0
 8001c38:	637b      	str	r3, [r7, #52]	; 0x34
 8001c3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001c3e:	4622      	mov	r2, r4
 8001c40:	462b      	mov	r3, r5
 8001c42:	f04f 0000 	mov.w	r0, #0
 8001c46:	f04f 0100 	mov.w	r1, #0
 8001c4a:	0159      	lsls	r1, r3, #5
 8001c4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c50:	0150      	lsls	r0, r2, #5
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4621      	mov	r1, r4
 8001c58:	1a51      	subs	r1, r2, r1
 8001c5a:	6139      	str	r1, [r7, #16]
 8001c5c:	4629      	mov	r1, r5
 8001c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	f04f 0200 	mov.w	r2, #0
 8001c68:	f04f 0300 	mov.w	r3, #0
 8001c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c70:	4659      	mov	r1, fp
 8001c72:	018b      	lsls	r3, r1, #6
 8001c74:	4651      	mov	r1, sl
 8001c76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c7a:	4651      	mov	r1, sl
 8001c7c:	018a      	lsls	r2, r1, #6
 8001c7e:	4651      	mov	r1, sl
 8001c80:	ebb2 0801 	subs.w	r8, r2, r1
 8001c84:	4659      	mov	r1, fp
 8001c86:	eb63 0901 	sbc.w	r9, r3, r1
 8001c8a:	f04f 0200 	mov.w	r2, #0
 8001c8e:	f04f 0300 	mov.w	r3, #0
 8001c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c9e:	4690      	mov	r8, r2
 8001ca0:	4699      	mov	r9, r3
 8001ca2:	4623      	mov	r3, r4
 8001ca4:	eb18 0303 	adds.w	r3, r8, r3
 8001ca8:	60bb      	str	r3, [r7, #8]
 8001caa:	462b      	mov	r3, r5
 8001cac:	eb49 0303 	adc.w	r3, r9, r3
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	f04f 0200 	mov.w	r2, #0
 8001cb6:	f04f 0300 	mov.w	r3, #0
 8001cba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001cbe:	4629      	mov	r1, r5
 8001cc0:	024b      	lsls	r3, r1, #9
 8001cc2:	4621      	mov	r1, r4
 8001cc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cc8:	4621      	mov	r1, r4
 8001cca:	024a      	lsls	r2, r1, #9
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4619      	mov	r1, r3
 8001cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001cdc:	f7fe fad2 	bl	8000284 <__aeabi_uldivmod>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ce8:	e058      	b.n	8001d9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cea:	4b38      	ldr	r3, [pc, #224]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	099b      	lsrs	r3, r3, #6
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001cfa:	623b      	str	r3, [r7, #32]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001d00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d04:	4642      	mov	r2, r8
 8001d06:	464b      	mov	r3, r9
 8001d08:	f04f 0000 	mov.w	r0, #0
 8001d0c:	f04f 0100 	mov.w	r1, #0
 8001d10:	0159      	lsls	r1, r3, #5
 8001d12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d16:	0150      	lsls	r0, r2, #5
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4641      	mov	r1, r8
 8001d1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d22:	4649      	mov	r1, r9
 8001d24:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d3c:	ebb2 040a 	subs.w	r4, r2, sl
 8001d40:	eb63 050b 	sbc.w	r5, r3, fp
 8001d44:	f04f 0200 	mov.w	r2, #0
 8001d48:	f04f 0300 	mov.w	r3, #0
 8001d4c:	00eb      	lsls	r3, r5, #3
 8001d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d52:	00e2      	lsls	r2, r4, #3
 8001d54:	4614      	mov	r4, r2
 8001d56:	461d      	mov	r5, r3
 8001d58:	4643      	mov	r3, r8
 8001d5a:	18e3      	adds	r3, r4, r3
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	464b      	mov	r3, r9
 8001d60:	eb45 0303 	adc.w	r3, r5, r3
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d72:	4629      	mov	r1, r5
 8001d74:	028b      	lsls	r3, r1, #10
 8001d76:	4621      	mov	r1, r4
 8001d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d7c:	4621      	mov	r1, r4
 8001d7e:	028a      	lsls	r2, r1, #10
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d86:	2200      	movs	r2, #0
 8001d88:	61bb      	str	r3, [r7, #24]
 8001d8a:	61fa      	str	r2, [r7, #28]
 8001d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d90:	f7fe fa78 	bl	8000284 <__aeabi_uldivmod>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4613      	mov	r3, r2
 8001d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d9c:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	0c1b      	lsrs	r3, r3, #16
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	3301      	adds	r3, #1
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001dac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001dae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001db6:	e002      	b.n	8001dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001db8:	4b05      	ldr	r3, [pc, #20]	; (8001dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8001dba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3750      	adds	r7, #80	; 0x50
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dca:	bf00      	nop
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	00f42400 	.word	0x00f42400
 8001dd4:	007a1200 	.word	0x007a1200

08001dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_RCC_GetHCLKFreq+0x14>)
 8001dde:	681b      	ldr	r3, [r3, #0]
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	20000010 	.word	0x20000010

08001df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001df4:	f7ff fff0 	bl	8001dd8 <HAL_RCC_GetHCLKFreq>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	4b05      	ldr	r3, [pc, #20]	; (8001e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	0a9b      	lsrs	r3, r3, #10
 8001e00:	f003 0307 	and.w	r3, r3, #7
 8001e04:	4903      	ldr	r1, [pc, #12]	; (8001e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e06:	5ccb      	ldrb	r3, [r1, r3]
 8001e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	40023800 	.word	0x40023800
 8001e14:	08006b58 	.word	0x08006b58

08001e18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	220f      	movs	r2, #15
 8001e26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e2a:	689b      	ldr	r3, [r3, #8]
 8001e2c:	f003 0203 	and.w	r2, r3, #3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e4c:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	08db      	lsrs	r3, r3, #3
 8001e52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001e5a:	4b07      	ldr	r3, [pc, #28]	; (8001e78 <HAL_RCC_GetClockConfig+0x60>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f003 020f 	and.w	r2, r3, #15
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	601a      	str	r2, [r3, #0]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40023800 	.word	0x40023800
 8001e78:	40023c00 	.word	0x40023c00

08001e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e041      	b.n	8001f12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f000 f839 	bl	8001f1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3304      	adds	r3, #4
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4610      	mov	r0, r2
 8001ebc:	f000 f9d8 	bl	8002270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f22:	bf00      	nop
 8001f24:	370c      	adds	r7, #12
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d001      	beq.n	8001f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e04e      	b.n	8001fe6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68da      	ldr	r2, [r3, #12]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f042 0201 	orr.w	r2, r2, #1
 8001f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a23      	ldr	r2, [pc, #140]	; (8001ff4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d022      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f72:	d01d      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a1f      	ldr	r2, [pc, #124]	; (8001ff8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d018      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a1e      	ldr	r2, [pc, #120]	; (8001ffc <HAL_TIM_Base_Start_IT+0xcc>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d013      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a1c      	ldr	r2, [pc, #112]	; (8002000 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d00e      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a1b      	ldr	r2, [pc, #108]	; (8002004 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d009      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a19      	ldr	r2, [pc, #100]	; (8002008 <HAL_TIM_Base_Start_IT+0xd8>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d004      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x80>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a18      	ldr	r2, [pc, #96]	; (800200c <HAL_TIM_Base_Start_IT+0xdc>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d111      	bne.n	8001fd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2b06      	cmp	r3, #6
 8001fc0:	d010      	beq.n	8001fe4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f042 0201 	orr.w	r2, r2, #1
 8001fd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd2:	e007      	b.n	8001fe4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f042 0201 	orr.w	r2, r2, #1
 8001fe2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	40010000 	.word	0x40010000
 8001ff8:	40000400 	.word	0x40000400
 8001ffc:	40000800 	.word	0x40000800
 8002000:	40000c00 	.word	0x40000c00
 8002004:	40010400 	.word	0x40010400
 8002008:	40014000 	.word	0x40014000
 800200c:	40001800 	.word	0x40001800

08002010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b02      	cmp	r3, #2
 8002024:	d122      	bne.n	800206c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b02      	cmp	r3, #2
 8002032:	d11b      	bne.n	800206c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0202 	mvn.w	r2, #2
 800203c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f8ee 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 8002058:	e005      	b.n	8002066 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f8e0 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f8f1 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b04      	cmp	r3, #4
 8002078:	d122      	bne.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b04      	cmp	r3, #4
 8002086:	d11b      	bne.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f06f 0204 	mvn.w	r2, #4
 8002090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f8c4 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 80020ac:	e005      	b.n	80020ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f8b6 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f8c7 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d122      	bne.n	8002114 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d11b      	bne.n	8002114 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f06f 0208 	mvn.w	r2, #8
 80020e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2204      	movs	r2, #4
 80020ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f89a 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 8002100:	e005      	b.n	800210e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f88c 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f89d 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b10      	cmp	r3, #16
 8002120:	d122      	bne.n	8002168 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	2b10      	cmp	r3, #16
 800212e:	d11b      	bne.n	8002168 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 0210 	mvn.w	r2, #16
 8002138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2208      	movs	r2, #8
 800213e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f870 	bl	8002234 <HAL_TIM_IC_CaptureCallback>
 8002154:	e005      	b.n	8002162 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f862 	bl	8002220 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f873 	bl	8002248 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b01      	cmp	r3, #1
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b01      	cmp	r3, #1
 8002182:	d107      	bne.n	8002194 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0201 	mvn.w	r2, #1
 800218c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fdbc 	bl	8000d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219e:	2b80      	cmp	r3, #128	; 0x80
 80021a0:	d10e      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ac:	2b80      	cmp	r3, #128	; 0x80
 80021ae:	d107      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f902 	bl	80023c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ca:	2b40      	cmp	r3, #64	; 0x40
 80021cc:	d10e      	bne.n	80021ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d8:	2b40      	cmp	r3, #64	; 0x40
 80021da:	d107      	bne.n	80021ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f838 	bl	800225c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	f003 0320 	and.w	r3, r3, #32
 80021f6:	2b20      	cmp	r3, #32
 80021f8:	d10e      	bne.n	8002218 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	2b20      	cmp	r3, #32
 8002206:	d107      	bne.n	8002218 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f06f 0220 	mvn.w	r2, #32
 8002210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f8cc 	bl	80023b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800223c:	bf00      	nop
 800223e:	370c      	adds	r7, #12
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002270:	b480      	push	{r7}
 8002272:	b085      	sub	sp, #20
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a40      	ldr	r2, [pc, #256]	; (8002384 <TIM_Base_SetConfig+0x114>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d013      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800228e:	d00f      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a3d      	ldr	r2, [pc, #244]	; (8002388 <TIM_Base_SetConfig+0x118>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d00b      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4a3c      	ldr	r2, [pc, #240]	; (800238c <TIM_Base_SetConfig+0x11c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d007      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a3b      	ldr	r2, [pc, #236]	; (8002390 <TIM_Base_SetConfig+0x120>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d003      	beq.n	80022b0 <TIM_Base_SetConfig+0x40>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a3a      	ldr	r2, [pc, #232]	; (8002394 <TIM_Base_SetConfig+0x124>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d108      	bne.n	80022c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a2f      	ldr	r2, [pc, #188]	; (8002384 <TIM_Base_SetConfig+0x114>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d02b      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d0:	d027      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a2c      	ldr	r2, [pc, #176]	; (8002388 <TIM_Base_SetConfig+0x118>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d023      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a2b      	ldr	r2, [pc, #172]	; (800238c <TIM_Base_SetConfig+0x11c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d01f      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a2a      	ldr	r2, [pc, #168]	; (8002390 <TIM_Base_SetConfig+0x120>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d01b      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a29      	ldr	r2, [pc, #164]	; (8002394 <TIM_Base_SetConfig+0x124>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d017      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a28      	ldr	r2, [pc, #160]	; (8002398 <TIM_Base_SetConfig+0x128>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d013      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a27      	ldr	r2, [pc, #156]	; (800239c <TIM_Base_SetConfig+0x12c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00f      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a26      	ldr	r2, [pc, #152]	; (80023a0 <TIM_Base_SetConfig+0x130>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d00b      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a25      	ldr	r2, [pc, #148]	; (80023a4 <TIM_Base_SetConfig+0x134>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d007      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a24      	ldr	r2, [pc, #144]	; (80023a8 <TIM_Base_SetConfig+0x138>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d003      	beq.n	8002322 <TIM_Base_SetConfig+0xb2>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a23      	ldr	r2, [pc, #140]	; (80023ac <TIM_Base_SetConfig+0x13c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d108      	bne.n	8002334 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	4313      	orrs	r3, r2
 8002340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a0a      	ldr	r2, [pc, #40]	; (8002384 <TIM_Base_SetConfig+0x114>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d003      	beq.n	8002368 <TIM_Base_SetConfig+0xf8>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a0c      	ldr	r2, [pc, #48]	; (8002394 <TIM_Base_SetConfig+0x124>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d103      	bne.n	8002370 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	691a      	ldr	r2, [r3, #16]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	615a      	str	r2, [r3, #20]
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40010000 	.word	0x40010000
 8002388:	40000400 	.word	0x40000400
 800238c:	40000800 	.word	0x40000800
 8002390:	40000c00 	.word	0x40000c00
 8002394:	40010400 	.word	0x40010400
 8002398:	40014000 	.word	0x40014000
 800239c:	40014400 	.word	0x40014400
 80023a0:	40014800 	.word	0x40014800
 80023a4:	40001800 	.word	0x40001800
 80023a8:	40001c00 	.word	0x40001c00
 80023ac:	40002000 	.word	0x40002000

080023b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023cc:	bf00      	nop
 80023ce:	370c      	adds	r7, #12
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80023d8:	b480      	push	{r7}
 80023da:	b083      	sub	sp, #12
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f103 0208 	add.w	r2, r3, #8
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f04f 32ff 	mov.w	r2, #4294967295
 80023f0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f103 0208 	add.w	r2, r3, #8
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f103 0208 	add.w	r2, r3, #8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr

08002432 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002432:	b480      	push	{r7}
 8002434:	b085      	sub	sp, #20
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	683a      	ldr	r2, [r7, #0]
 8002456:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	601a      	str	r2, [r3, #0]
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800247a:	b480      	push	{r7}
 800247c:	b085      	sub	sp, #20
 800247e:	af00      	add	r7, sp, #0
 8002480:	6078      	str	r0, [r7, #4]
 8002482:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002490:	d103      	bne.n	800249a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	e00c      	b.n	80024b4 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3308      	adds	r3, #8
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	e002      	b.n	80024a8 <vListInsert+0x2e>
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	60fb      	str	r3, [r7, #12]
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d2f6      	bcs.n	80024a2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	683a      	ldr	r2, [r7, #0]
 80024ce:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	601a      	str	r2, [r3, #0]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6892      	ldr	r2, [r2, #8]
 8002502:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6852      	ldr	r2, [r2, #4]
 800250c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	429a      	cmp	r2, r3
 8002516:	d103      	bne.n	8002520 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	1e5a      	subs	r2, r3, #1
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d10a      	bne.n	800256a <xQueueGenericReset+0x2a>
        __asm volatile
 8002554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002558:	f383 8811 	msr	BASEPRI, r3
 800255c:	f3bf 8f6f 	isb	sy
 8002560:	f3bf 8f4f 	dsb	sy
 8002564:	60bb      	str	r3, [r7, #8]
    }
 8002566:	bf00      	nop
 8002568:	e7fe      	b.n	8002568 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800256a:	f002 f87d 	bl	8004668 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002576:	68f9      	ldr	r1, [r7, #12]
 8002578:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800257a:	fb01 f303 	mul.w	r3, r1, r3
 800257e:	441a      	add	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800259a:	3b01      	subs	r3, #1
 800259c:	68f9      	ldr	r1, [r7, #12]
 800259e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025a0:	fb01 f303 	mul.w	r3, r1, r3
 80025a4:	441a      	add	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	22ff      	movs	r2, #255	; 0xff
 80025ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	22ff      	movs	r2, #255	; 0xff
 80025b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d114      	bne.n	80025ea <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d01a      	beq.n	80025fe <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3310      	adds	r3, #16
 80025cc:	4618      	mov	r0, r3
 80025ce:	f001 f957 	bl	8003880 <xTaskRemoveFromEventList>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d012      	beq.n	80025fe <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80025d8:	4b0c      	ldr	r3, [pc, #48]	; (800260c <xQueueGenericReset+0xcc>)
 80025da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	f3bf 8f4f 	dsb	sy
 80025e4:	f3bf 8f6f 	isb	sy
 80025e8:	e009      	b.n	80025fe <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	3310      	adds	r3, #16
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fef2 	bl	80023d8 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3324      	adds	r3, #36	; 0x24
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff feed 	bl	80023d8 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80025fe:	f002 f863 	bl	80046c8 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002602:	2301      	movs	r3, #1
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	e000ed04 	.word	0xe000ed04

08002610 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002610:	b580      	push	{r7, lr}
 8002612:	b08c      	sub	sp, #48	; 0x30
 8002614:	af02      	add	r7, sp, #8
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	4613      	mov	r3, r2
 800261c:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10a      	bne.n	800263a <xQueueGenericCreate+0x2a>
        __asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	61bb      	str	r3, [r7, #24]
    }
 8002636:	bf00      	nop
 8002638:	e7fe      	b.n	8002638 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	68ba      	ldr	r2, [r7, #8]
 800263e:	fb02 f303 	mul.w	r3, r2, r3
 8002642:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d006      	beq.n	8002658 <xQueueGenericCreate+0x48>
 800264a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	429a      	cmp	r2, r3
 8002656:	d101      	bne.n	800265c <xQueueGenericCreate+0x4c>
 8002658:	2301      	movs	r3, #1
 800265a:	e000      	b.n	800265e <xQueueGenericCreate+0x4e>
 800265c:	2300      	movs	r3, #0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d10a      	bne.n	8002678 <xQueueGenericCreate+0x68>
        __asm volatile
 8002662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002666:	f383 8811 	msr	BASEPRI, r3
 800266a:	f3bf 8f6f 	isb	sy
 800266e:	f3bf 8f4f 	dsb	sy
 8002672:	617b      	str	r3, [r7, #20]
    }
 8002674:	bf00      	nop
 8002676:	e7fe      	b.n	8002676 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800267e:	d90a      	bls.n	8002696 <xQueueGenericCreate+0x86>
        __asm volatile
 8002680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002684:	f383 8811 	msr	BASEPRI, r3
 8002688:	f3bf 8f6f 	isb	sy
 800268c:	f3bf 8f4f 	dsb	sy
 8002690:	613b      	str	r3, [r7, #16]
    }
 8002692:	bf00      	nop
 8002694:	e7fe      	b.n	8002694 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002698:	3350      	adds	r3, #80	; 0x50
 800269a:	4618      	mov	r0, r3
 800269c:	f002 f90e 	bl	80048bc <pvPortMalloc>
 80026a0:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80026a2:	6a3b      	ldr	r3, [r7, #32]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d00d      	beq.n	80026c4 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	3350      	adds	r3, #80	; 0x50
 80026b0:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80026b2:	79fa      	ldrb	r2, [r7, #7]
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	9300      	str	r3, [sp, #0]
 80026b8:	4613      	mov	r3, r2
 80026ba:	69fa      	ldr	r2, [r7, #28]
 80026bc:	68b9      	ldr	r1, [r7, #8]
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f000 f805 	bl	80026ce <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80026c4:	6a3b      	ldr	r3, [r7, #32]
    }
 80026c6:	4618      	mov	r0, r3
 80026c8:	3728      	adds	r7, #40	; 0x28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b084      	sub	sp, #16
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
 80026da:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d103      	bne.n	80026ea <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	e002      	b.n	80026f0 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	68ba      	ldr	r2, [r7, #8]
 80026fa:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80026fc:	2101      	movs	r1, #1
 80026fe:	69b8      	ldr	r0, [r7, #24]
 8002700:	f7ff ff1e 	bl	8002540 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	78fa      	ldrb	r2, [r7, #3]
 8002708:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	68f9      	ldr	r1, [r7, #12]
 8002712:	2073      	movs	r0, #115	; 0x73
 8002714:	f003 f8f2 	bl	80058fc <SEGGER_SYSVIEW_RecordU32x3>
}
 8002718:	bf00      	nop
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b090      	sub	sp, #64	; 0x40
 8002724:	af02      	add	r7, sp, #8
 8002726:	60f8      	str	r0, [r7, #12]
 8002728:	60b9      	str	r1, [r7, #8]
 800272a:	607a      	str	r2, [r7, #4]
 800272c:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800272e:	2300      	movs	r3, #0
 8002730:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8002736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10a      	bne.n	8002752 <xQueueGenericSend+0x32>
        __asm volatile
 800273c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002740:	f383 8811 	msr	BASEPRI, r3
 8002744:	f3bf 8f6f 	isb	sy
 8002748:	f3bf 8f4f 	dsb	sy
 800274c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800274e:	bf00      	nop
 8002750:	e7fe      	b.n	8002750 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d103      	bne.n	8002760 <xQueueGenericSend+0x40>
 8002758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <xQueueGenericSend+0x44>
 8002760:	2301      	movs	r3, #1
 8002762:	e000      	b.n	8002766 <xQueueGenericSend+0x46>
 8002764:	2300      	movs	r3, #0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d10a      	bne.n	8002780 <xQueueGenericSend+0x60>
        __asm volatile
 800276a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800276e:	f383 8811 	msr	BASEPRI, r3
 8002772:	f3bf 8f6f 	isb	sy
 8002776:	f3bf 8f4f 	dsb	sy
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800277c:	bf00      	nop
 800277e:	e7fe      	b.n	800277e <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	2b02      	cmp	r3, #2
 8002784:	d103      	bne.n	800278e <xQueueGenericSend+0x6e>
 8002786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278a:	2b01      	cmp	r3, #1
 800278c:	d101      	bne.n	8002792 <xQueueGenericSend+0x72>
 800278e:	2301      	movs	r3, #1
 8002790:	e000      	b.n	8002794 <xQueueGenericSend+0x74>
 8002792:	2300      	movs	r3, #0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d10a      	bne.n	80027ae <xQueueGenericSend+0x8e>
        __asm volatile
 8002798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800279c:	f383 8811 	msr	BASEPRI, r3
 80027a0:	f3bf 8f6f 	isb	sy
 80027a4:	f3bf 8f4f 	dsb	sy
 80027a8:	623b      	str	r3, [r7, #32]
    }
 80027aa:	bf00      	nop
 80027ac:	e7fe      	b.n	80027ac <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80027ae:	f001 fa07 	bl	8003bc0 <xTaskGetSchedulerState>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <xQueueGenericSend+0x9e>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <xQueueGenericSend+0xa2>
 80027be:	2301      	movs	r3, #1
 80027c0:	e000      	b.n	80027c4 <xQueueGenericSend+0xa4>
 80027c2:	2300      	movs	r3, #0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d10a      	bne.n	80027de <xQueueGenericSend+0xbe>
        __asm volatile
 80027c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027cc:	f383 8811 	msr	BASEPRI, r3
 80027d0:	f3bf 8f6f 	isb	sy
 80027d4:	f3bf 8f4f 	dsb	sy
 80027d8:	61fb      	str	r3, [r7, #28]
    }
 80027da:	bf00      	nop
 80027dc:	e7fe      	b.n	80027dc <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80027de:	f001 ff43 	bl	8004668 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80027e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d302      	bcc.n	80027f4 <xQueueGenericSend+0xd4>
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d136      	bne.n	8002862 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 80027f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027f6:	4618      	mov	r0, r3
 80027f8:	f003 fe0c 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	460b      	mov	r3, r1
 8002806:	4601      	mov	r1, r0
 8002808:	205a      	movs	r0, #90	; 0x5a
 800280a:	f003 f8ed 	bl	80059e8 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	68b9      	ldr	r1, [r7, #8]
 8002812:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002814:	f000 fa78 	bl	8002d08 <prvCopyDataToQueue>
 8002818:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800281a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800281c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281e:	2b00      	cmp	r3, #0
 8002820:	d010      	beq.n	8002844 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002824:	3324      	adds	r3, #36	; 0x24
 8002826:	4618      	mov	r0, r3
 8002828:	f001 f82a 	bl	8003880 <xTaskRemoveFromEventList>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d013      	beq.n	800285a <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002832:	4b4d      	ldr	r3, [pc, #308]	; (8002968 <xQueueGenericSend+0x248>)
 8002834:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	f3bf 8f4f 	dsb	sy
 800283e:	f3bf 8f6f 	isb	sy
 8002842:	e00a      	b.n	800285a <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002846:	2b00      	cmp	r3, #0
 8002848:	d007      	beq.n	800285a <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800284a:	4b47      	ldr	r3, [pc, #284]	; (8002968 <xQueueGenericSend+0x248>)
 800284c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002850:	601a      	str	r2, [r3, #0]
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800285a:	f001 ff35 	bl	80046c8 <vPortExitCritical>
                return pdPASS;
 800285e:	2301      	movs	r3, #1
 8002860:	e07d      	b.n	800295e <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d110      	bne.n	800288a <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002868:	f001 ff2e 	bl	80046c8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 800286c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800286e:	4618      	mov	r0, r3
 8002870:	f003 fdd0 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002874:	68ba      	ldr	r2, [r7, #8]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	460b      	mov	r3, r1
 800287e:	4601      	mov	r1, r0
 8002880:	205a      	movs	r0, #90	; 0x5a
 8002882:	f003 f8b1 	bl	80059e8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002886:	2300      	movs	r3, #0
 8002888:	e069      	b.n	800295e <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 800288a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800288c:	2b00      	cmp	r3, #0
 800288e:	d106      	bne.n	800289e <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002890:	f107 0314 	add.w	r3, r7, #20
 8002894:	4618      	mov	r0, r3
 8002896:	f001 f859 	bl	800394c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800289a:	2301      	movs	r3, #1
 800289c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800289e:	f001 ff13 	bl	80046c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80028a2:	f000 fda5 	bl	80033f0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80028a6:	f001 fedf 	bl	8004668 <vPortEnterCritical>
 80028aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028b0:	b25b      	sxtb	r3, r3
 80028b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b6:	d103      	bne.n	80028c0 <xQueueGenericSend+0x1a0>
 80028b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80028c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028c6:	b25b      	sxtb	r3, r3
 80028c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028cc:	d103      	bne.n	80028d6 <xQueueGenericSend+0x1b6>
 80028ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80028d6:	f001 fef7 	bl	80046c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80028da:	1d3a      	adds	r2, r7, #4
 80028dc:	f107 0314 	add.w	r3, r7, #20
 80028e0:	4611      	mov	r1, r2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f001 f848 	bl	8003978 <xTaskCheckForTimeOut>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d124      	bne.n	8002938 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80028ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028f0:	f000 fb02 	bl	8002ef8 <prvIsQueueFull>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d018      	beq.n	800292c <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80028fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028fc:	3310      	adds	r3, #16
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	4611      	mov	r1, r2
 8002902:	4618      	mov	r0, r3
 8002904:	f000 ff6a 	bl	80037dc <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002908:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800290a:	f000 fa8d 	bl	8002e28 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800290e:	f000 fd7d 	bl	800340c <xTaskResumeAll>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	f47f af62 	bne.w	80027de <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 800291a:	4b13      	ldr	r3, [pc, #76]	; (8002968 <xQueueGenericSend+0x248>)
 800291c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002920:	601a      	str	r2, [r3, #0]
 8002922:	f3bf 8f4f 	dsb	sy
 8002926:	f3bf 8f6f 	isb	sy
 800292a:	e758      	b.n	80027de <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800292c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800292e:	f000 fa7b 	bl	8002e28 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002932:	f000 fd6b 	bl	800340c <xTaskResumeAll>
 8002936:	e752      	b.n	80027de <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002938:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800293a:	f000 fa75 	bl	8002e28 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800293e:	f000 fd65 	bl	800340c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002944:	4618      	mov	r0, r3
 8002946:	f003 fd65 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 800294a:	68ba      	ldr	r2, [r7, #8]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	460b      	mov	r3, r1
 8002954:	4601      	mov	r1, r0
 8002956:	205a      	movs	r0, #90	; 0x5a
 8002958:	f003 f846 	bl	80059e8 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 800295c:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800295e:	4618      	mov	r0, r3
 8002960:	3738      	adds	r7, #56	; 0x38
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	e000ed04 	.word	0xe000ed04

0800296c <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b090      	sub	sp, #64	; 0x40
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
 8002978:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800297e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10a      	bne.n	800299a <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8002984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002988:	f383 8811 	msr	BASEPRI, r3
 800298c:	f3bf 8f6f 	isb	sy
 8002990:	f3bf 8f4f 	dsb	sy
 8002994:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002996:	bf00      	nop
 8002998:	e7fe      	b.n	8002998 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d103      	bne.n	80029a8 <xQueueGenericSendFromISR+0x3c>
 80029a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <xQueueGenericSendFromISR+0x40>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <xQueueGenericSendFromISR+0x42>
 80029ac:	2300      	movs	r3, #0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d10a      	bne.n	80029c8 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80029b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029b6:	f383 8811 	msr	BASEPRI, r3
 80029ba:	f3bf 8f6f 	isb	sy
 80029be:	f3bf 8f4f 	dsb	sy
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80029c4:	bf00      	nop
 80029c6:	e7fe      	b.n	80029c6 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d103      	bne.n	80029d6 <xQueueGenericSendFromISR+0x6a>
 80029ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d101      	bne.n	80029da <xQueueGenericSendFromISR+0x6e>
 80029d6:	2301      	movs	r3, #1
 80029d8:	e000      	b.n	80029dc <xQueueGenericSendFromISR+0x70>
 80029da:	2300      	movs	r3, #0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10a      	bne.n	80029f6 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80029e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e4:	f383 8811 	msr	BASEPRI, r3
 80029e8:	f3bf 8f6f 	isb	sy
 80029ec:	f3bf 8f4f 	dsb	sy
 80029f0:	623b      	str	r3, [r7, #32]
    }
 80029f2:	bf00      	nop
 80029f4:	e7fe      	b.n	80029f4 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80029f6:	f001 ff21 	bl	800483c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80029fa:	f3ef 8211 	mrs	r2, BASEPRI
 80029fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a02:	f383 8811 	msr	BASEPRI, r3
 8002a06:	f3bf 8f6f 	isb	sy
 8002a0a:	f3bf 8f4f 	dsb	sy
 8002a0e:	61fa      	str	r2, [r7, #28]
 8002a10:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002a12:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002a14:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d302      	bcc.n	8002a28 <xQueueGenericSendFromISR+0xbc>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d148      	bne.n	8002aba <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002a28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a36:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f003 fcea 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002a40:	4601      	mov	r1, r0
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	461a      	mov	r2, r3
 8002a46:	2060      	movs	r0, #96	; 0x60
 8002a48:	f002 fefe 	bl	8005848 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	68b9      	ldr	r1, [r7, #8]
 8002a50:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a52:	f000 f959 	bl	8002d08 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002a56:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5e:	d112      	bne.n	8002a86 <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d025      	beq.n	8002ab4 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a6a:	3324      	adds	r3, #36	; 0x24
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f000 ff07 	bl	8003880 <xTaskRemoveFromEventList>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d01d      	beq.n	8002ab4 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d01a      	beq.n	8002ab4 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2201      	movs	r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	e016      	b.n	8002ab4 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002a86:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a8a:	2b7f      	cmp	r3, #127	; 0x7f
 8002a8c:	d10a      	bne.n	8002aa4 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a92:	f383 8811 	msr	BASEPRI, r3
 8002a96:	f3bf 8f6f 	isb	sy
 8002a9a:	f3bf 8f4f 	dsb	sy
 8002a9e:	617b      	str	r3, [r7, #20]
    }
 8002aa0:	bf00      	nop
 8002aa2:	e7fe      	b.n	8002aa2 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002aa4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	b25a      	sxtb	r2, r3
 8002aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8002ab8:	e00b      	b.n	8002ad2 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8002aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002abc:	4618      	mov	r0, r3
 8002abe:	f003 fca9 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002ac2:	4601      	mov	r1, r0
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	2060      	movs	r0, #96	; 0x60
 8002aca:	f002 febd 	bl	8005848 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ad4:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002adc:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3740      	adds	r7, #64	; 0x40
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002ae8:	b590      	push	{r4, r7, lr}
 8002aea:	b08f      	sub	sp, #60	; 0x3c
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002af4:	2300      	movs	r3, #0
 8002af6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10a      	bne.n	8002b18 <xQueueReceive+0x30>
        __asm volatile
 8002b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b06:	f383 8811 	msr	BASEPRI, r3
 8002b0a:	f3bf 8f6f 	isb	sy
 8002b0e:	f3bf 8f4f 	dsb	sy
 8002b12:	623b      	str	r3, [r7, #32]
    }
 8002b14:	bf00      	nop
 8002b16:	e7fe      	b.n	8002b16 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d103      	bne.n	8002b26 <xQueueReceive+0x3e>
 8002b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d101      	bne.n	8002b2a <xQueueReceive+0x42>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <xQueueReceive+0x44>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d10a      	bne.n	8002b46 <xQueueReceive+0x5e>
        __asm volatile
 8002b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b34:	f383 8811 	msr	BASEPRI, r3
 8002b38:	f3bf 8f6f 	isb	sy
 8002b3c:	f3bf 8f4f 	dsb	sy
 8002b40:	61fb      	str	r3, [r7, #28]
    }
 8002b42:	bf00      	nop
 8002b44:	e7fe      	b.n	8002b44 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b46:	f001 f83b 	bl	8003bc0 <xTaskGetSchedulerState>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d102      	bne.n	8002b56 <xQueueReceive+0x6e>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <xQueueReceive+0x72>
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <xQueueReceive+0x74>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10a      	bne.n	8002b76 <xQueueReceive+0x8e>
        __asm volatile
 8002b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b64:	f383 8811 	msr	BASEPRI, r3
 8002b68:	f3bf 8f6f 	isb	sy
 8002b6c:	f3bf 8f4f 	dsb	sy
 8002b70:	61bb      	str	r3, [r7, #24]
    }
 8002b72:	bf00      	nop
 8002b74:	e7fe      	b.n	8002b74 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002b76:	f001 fd77 	bl	8004668 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d02f      	beq.n	8002be6 <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b86:	68b9      	ldr	r1, [r7, #8]
 8002b88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b8a:	f000 f927 	bl	8002ddc <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b90:	4618      	mov	r0, r3
 8002b92:	f003 fc3f 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002b96:	4604      	mov	r4, r0
 8002b98:	2000      	movs	r0, #0
 8002b9a:	f003 fc3b 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	9100      	str	r1, [sp, #0]
 8002ba6:	4621      	mov	r1, r4
 8002ba8:	205c      	movs	r0, #92	; 0x5c
 8002baa:	f002 ff1d 	bl	80059e8 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb0:	1e5a      	subs	r2, r3, #1
 8002bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb4:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb8:	691b      	ldr	r3, [r3, #16]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d00f      	beq.n	8002bde <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc0:	3310      	adds	r3, #16
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f000 fe5c 	bl	8003880 <xTaskRemoveFromEventList>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d007      	beq.n	8002bde <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002bce:	4b4d      	ldr	r3, [pc, #308]	; (8002d04 <xQueueReceive+0x21c>)
 8002bd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	f3bf 8f4f 	dsb	sy
 8002bda:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002bde:	f001 fd73 	bl	80046c8 <vPortExitCritical>
                return pdPASS;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e08a      	b.n	8002cfc <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d113      	bne.n	8002c14 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002bec:	f001 fd6c 	bl	80046c8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f003 fc0e 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002bf8:	4604      	mov	r4, r0
 8002bfa:	2000      	movs	r0, #0
 8002bfc:	f003 fc0a 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002c00:	4602      	mov	r2, r0
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2101      	movs	r1, #1
 8002c06:	9100      	str	r1, [sp, #0]
 8002c08:	4621      	mov	r1, r4
 8002c0a:	205c      	movs	r0, #92	; 0x5c
 8002c0c:	f002 feec 	bl	80059e8 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002c10:	2300      	movs	r3, #0
 8002c12:	e073      	b.n	8002cfc <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002c1a:	f107 0310 	add.w	r3, r7, #16
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 fe94 	bl	800394c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002c24:	2301      	movs	r3, #1
 8002c26:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002c28:	f001 fd4e 	bl	80046c8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002c2c:	f000 fbe0 	bl	80033f0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002c30:	f001 fd1a 	bl	8004668 <vPortEnterCritical>
 8002c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c3a:	b25b      	sxtb	r3, r3
 8002c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c40:	d103      	bne.n	8002c4a <xQueueReceive+0x162>
 8002c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c50:	b25b      	sxtb	r3, r3
 8002c52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c56:	d103      	bne.n	8002c60 <xQueueReceive+0x178>
 8002c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c60:	f001 fd32 	bl	80046c8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c64:	1d3a      	adds	r2, r7, #4
 8002c66:	f107 0310 	add.w	r3, r7, #16
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f000 fe83 	bl	8003978 <xTaskCheckForTimeOut>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d124      	bne.n	8002cc2 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c7a:	f000 f927 	bl	8002ecc <prvIsQueueEmpty>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d018      	beq.n	8002cb6 <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c86:	3324      	adds	r3, #36	; 0x24
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 fda5 	bl	80037dc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002c92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c94:	f000 f8c8 	bl	8002e28 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002c98:	f000 fbb8 	bl	800340c <xTaskResumeAll>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f47f af69 	bne.w	8002b76 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002ca4:	4b17      	ldr	r3, [pc, #92]	; (8002d04 <xQueueReceive+0x21c>)
 8002ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	f3bf 8f4f 	dsb	sy
 8002cb0:	f3bf 8f6f 	isb	sy
 8002cb4:	e75f      	b.n	8002b76 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002cb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cb8:	f000 f8b6 	bl	8002e28 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002cbc:	f000 fba6 	bl	800340c <xTaskResumeAll>
 8002cc0:	e759      	b.n	8002b76 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002cc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cc4:	f000 f8b0 	bl	8002e28 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002cc8:	f000 fba0 	bl	800340c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ccc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002cce:	f000 f8fd 	bl	8002ecc <prvIsQueueEmpty>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f43f af4e 	beq.w	8002b76 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f003 fb99 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002ce2:	4604      	mov	r4, r0
 8002ce4:	2000      	movs	r0, #0
 8002ce6:	f003 fb95 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002cea:	4602      	mov	r2, r0
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2101      	movs	r1, #1
 8002cf0:	9100      	str	r1, [sp, #0]
 8002cf2:	4621      	mov	r1, r4
 8002cf4:	205c      	movs	r0, #92	; 0x5c
 8002cf6:	f002 fe77 	bl	80059e8 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002cfa:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3734      	adds	r7, #52	; 0x34
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd90      	pop	{r4, r7, pc}
 8002d04:	e000ed04 	.word	0xe000ed04

08002d08 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b086      	sub	sp, #24
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	60b9      	str	r1, [r7, #8]
 8002d12:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002d14:	2300      	movs	r3, #0
 8002d16:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d1c:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d10d      	bne.n	8002d42 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d14d      	bne.n	8002dca <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 ff62 	bl	8003bfc <xTaskPriorityDisinherit>
 8002d38:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	609a      	str	r2, [r3, #8]
 8002d40:	e043      	b.n	8002dca <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d119      	bne.n	8002d7c <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6858      	ldr	r0, [r3, #4]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d50:	461a      	mov	r2, r3
 8002d52:	68b9      	ldr	r1, [r7, #8]
 8002d54:	f003 fe28 	bl	80069a8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	685a      	ldr	r2, [r3, #4]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d60:	441a      	add	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	685a      	ldr	r2, [r3, #4]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d32b      	bcc.n	8002dca <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	605a      	str	r2, [r3, #4]
 8002d7a:	e026      	b.n	8002dca <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	68d8      	ldr	r0, [r3, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d84:	461a      	mov	r2, r3
 8002d86:	68b9      	ldr	r1, [r7, #8]
 8002d88:	f003 fe0e 	bl	80069a8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	68da      	ldr	r2, [r3, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	425b      	negs	r3, r3
 8002d96:	441a      	add	r2, r3
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	68da      	ldr	r2, [r3, #12]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d207      	bcs.n	8002db8 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db0:	425b      	negs	r3, r3
 8002db2:	441a      	add	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d105      	bne.n	8002dca <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d002      	beq.n	8002dca <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002dd2:	697b      	ldr	r3, [r7, #20]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d018      	beq.n	8002e20 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	441a      	add	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68da      	ldr	r2, [r3, #12]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d303      	bcc.n	8002e10 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	68d9      	ldr	r1, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e18:	461a      	mov	r2, r3
 8002e1a:	6838      	ldr	r0, [r7, #0]
 8002e1c:	f003 fdc4 	bl	80069a8 <memcpy>
    }
}
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002e30:	f001 fc1a 	bl	8004668 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e3a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e3c:	e011      	b.n	8002e62 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d012      	beq.n	8002e6c <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	3324      	adds	r3, #36	; 0x24
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 fd18 	bl	8003880 <xTaskRemoveFromEventList>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002e56:	f000 fdf5 	bl	8003a44 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002e62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	dce9      	bgt.n	8002e3e <prvUnlockQueue+0x16>
 8002e6a:	e000      	b.n	8002e6e <prvUnlockQueue+0x46>
                        break;
 8002e6c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	22ff      	movs	r2, #255	; 0xff
 8002e72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002e76:	f001 fc27 	bl	80046c8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002e7a:	f001 fbf5 	bl	8004668 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e84:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e86:	e011      	b.n	8002eac <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d012      	beq.n	8002eb6 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3310      	adds	r3, #16
 8002e94:	4618      	mov	r0, r3
 8002e96:	f000 fcf3 	bl	8003880 <xTaskRemoveFromEventList>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002ea0:	f000 fdd0 	bl	8003a44 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002ea4:	7bbb      	ldrb	r3, [r7, #14]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002eac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	dce9      	bgt.n	8002e88 <prvUnlockQueue+0x60>
 8002eb4:	e000      	b.n	8002eb8 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002eb6:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	22ff      	movs	r2, #255	; 0xff
 8002ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002ec0:	f001 fc02 	bl	80046c8 <vPortExitCritical>
}
 8002ec4:	bf00      	nop
 8002ec6:	3710      	adds	r7, #16
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ed4:	f001 fbc8 	bl	8004668 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d102      	bne.n	8002ee6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	e001      	b.n	8002eea <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002eea:	f001 fbed 	bl	80046c8 <vPortExitCritical>

    return xReturn;
 8002eee:	68fb      	ldr	r3, [r7, #12]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002f00:	f001 fbb2 	bl	8004668 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d102      	bne.n	8002f16 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002f10:	2301      	movs	r3, #1
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	e001      	b.n	8002f1a <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002f1a:	f001 fbd5 	bl	80046c8 <vPortExitCritical>

    return xReturn;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	e01e      	b.n	8002f76 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002f38:	4a13      	ldr	r2, [pc, #76]	; (8002f88 <vQueueAddToRegistry+0x60>)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d115      	bne.n	8002f70 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002f44:	4910      	ldr	r1, [pc, #64]	; (8002f88 <vQueueAddToRegistry+0x60>)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	683a      	ldr	r2, [r7, #0]
 8002f4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002f4e:	4a0e      	ldr	r2, [pc, #56]	; (8002f88 <vQueueAddToRegistry+0x60>)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4413      	add	r3, r2
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f003 fa59 	bl	8006414 <SEGGER_SYSVIEW_ShrinkId>
 8002f62:	4601      	mov	r1, r0
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	2071      	movs	r0, #113	; 0x71
 8002f6a:	f002 fc6d 	bl	8005848 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002f6e:	e006      	b.n	8002f7e <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3301      	adds	r3, #1
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b07      	cmp	r3, #7
 8002f7a:	d9dd      	bls.n	8002f38 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002f7c:	bf00      	nop
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	20000094 	.word	0x20000094

08002f8c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002f9c:	f001 fb64 	bl	8004668 <vPortEnterCritical>
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fa6:	b25b      	sxtb	r3, r3
 8002fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fac:	d103      	bne.n	8002fb6 <vQueueWaitForMessageRestricted+0x2a>
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fbc:	b25b      	sxtb	r3, r3
 8002fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc2:	d103      	bne.n	8002fcc <vQueueWaitForMessageRestricted+0x40>
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fcc:	f001 fb7c 	bl	80046c8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d106      	bne.n	8002fe6 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3324      	adds	r3, #36	; 0x24
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	68b9      	ldr	r1, [r7, #8]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f000 fc1f 	bl	8003824 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002fe6:	6978      	ldr	r0, [r7, #20]
 8002fe8:	f7ff ff1e 	bl	8002e28 <prvUnlockQueue>
    }
 8002fec:	bf00      	nop
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08c      	sub	sp, #48	; 0x30
 8002ff8:	af04      	add	r7, sp, #16
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	4613      	mov	r3, r2
 8003002:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003004:	88fb      	ldrh	r3, [r7, #6]
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4618      	mov	r0, r3
 800300a:	f001 fc57 	bl	80048bc <pvPortMalloc>
 800300e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00e      	beq.n	8003034 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003016:	2058      	movs	r0, #88	; 0x58
 8003018:	f001 fc50 	bl	80048bc <pvPortMalloc>
 800301c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	631a      	str	r2, [r3, #48]	; 0x30
 800302a:	e005      	b.n	8003038 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800302c:	6978      	ldr	r0, [r7, #20]
 800302e:	f001 fd25 	bl	8004a7c <vPortFree>
 8003032:	e001      	b.n	8003038 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003034:	2300      	movs	r3, #0
 8003036:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d013      	beq.n	8003066 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800303e:	88fa      	ldrh	r2, [r7, #6]
 8003040:	2300      	movs	r3, #0
 8003042:	9303      	str	r3, [sp, #12]
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	9302      	str	r3, [sp, #8]
 8003048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	68b9      	ldr	r1, [r7, #8]
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f000 f80e 	bl	8003076 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800305a:	69f8      	ldr	r0, [r7, #28]
 800305c:	f000 f8a2 	bl	80031a4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003060:	2301      	movs	r3, #1
 8003062:	61bb      	str	r3, [r7, #24]
 8003064:	e002      	b.n	800306c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003066:	f04f 33ff 	mov.w	r3, #4294967295
 800306a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800306c:	69bb      	ldr	r3, [r7, #24]
    }
 800306e:	4618      	mov	r0, r3
 8003070:	3720      	adds	r7, #32
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b088      	sub	sp, #32
 800307a:	af00      	add	r7, sp, #0
 800307c:	60f8      	str	r0, [r7, #12]
 800307e:	60b9      	str	r1, [r7, #8]
 8003080:	607a      	str	r2, [r7, #4]
 8003082:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003086:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	461a      	mov	r2, r3
 800308e:	21a5      	movs	r1, #165	; 0xa5
 8003090:	f003 fc98 	bl	80069c4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003096:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800309e:	3b01      	subs	r3, #1
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4413      	add	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	f023 0307 	bic.w	r3, r3, #7
 80030ac:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030ae:	69bb      	ldr	r3, [r7, #24]
 80030b0:	f003 0307 	and.w	r3, r3, #7
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d00a      	beq.n	80030ce <prvInitialiseNewTask+0x58>
        __asm volatile
 80030b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030bc:	f383 8811 	msr	BASEPRI, r3
 80030c0:	f3bf 8f6f 	isb	sy
 80030c4:	f3bf 8f4f 	dsb	sy
 80030c8:	617b      	str	r3, [r7, #20]
    }
 80030ca:	bf00      	nop
 80030cc:	e7fe      	b.n	80030cc <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d01f      	beq.n	8003114 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030d4:	2300      	movs	r3, #0
 80030d6:	61fb      	str	r3, [r7, #28]
 80030d8:	e012      	b.n	8003100 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030da:	68ba      	ldr	r2, [r7, #8]
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	4413      	add	r3, r2
 80030e0:	7819      	ldrb	r1, [r3, #0]
 80030e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	4413      	add	r3, r2
 80030e8:	3334      	adds	r3, #52	; 0x34
 80030ea:	460a      	mov	r2, r1
 80030ec:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	4413      	add	r3, r2
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d006      	beq.n	8003108 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3301      	adds	r3, #1
 80030fe:	61fb      	str	r3, [r7, #28]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	2b09      	cmp	r3, #9
 8003104:	d9e9      	bls.n	80030da <prvInitialiseNewTask+0x64>
 8003106:	e000      	b.n	800310a <prvInitialiseNewTask+0x94>
            {
                break;
 8003108:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800310a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003112:	e003      	b.n	800311c <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311e:	2b04      	cmp	r3, #4
 8003120:	d901      	bls.n	8003126 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003122:	2304      	movs	r3, #4
 8003124:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003128:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800312a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800312c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003130:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003134:	2200      	movs	r2, #0
 8003136:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800313a:	3304      	adds	r3, #4
 800313c:	4618      	mov	r0, r3
 800313e:	f7ff f96b 	bl	8002418 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003144:	3318      	adds	r3, #24
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff f966 	bl	8002418 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800314c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003150:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003154:	f1c3 0205 	rsb	r2, r3, #5
 8003158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315a:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800315c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003160:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003164:	3350      	adds	r3, #80	; 0x50
 8003166:	2204      	movs	r2, #4
 8003168:	2100      	movs	r1, #0
 800316a:	4618      	mov	r0, r3
 800316c:	f003 fc2a 	bl	80069c4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003172:	3354      	adds	r3, #84	; 0x54
 8003174:	2201      	movs	r2, #1
 8003176:	2100      	movs	r1, #0
 8003178:	4618      	mov	r0, r3
 800317a:	f003 fc23 	bl	80069c4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	68f9      	ldr	r1, [r7, #12]
 8003182:	69b8      	ldr	r0, [r7, #24]
 8003184:	f001 f944 	bl	8004410 <pxPortInitialiseStack>
 8003188:	4602      	mov	r2, r0
 800318a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800318c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800318e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003196:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003198:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800319a:	bf00      	nop
 800319c:	3720      	adds	r7, #32
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80031a4:	b5b0      	push	{r4, r5, r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af02      	add	r7, sp, #8
 80031aa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80031ac:	f001 fa5c 	bl	8004668 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80031b0:	4b3b      	ldr	r3, [pc, #236]	; (80032a0 <prvAddNewTaskToReadyList+0xfc>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	3301      	adds	r3, #1
 80031b6:	4a3a      	ldr	r2, [pc, #232]	; (80032a0 <prvAddNewTaskToReadyList+0xfc>)
 80031b8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80031ba:	4b3a      	ldr	r3, [pc, #232]	; (80032a4 <prvAddNewTaskToReadyList+0x100>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d109      	bne.n	80031d6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80031c2:	4a38      	ldr	r2, [pc, #224]	; (80032a4 <prvAddNewTaskToReadyList+0x100>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031c8:	4b35      	ldr	r3, [pc, #212]	; (80032a0 <prvAddNewTaskToReadyList+0xfc>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d110      	bne.n	80031f2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80031d0:	f000 fc5c 	bl	8003a8c <prvInitialiseTaskLists>
 80031d4:	e00d      	b.n	80031f2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80031d6:	4b34      	ldr	r3, [pc, #208]	; (80032a8 <prvAddNewTaskToReadyList+0x104>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d109      	bne.n	80031f2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031de:	4b31      	ldr	r3, [pc, #196]	; (80032a4 <prvAddNewTaskToReadyList+0x100>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d802      	bhi.n	80031f2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80031ec:	4a2d      	ldr	r2, [pc, #180]	; (80032a4 <prvAddNewTaskToReadyList+0x100>)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80031f2:	4b2e      	ldr	r3, [pc, #184]	; (80032ac <prvAddNewTaskToReadyList+0x108>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	3301      	adds	r3, #1
 80031f8:	4a2c      	ldr	r2, [pc, #176]	; (80032ac <prvAddNewTaskToReadyList+0x108>)
 80031fa:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80031fc:	4b2b      	ldr	r3, [pc, #172]	; (80032ac <prvAddNewTaskToReadyList+0x108>)
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d016      	beq.n	8003238 <prvAddNewTaskToReadyList+0x94>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4618      	mov	r0, r3
 800320e:	f002 ffdb 	bl	80061c8 <SEGGER_SYSVIEW_OnTaskCreate>
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	461d      	mov	r5, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	461c      	mov	r4, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800322e:	1ae3      	subs	r3, r4, r3
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	462b      	mov	r3, r5
 8003234:	f003 fafa 	bl	800682c <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4618      	mov	r0, r3
 800323c:	f003 f848 	bl	80062d0 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003244:	2201      	movs	r2, #1
 8003246:	409a      	lsls	r2, r3
 8003248:	4b19      	ldr	r3, [pc, #100]	; (80032b0 <prvAddNewTaskToReadyList+0x10c>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4313      	orrs	r3, r2
 800324e:	4a18      	ldr	r2, [pc, #96]	; (80032b0 <prvAddNewTaskToReadyList+0x10c>)
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	4a15      	ldr	r2, [pc, #84]	; (80032b4 <prvAddNewTaskToReadyList+0x110>)
 8003260:	441a      	add	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	3304      	adds	r3, #4
 8003266:	4619      	mov	r1, r3
 8003268:	4610      	mov	r0, r2
 800326a:	f7ff f8e2 	bl	8002432 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800326e:	f001 fa2b 	bl	80046c8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003272:	4b0d      	ldr	r3, [pc, #52]	; (80032a8 <prvAddNewTaskToReadyList+0x104>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00e      	beq.n	8003298 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800327a:	4b0a      	ldr	r3, [pc, #40]	; (80032a4 <prvAddNewTaskToReadyList+0x100>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003284:	429a      	cmp	r2, r3
 8003286:	d207      	bcs.n	8003298 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003288:	4b0b      	ldr	r3, [pc, #44]	; (80032b8 <prvAddNewTaskToReadyList+0x114>)
 800328a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800328e:	601a      	str	r2, [r3, #0]
 8003290:	f3bf 8f4f 	dsb	sy
 8003294:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bdb0      	pop	{r4, r5, r7, pc}
 80032a0:	200001ac 	.word	0x200001ac
 80032a4:	200000d4 	.word	0x200000d4
 80032a8:	200001b8 	.word	0x200001b8
 80032ac:	200001c8 	.word	0x200001c8
 80032b0:	200001b4 	.word	0x200001b4
 80032b4:	200000d8 	.word	0x200000d8
 80032b8:	e000ed04 	.word	0xe000ed04

080032bc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80032c4:	2300      	movs	r3, #0
 80032c6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d01b      	beq.n	8003306 <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80032ce:	4b15      	ldr	r3, [pc, #84]	; (8003324 <vTaskDelay+0x68>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <vTaskDelay+0x30>
        __asm volatile
 80032d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032da:	f383 8811 	msr	BASEPRI, r3
 80032de:	f3bf 8f6f 	isb	sy
 80032e2:	f3bf 8f4f 	dsb	sy
 80032e6:	60bb      	str	r3, [r7, #8]
    }
 80032e8:	bf00      	nop
 80032ea:	e7fe      	b.n	80032ea <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80032ec:	f000 f880 	bl	80033f0 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 80032f0:	6879      	ldr	r1, [r7, #4]
 80032f2:	2023      	movs	r0, #35	; 0x23
 80032f4:	f002 fa6c 	bl	80057d0 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80032f8:	2100      	movs	r1, #0
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 fcfe 	bl	8003cfc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8003300:	f000 f884 	bl	800340c <xTaskResumeAll>
 8003304:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d107      	bne.n	800331c <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 800330c:	4b06      	ldr	r3, [pc, #24]	; (8003328 <vTaskDelay+0x6c>)
 800330e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003312:	601a      	str	r2, [r3, #0]
 8003314:	f3bf 8f4f 	dsb	sy
 8003318:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800331c:	bf00      	nop
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	200001d4 	.word	0x200001d4
 8003328:	e000ed04 	.word	0xe000ed04

0800332c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b086      	sub	sp, #24
 8003330:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003332:	4b27      	ldr	r3, [pc, #156]	; (80033d0 <vTaskStartScheduler+0xa4>)
 8003334:	9301      	str	r3, [sp, #4]
 8003336:	2300      	movs	r3, #0
 8003338:	9300      	str	r3, [sp, #0]
 800333a:	2300      	movs	r3, #0
 800333c:	2282      	movs	r2, #130	; 0x82
 800333e:	4925      	ldr	r1, [pc, #148]	; (80033d4 <vTaskStartScheduler+0xa8>)
 8003340:	4825      	ldr	r0, [pc, #148]	; (80033d8 <vTaskStartScheduler+0xac>)
 8003342:	f7ff fe57 	bl	8002ff4 <xTaskCreate>
 8003346:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d102      	bne.n	8003354 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 800334e:	f000 fd4d 	bl	8003dec <xTimerCreateTimerTask>
 8003352:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d124      	bne.n	80033a4 <vTaskStartScheduler+0x78>
        __asm volatile
 800335a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800335e:	f383 8811 	msr	BASEPRI, r3
 8003362:	f3bf 8f6f 	isb	sy
 8003366:	f3bf 8f4f 	dsb	sy
 800336a:	60bb      	str	r3, [r7, #8]
    }
 800336c:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800336e:	4b1b      	ldr	r3, [pc, #108]	; (80033dc <vTaskStartScheduler+0xb0>)
 8003370:	f04f 32ff 	mov.w	r2, #4294967295
 8003374:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003376:	4b1a      	ldr	r3, [pc, #104]	; (80033e0 <vTaskStartScheduler+0xb4>)
 8003378:	2201      	movs	r2, #1
 800337a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800337c:	4b19      	ldr	r3, [pc, #100]	; (80033e4 <vTaskStartScheduler+0xb8>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003382:	4b19      	ldr	r3, [pc, #100]	; (80033e8 <vTaskStartScheduler+0xbc>)
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <vTaskStartScheduler+0xa4>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	429a      	cmp	r2, r3
 800338c:	d102      	bne.n	8003394 <vTaskStartScheduler+0x68>
 800338e:	f002 feff 	bl	8006190 <SEGGER_SYSVIEW_OnIdle>
 8003392:	e004      	b.n	800339e <vTaskStartScheduler+0x72>
 8003394:	4b14      	ldr	r3, [pc, #80]	; (80033e8 <vTaskStartScheduler+0xbc>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4618      	mov	r0, r3
 800339a:	f002 ff57 	bl	800624c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800339e:	f001 f8c1 	bl	8004524 <xPortStartScheduler>
 80033a2:	e00e      	b.n	80033c2 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033aa:	d10a      	bne.n	80033c2 <vTaskStartScheduler+0x96>
        __asm volatile
 80033ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b0:	f383 8811 	msr	BASEPRI, r3
 80033b4:	f3bf 8f6f 	isb	sy
 80033b8:	f3bf 8f4f 	dsb	sy
 80033bc:	607b      	str	r3, [r7, #4]
    }
 80033be:	bf00      	nop
 80033c0:	e7fe      	b.n	80033c0 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80033c2:	4b0a      	ldr	r3, [pc, #40]	; (80033ec <vTaskStartScheduler+0xc0>)
 80033c4:	681b      	ldr	r3, [r3, #0]
}
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	200001d0 	.word	0x200001d0
 80033d4:	08006a70 	.word	0x08006a70
 80033d8:	08003a5d 	.word	0x08003a5d
 80033dc:	200001cc 	.word	0x200001cc
 80033e0:	200001b8 	.word	0x200001b8
 80033e4:	200001b0 	.word	0x200001b0
 80033e8:	200000d4 	.word	0x200000d4
 80033ec:	2000001c 	.word	0x2000001c

080033f0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80033f4:	4b04      	ldr	r3, [pc, #16]	; (8003408 <vTaskSuspendAll+0x18>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	4a03      	ldr	r2, [pc, #12]	; (8003408 <vTaskSuspendAll+0x18>)
 80033fc:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80033fe:	bf00      	nop
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr
 8003408:	200001d4 	.word	0x200001d4

0800340c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003412:	2300      	movs	r3, #0
 8003414:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003416:	2300      	movs	r3, #0
 8003418:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800341a:	4b43      	ldr	r3, [pc, #268]	; (8003528 <xTaskResumeAll+0x11c>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10a      	bne.n	8003438 <xTaskResumeAll+0x2c>
        __asm volatile
 8003422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003426:	f383 8811 	msr	BASEPRI, r3
 800342a:	f3bf 8f6f 	isb	sy
 800342e:	f3bf 8f4f 	dsb	sy
 8003432:	603b      	str	r3, [r7, #0]
    }
 8003434:	bf00      	nop
 8003436:	e7fe      	b.n	8003436 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003438:	f001 f916 	bl	8004668 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800343c:	4b3a      	ldr	r3, [pc, #232]	; (8003528 <xTaskResumeAll+0x11c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	3b01      	subs	r3, #1
 8003442:	4a39      	ldr	r2, [pc, #228]	; (8003528 <xTaskResumeAll+0x11c>)
 8003444:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003446:	4b38      	ldr	r3, [pc, #224]	; (8003528 <xTaskResumeAll+0x11c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d165      	bne.n	800351a <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800344e:	4b37      	ldr	r3, [pc, #220]	; (800352c <xTaskResumeAll+0x120>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d061      	beq.n	800351a <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003456:	e032      	b.n	80034be <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003458:	4b35      	ldr	r3, [pc, #212]	; (8003530 <xTaskResumeAll+0x124>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	3318      	adds	r3, #24
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff f841 	bl	80024ec <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3304      	adds	r3, #4
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f83c 	bl	80024ec <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	4618      	mov	r0, r3
 8003478:	f002 ff2a 	bl	80062d0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003480:	2201      	movs	r2, #1
 8003482:	409a      	lsls	r2, r3
 8003484:	4b2b      	ldr	r3, [pc, #172]	; (8003534 <xTaskResumeAll+0x128>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4313      	orrs	r3, r2
 800348a:	4a2a      	ldr	r2, [pc, #168]	; (8003534 <xTaskResumeAll+0x128>)
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003492:	4613      	mov	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4a27      	ldr	r2, [pc, #156]	; (8003538 <xTaskResumeAll+0x12c>)
 800349c:	441a      	add	r2, r3
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	3304      	adds	r3, #4
 80034a2:	4619      	mov	r1, r3
 80034a4:	4610      	mov	r0, r2
 80034a6:	f7fe ffc4 	bl	8002432 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034ae:	4b23      	ldr	r3, [pc, #140]	; (800353c <xTaskResumeAll+0x130>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d302      	bcc.n	80034be <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 80034b8:	4b21      	ldr	r3, [pc, #132]	; (8003540 <xTaskResumeAll+0x134>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034be:	4b1c      	ldr	r3, [pc, #112]	; (8003530 <xTaskResumeAll+0x124>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1c8      	bne.n	8003458 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80034cc:	f000 fb5c 	bl	8003b88 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80034d0:	4b1c      	ldr	r3, [pc, #112]	; (8003544 <xTaskResumeAll+0x138>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d010      	beq.n	80034fe <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80034dc:	f000 f858 	bl	8003590 <xTaskIncrementTick>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d002      	beq.n	80034ec <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 80034e6:	4b16      	ldr	r3, [pc, #88]	; (8003540 <xTaskResumeAll+0x134>)
 80034e8:	2201      	movs	r2, #1
 80034ea:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3b01      	subs	r3, #1
 80034f0:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d1f1      	bne.n	80034dc <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 80034f8:	4b12      	ldr	r3, [pc, #72]	; (8003544 <xTaskResumeAll+0x138>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80034fe:	4b10      	ldr	r3, [pc, #64]	; (8003540 <xTaskResumeAll+0x134>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d009      	beq.n	800351a <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003506:	2301      	movs	r3, #1
 8003508:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800350a:	4b0f      	ldr	r3, [pc, #60]	; (8003548 <xTaskResumeAll+0x13c>)
 800350c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	f3bf 8f4f 	dsb	sy
 8003516:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800351a:	f001 f8d5 	bl	80046c8 <vPortExitCritical>

    return xAlreadyYielded;
 800351e:	68bb      	ldr	r3, [r7, #8]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3710      	adds	r7, #16
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	200001d4 	.word	0x200001d4
 800352c:	200001ac 	.word	0x200001ac
 8003530:	2000016c 	.word	0x2000016c
 8003534:	200001b4 	.word	0x200001b4
 8003538:	200000d8 	.word	0x200000d8
 800353c:	200000d4 	.word	0x200000d4
 8003540:	200001c0 	.word	0x200001c0
 8003544:	200001bc 	.word	0x200001bc
 8003548:	e000ed04 	.word	0xe000ed04

0800354c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003552:	4b05      	ldr	r3, [pc, #20]	; (8003568 <xTaskGetTickCount+0x1c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003558:	687b      	ldr	r3, [r7, #4]
}
 800355a:	4618      	mov	r0, r3
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	200001b0 	.word	0x200001b0

0800356c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003572:	f001 f963 	bl	800483c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003576:	2300      	movs	r3, #0
 8003578:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800357a:	4b04      	ldr	r3, [pc, #16]	; (800358c <xTaskGetTickCountFromISR+0x20>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003580:	683b      	ldr	r3, [r7, #0]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	200001b0 	.word	0x200001b0

08003590 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b086      	sub	sp, #24
 8003594:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800359a:	4b50      	ldr	r3, [pc, #320]	; (80036dc <xTaskIncrementTick+0x14c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f040 8092 	bne.w	80036c8 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80035a4:	4b4e      	ldr	r3, [pc, #312]	; (80036e0 <xTaskIncrementTick+0x150>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	3301      	adds	r3, #1
 80035aa:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80035ac:	4a4c      	ldr	r2, [pc, #304]	; (80036e0 <xTaskIncrementTick+0x150>)
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d120      	bne.n	80035fa <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80035b8:	4b4a      	ldr	r3, [pc, #296]	; (80036e4 <xTaskIncrementTick+0x154>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00a      	beq.n	80035d8 <xTaskIncrementTick+0x48>
        __asm volatile
 80035c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035c6:	f383 8811 	msr	BASEPRI, r3
 80035ca:	f3bf 8f6f 	isb	sy
 80035ce:	f3bf 8f4f 	dsb	sy
 80035d2:	603b      	str	r3, [r7, #0]
    }
 80035d4:	bf00      	nop
 80035d6:	e7fe      	b.n	80035d6 <xTaskIncrementTick+0x46>
 80035d8:	4b42      	ldr	r3, [pc, #264]	; (80036e4 <xTaskIncrementTick+0x154>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	4b42      	ldr	r3, [pc, #264]	; (80036e8 <xTaskIncrementTick+0x158>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a40      	ldr	r2, [pc, #256]	; (80036e4 <xTaskIncrementTick+0x154>)
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	4a40      	ldr	r2, [pc, #256]	; (80036e8 <xTaskIncrementTick+0x158>)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6013      	str	r3, [r2, #0]
 80035ec:	4b3f      	ldr	r3, [pc, #252]	; (80036ec <xTaskIncrementTick+0x15c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	4a3e      	ldr	r2, [pc, #248]	; (80036ec <xTaskIncrementTick+0x15c>)
 80035f4:	6013      	str	r3, [r2, #0]
 80035f6:	f000 fac7 	bl	8003b88 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80035fa:	4b3d      	ldr	r3, [pc, #244]	; (80036f0 <xTaskIncrementTick+0x160>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	429a      	cmp	r2, r3
 8003602:	d34c      	bcc.n	800369e <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003604:	4b37      	ldr	r3, [pc, #220]	; (80036e4 <xTaskIncrementTick+0x154>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d104      	bne.n	8003618 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800360e:	4b38      	ldr	r3, [pc, #224]	; (80036f0 <xTaskIncrementTick+0x160>)
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	601a      	str	r2, [r3, #0]
                    break;
 8003616:	e042      	b.n	800369e <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003618:	4b32      	ldr	r3, [pc, #200]	; (80036e4 <xTaskIncrementTick+0x154>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	429a      	cmp	r2, r3
 800362e:	d203      	bcs.n	8003638 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003630:	4a2f      	ldr	r2, [pc, #188]	; (80036f0 <xTaskIncrementTick+0x160>)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003636:	e032      	b.n	800369e <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	3304      	adds	r3, #4
 800363c:	4618      	mov	r0, r3
 800363e:	f7fe ff55 	bl	80024ec <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003646:	2b00      	cmp	r3, #0
 8003648:	d004      	beq.n	8003654 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	3318      	adds	r3, #24
 800364e:	4618      	mov	r0, r3
 8003650:	f7fe ff4c 	bl	80024ec <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	4618      	mov	r0, r3
 8003658:	f002 fe3a 	bl	80062d0 <SEGGER_SYSVIEW_OnTaskStartReady>
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003660:	2201      	movs	r2, #1
 8003662:	409a      	lsls	r2, r3
 8003664:	4b23      	ldr	r3, [pc, #140]	; (80036f4 <xTaskIncrementTick+0x164>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4313      	orrs	r3, r2
 800366a:	4a22      	ldr	r2, [pc, #136]	; (80036f4 <xTaskIncrementTick+0x164>)
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4a1f      	ldr	r2, [pc, #124]	; (80036f8 <xTaskIncrementTick+0x168>)
 800367c:	441a      	add	r2, r3
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	3304      	adds	r3, #4
 8003682:	4619      	mov	r1, r3
 8003684:	4610      	mov	r0, r2
 8003686:	f7fe fed4 	bl	8002432 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800368e:	4b1b      	ldr	r3, [pc, #108]	; (80036fc <xTaskIncrementTick+0x16c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003694:	429a      	cmp	r2, r3
 8003696:	d3b5      	bcc.n	8003604 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8003698:	2301      	movs	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800369c:	e7b2      	b.n	8003604 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800369e:	4b17      	ldr	r3, [pc, #92]	; (80036fc <xTaskIncrementTick+0x16c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a4:	4914      	ldr	r1, [pc, #80]	; (80036f8 <xTaskIncrementTick+0x168>)
 80036a6:	4613      	mov	r3, r2
 80036a8:	009b      	lsls	r3, r3, #2
 80036aa:	4413      	add	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	440b      	add	r3, r1
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d901      	bls.n	80036ba <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 80036b6:	2301      	movs	r3, #1
 80036b8:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <xTaskIncrementTick+0x170>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d007      	beq.n	80036d2 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 80036c2:	2301      	movs	r3, #1
 80036c4:	617b      	str	r3, [r7, #20]
 80036c6:	e004      	b.n	80036d2 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80036c8:	4b0e      	ldr	r3, [pc, #56]	; (8003704 <xTaskIncrementTick+0x174>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	3301      	adds	r3, #1
 80036ce:	4a0d      	ldr	r2, [pc, #52]	; (8003704 <xTaskIncrementTick+0x174>)
 80036d0:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80036d2:	697b      	ldr	r3, [r7, #20]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	200001d4 	.word	0x200001d4
 80036e0:	200001b0 	.word	0x200001b0
 80036e4:	20000164 	.word	0x20000164
 80036e8:	20000168 	.word	0x20000168
 80036ec:	200001c4 	.word	0x200001c4
 80036f0:	200001cc 	.word	0x200001cc
 80036f4:	200001b4 	.word	0x200001b4
 80036f8:	200000d8 	.word	0x200000d8
 80036fc:	200000d4 	.word	0x200000d4
 8003700:	200001c0 	.word	0x200001c0
 8003704:	200001bc 	.word	0x200001bc

08003708 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800370e:	4b2d      	ldr	r3, [pc, #180]	; (80037c4 <vTaskSwitchContext+0xbc>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003716:	4b2c      	ldr	r3, [pc, #176]	; (80037c8 <vTaskSwitchContext+0xc0>)
 8003718:	2201      	movs	r2, #1
 800371a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800371c:	e04d      	b.n	80037ba <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 800371e:	4b2a      	ldr	r3, [pc, #168]	; (80037c8 <vTaskSwitchContext+0xc0>)
 8003720:	2200      	movs	r2, #0
 8003722:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003724:	4b29      	ldr	r3, [pc, #164]	; (80037cc <vTaskSwitchContext+0xc4>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	fab3 f383 	clz	r3, r3
 8003730:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003732:	7afb      	ldrb	r3, [r7, #11]
 8003734:	f1c3 031f 	rsb	r3, r3, #31
 8003738:	617b      	str	r3, [r7, #20]
 800373a:	4925      	ldr	r1, [pc, #148]	; (80037d0 <vTaskSwitchContext+0xc8>)
 800373c:	697a      	ldr	r2, [r7, #20]
 800373e:	4613      	mov	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	440b      	add	r3, r1
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10a      	bne.n	8003764 <vTaskSwitchContext+0x5c>
        __asm volatile
 800374e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003752:	f383 8811 	msr	BASEPRI, r3
 8003756:	f3bf 8f6f 	isb	sy
 800375a:	f3bf 8f4f 	dsb	sy
 800375e:	607b      	str	r3, [r7, #4]
    }
 8003760:	bf00      	nop
 8003762:	e7fe      	b.n	8003762 <vTaskSwitchContext+0x5a>
 8003764:	697a      	ldr	r2, [r7, #20]
 8003766:	4613      	mov	r3, r2
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	4413      	add	r3, r2
 800376c:	009b      	lsls	r3, r3, #2
 800376e:	4a18      	ldr	r2, [pc, #96]	; (80037d0 <vTaskSwitchContext+0xc8>)
 8003770:	4413      	add	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	605a      	str	r2, [r3, #4]
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	3308      	adds	r3, #8
 8003786:	429a      	cmp	r2, r3
 8003788:	d104      	bne.n	8003794 <vTaskSwitchContext+0x8c>
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	605a      	str	r2, [r3, #4]
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	4a0e      	ldr	r2, [pc, #56]	; (80037d4 <vTaskSwitchContext+0xcc>)
 800379c:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800379e:	4b0d      	ldr	r3, [pc, #52]	; (80037d4 <vTaskSwitchContext+0xcc>)
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	4b0d      	ldr	r3, [pc, #52]	; (80037d8 <vTaskSwitchContext+0xd0>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d102      	bne.n	80037b0 <vTaskSwitchContext+0xa8>
 80037aa:	f002 fcf1 	bl	8006190 <SEGGER_SYSVIEW_OnIdle>
}
 80037ae:	e004      	b.n	80037ba <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 80037b0:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <vTaskSwitchContext+0xcc>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f002 fd49 	bl	800624c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80037ba:	bf00      	nop
 80037bc:	3718      	adds	r7, #24
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	200001d4 	.word	0x200001d4
 80037c8:	200001c0 	.word	0x200001c0
 80037cc:	200001b4 	.word	0x200001b4
 80037d0:	200000d8 	.word	0x200000d8
 80037d4:	200000d4 	.word	0x200000d4
 80037d8:	200001d0 	.word	0x200001d0

080037dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10a      	bne.n	8003802 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80037ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037f0:	f383 8811 	msr	BASEPRI, r3
 80037f4:	f3bf 8f6f 	isb	sy
 80037f8:	f3bf 8f4f 	dsb	sy
 80037fc:	60fb      	str	r3, [r7, #12]
    }
 80037fe:	bf00      	nop
 8003800:	e7fe      	b.n	8003800 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003802:	4b07      	ldr	r3, [pc, #28]	; (8003820 <vTaskPlaceOnEventList+0x44>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	3318      	adds	r3, #24
 8003808:	4619      	mov	r1, r3
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7fe fe35 	bl	800247a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003810:	2101      	movs	r1, #1
 8003812:	6838      	ldr	r0, [r7, #0]
 8003814:	f000 fa72 	bl	8003cfc <prvAddCurrentTaskToDelayedList>
}
 8003818:	bf00      	nop
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	200000d4 	.word	0x200000d4

08003824 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10a      	bne.n	800384c <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8003836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383a:	f383 8811 	msr	BASEPRI, r3
 800383e:	f3bf 8f6f 	isb	sy
 8003842:	f3bf 8f4f 	dsb	sy
 8003846:	617b      	str	r3, [r7, #20]
    }
 8003848:	bf00      	nop
 800384a:	e7fe      	b.n	800384a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800384c:	4b0b      	ldr	r3, [pc, #44]	; (800387c <vTaskPlaceOnEventListRestricted+0x58>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3318      	adds	r3, #24
 8003852:	4619      	mov	r1, r3
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f7fe fdec 	bl	8002432 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003860:	f04f 33ff 	mov.w	r3, #4294967295
 8003864:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003866:	2024      	movs	r0, #36	; 0x24
 8003868:	f001 ff94 	bl	8005794 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	68b8      	ldr	r0, [r7, #8]
 8003870:	f000 fa44 	bl	8003cfc <prvAddCurrentTaskToDelayedList>
    }
 8003874:	bf00      	nop
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	200000d4 	.word	0x200000d4

08003880 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b086      	sub	sp, #24
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10a      	bne.n	80038ac <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003896:	f04f 0350 	mov.w	r3, #80	; 0x50
 800389a:	f383 8811 	msr	BASEPRI, r3
 800389e:	f3bf 8f6f 	isb	sy
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	60fb      	str	r3, [r7, #12]
    }
 80038a8:	bf00      	nop
 80038aa:	e7fe      	b.n	80038aa <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	3318      	adds	r3, #24
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fe fe1b 	bl	80024ec <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038b6:	4b1f      	ldr	r3, [pc, #124]	; (8003934 <xTaskRemoveFromEventList+0xb4>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d120      	bne.n	8003900 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	3304      	adds	r3, #4
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fe fe12 	bl	80024ec <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f002 fd00 	bl	80062d0 <SEGGER_SYSVIEW_OnTaskStartReady>
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d4:	2201      	movs	r2, #1
 80038d6:	409a      	lsls	r2, r3
 80038d8:	4b17      	ldr	r3, [pc, #92]	; (8003938 <xTaskRemoveFromEventList+0xb8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4313      	orrs	r3, r2
 80038de:	4a16      	ldr	r2, [pc, #88]	; (8003938 <xTaskRemoveFromEventList+0xb8>)
 80038e0:	6013      	str	r3, [r2, #0]
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038e6:	4613      	mov	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	4a13      	ldr	r2, [pc, #76]	; (800393c <xTaskRemoveFromEventList+0xbc>)
 80038f0:	441a      	add	r2, r3
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	3304      	adds	r3, #4
 80038f6:	4619      	mov	r1, r3
 80038f8:	4610      	mov	r0, r2
 80038fa:	f7fe fd9a 	bl	8002432 <vListInsertEnd>
 80038fe:	e005      	b.n	800390c <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	3318      	adds	r3, #24
 8003904:	4619      	mov	r1, r3
 8003906:	480e      	ldr	r0, [pc, #56]	; (8003940 <xTaskRemoveFromEventList+0xc0>)
 8003908:	f7fe fd93 	bl	8002432 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003910:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <xTaskRemoveFromEventList+0xc4>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003916:	429a      	cmp	r2, r3
 8003918:	d905      	bls.n	8003926 <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800391a:	2301      	movs	r3, #1
 800391c:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800391e:	4b0a      	ldr	r3, [pc, #40]	; (8003948 <xTaskRemoveFromEventList+0xc8>)
 8003920:	2201      	movs	r2, #1
 8003922:	601a      	str	r2, [r3, #0]
 8003924:	e001      	b.n	800392a <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8003926:	2300      	movs	r3, #0
 8003928:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800392a:	697b      	ldr	r3, [r7, #20]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	200001d4 	.word	0x200001d4
 8003938:	200001b4 	.word	0x200001b4
 800393c:	200000d8 	.word	0x200000d8
 8003940:	2000016c 	.word	0x2000016c
 8003944:	200000d4 	.word	0x200000d4
 8003948:	200001c0 	.word	0x200001c0

0800394c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003954:	4b06      	ldr	r3, [pc, #24]	; (8003970 <vTaskInternalSetTimeOutState+0x24>)
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800395c:	4b05      	ldr	r3, [pc, #20]	; (8003974 <vTaskInternalSetTimeOutState+0x28>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	605a      	str	r2, [r3, #4]
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr
 8003970:	200001c4 	.word	0x200001c4
 8003974:	200001b0 	.word	0x200001b0

08003978 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b088      	sub	sp, #32
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d10a      	bne.n	800399e <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8003988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800398c:	f383 8811 	msr	BASEPRI, r3
 8003990:	f3bf 8f6f 	isb	sy
 8003994:	f3bf 8f4f 	dsb	sy
 8003998:	613b      	str	r3, [r7, #16]
    }
 800399a:	bf00      	nop
 800399c:	e7fe      	b.n	800399c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d10a      	bne.n	80039ba <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80039a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a8:	f383 8811 	msr	BASEPRI, r3
 80039ac:	f3bf 8f6f 	isb	sy
 80039b0:	f3bf 8f4f 	dsb	sy
 80039b4:	60fb      	str	r3, [r7, #12]
    }
 80039b6:	bf00      	nop
 80039b8:	e7fe      	b.n	80039b8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80039ba:	f000 fe55 	bl	8004668 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80039be:	4b1f      	ldr	r3, [pc, #124]	; (8003a3c <xTaskCheckForTimeOut+0xc4>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	69ba      	ldr	r2, [r7, #24]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d6:	d102      	bne.n	80039de <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80039d8:	2300      	movs	r3, #0
 80039da:	61fb      	str	r3, [r7, #28]
 80039dc:	e026      	b.n	8003a2c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	4b17      	ldr	r3, [pc, #92]	; (8003a40 <xTaskCheckForTimeOut+0xc8>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d00a      	beq.n	8003a00 <xTaskCheckForTimeOut+0x88>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	429a      	cmp	r2, r3
 80039f2:	d305      	bcc.n	8003a00 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80039f4:	2301      	movs	r3, #1
 80039f6:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	2200      	movs	r2, #0
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	e015      	b.n	8003a2c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	697a      	ldr	r2, [r7, #20]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d20b      	bcs.n	8003a22 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	1ad2      	subs	r2, r2, r3
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7ff ff98 	bl	800394c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
 8003a20:	e004      	b.n	8003a2c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003a2c:	f000 fe4c 	bl	80046c8 <vPortExitCritical>

    return xReturn;
 8003a30:	69fb      	ldr	r3, [r7, #28]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3720      	adds	r7, #32
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	200001b0 	.word	0x200001b0
 8003a40:	200001c4 	.word	0x200001c4

08003a44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003a44:	b480      	push	{r7}
 8003a46:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003a48:	4b03      	ldr	r3, [pc, #12]	; (8003a58 <vTaskMissedYield+0x14>)
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
}
 8003a4e:	bf00      	nop
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	200001c0 	.word	0x200001c0

08003a5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003a64:	f000 f852 	bl	8003b0c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <prvIdleTask+0x28>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d9f9      	bls.n	8003a64 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003a70:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <prvIdleTask+0x2c>)
 8003a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003a80:	e7f0      	b.n	8003a64 <prvIdleTask+0x8>
 8003a82:	bf00      	nop
 8003a84:	200000d8 	.word	0x200000d8
 8003a88:	e000ed04 	.word	0xe000ed04

08003a8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a92:	2300      	movs	r3, #0
 8003a94:	607b      	str	r3, [r7, #4]
 8003a96:	e00c      	b.n	8003ab2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	4413      	add	r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	4a12      	ldr	r2, [pc, #72]	; (8003aec <prvInitialiseTaskLists+0x60>)
 8003aa4:	4413      	add	r3, r2
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fe fc96 	bl	80023d8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	607b      	str	r3, [r7, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2b04      	cmp	r3, #4
 8003ab6:	d9ef      	bls.n	8003a98 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003ab8:	480d      	ldr	r0, [pc, #52]	; (8003af0 <prvInitialiseTaskLists+0x64>)
 8003aba:	f7fe fc8d 	bl	80023d8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003abe:	480d      	ldr	r0, [pc, #52]	; (8003af4 <prvInitialiseTaskLists+0x68>)
 8003ac0:	f7fe fc8a 	bl	80023d8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003ac4:	480c      	ldr	r0, [pc, #48]	; (8003af8 <prvInitialiseTaskLists+0x6c>)
 8003ac6:	f7fe fc87 	bl	80023d8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003aca:	480c      	ldr	r0, [pc, #48]	; (8003afc <prvInitialiseTaskLists+0x70>)
 8003acc:	f7fe fc84 	bl	80023d8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003ad0:	480b      	ldr	r0, [pc, #44]	; (8003b00 <prvInitialiseTaskLists+0x74>)
 8003ad2:	f7fe fc81 	bl	80023d8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003ad6:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <prvInitialiseTaskLists+0x78>)
 8003ad8:	4a05      	ldr	r2, [pc, #20]	; (8003af0 <prvInitialiseTaskLists+0x64>)
 8003ada:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003adc:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <prvInitialiseTaskLists+0x7c>)
 8003ade:	4a05      	ldr	r2, [pc, #20]	; (8003af4 <prvInitialiseTaskLists+0x68>)
 8003ae0:	601a      	str	r2, [r3, #0]
}
 8003ae2:	bf00      	nop
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	200000d8 	.word	0x200000d8
 8003af0:	2000013c 	.word	0x2000013c
 8003af4:	20000150 	.word	0x20000150
 8003af8:	2000016c 	.word	0x2000016c
 8003afc:	20000180 	.word	0x20000180
 8003b00:	20000198 	.word	0x20000198
 8003b04:	20000164 	.word	0x20000164
 8003b08:	20000168 	.word	0x20000168

08003b0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b12:	e019      	b.n	8003b48 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003b14:	f000 fda8 	bl	8004668 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b18:	4b10      	ldr	r3, [pc, #64]	; (8003b5c <prvCheckTasksWaitingTermination+0x50>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3304      	adds	r3, #4
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7fe fce1 	bl	80024ec <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003b2a:	4b0d      	ldr	r3, [pc, #52]	; (8003b60 <prvCheckTasksWaitingTermination+0x54>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	4a0b      	ldr	r2, [pc, #44]	; (8003b60 <prvCheckTasksWaitingTermination+0x54>)
 8003b32:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <prvCheckTasksWaitingTermination+0x58>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	4a0a      	ldr	r2, [pc, #40]	; (8003b64 <prvCheckTasksWaitingTermination+0x58>)
 8003b3c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003b3e:	f000 fdc3 	bl	80046c8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f810 	bl	8003b68 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b48:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <prvCheckTasksWaitingTermination+0x58>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1e1      	bne.n	8003b14 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003b50:	bf00      	nop
 8003b52:	bf00      	nop
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20000180 	.word	0x20000180
 8003b60:	200001ac 	.word	0x200001ac
 8003b64:	20000194 	.word	0x20000194

08003b68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b74:	4618      	mov	r0, r3
 8003b76:	f000 ff81 	bl	8004a7c <vPortFree>
                vPortFree( pxTCB );
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 ff7e 	bl	8004a7c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <prvResetNextTaskUnblockTime+0x30>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d104      	bne.n	8003ba0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b96:	4b09      	ldr	r3, [pc, #36]	; (8003bbc <prvResetNextTaskUnblockTime+0x34>)
 8003b98:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b9e:	e005      	b.n	8003bac <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ba0:	4b05      	ldr	r3, [pc, #20]	; (8003bb8 <prvResetNextTaskUnblockTime+0x30>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a04      	ldr	r2, [pc, #16]	; (8003bbc <prvResetNextTaskUnblockTime+0x34>)
 8003baa:	6013      	str	r3, [r2, #0]
}
 8003bac:	bf00      	nop
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr
 8003bb6:	bf00      	nop
 8003bb8:	20000164 	.word	0x20000164
 8003bbc:	200001cc 	.word	0x200001cc

08003bc0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <xTaskGetSchedulerState+0x34>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d102      	bne.n	8003bd4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	607b      	str	r3, [r7, #4]
 8003bd2:	e008      	b.n	8003be6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bd4:	4b08      	ldr	r3, [pc, #32]	; (8003bf8 <xTaskGetSchedulerState+0x38>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d102      	bne.n	8003be2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	607b      	str	r3, [r7, #4]
 8003be0:	e001      	b.n	8003be6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003be2:	2300      	movs	r3, #0
 8003be4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003be6:	687b      	ldr	r3, [r7, #4]
    }
 8003be8:	4618      	mov	r0, r3
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	200001b8 	.word	0x200001b8
 8003bf8:	200001d4 	.word	0x200001d4

08003bfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d068      	beq.n	8003ce4 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003c12:	4b37      	ldr	r3, [pc, #220]	; (8003cf0 <xTaskPriorityDisinherit+0xf4>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d00a      	beq.n	8003c32 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8003c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	60fb      	str	r3, [r7, #12]
    }
 8003c2e:	bf00      	nop
 8003c30:	e7fe      	b.n	8003c30 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	60bb      	str	r3, [r7, #8]
    }
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c54:	1e5a      	subs	r2, r3, #1
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d03e      	beq.n	8003ce4 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d13a      	bne.n	8003ce4 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	3304      	adds	r3, #4
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fe fc3a 	bl	80024ec <uxListRemove>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10a      	bne.n	8003c94 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c82:	2201      	movs	r2, #1
 8003c84:	fa02 f303 	lsl.w	r3, r2, r3
 8003c88:	43da      	mvns	r2, r3
 8003c8a:	4b1a      	ldr	r3, [pc, #104]	; (8003cf4 <xTaskPriorityDisinherit+0xf8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4013      	ands	r3, r2
 8003c90:	4a18      	ldr	r2, [pc, #96]	; (8003cf4 <xTaskPriorityDisinherit+0xf8>)
 8003c92:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4619      	mov	r1, r3
 8003c98:	204a      	movs	r0, #74	; 0x4a
 8003c9a:	f001 fd99 	bl	80057d0 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003caa:	f1c3 0205 	rsb	r2, r3, #5
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	409a      	lsls	r2, r3
 8003cba:	4b0e      	ldr	r3, [pc, #56]	; (8003cf4 <xTaskPriorityDisinherit+0xf8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	4a0c      	ldr	r2, [pc, #48]	; (8003cf4 <xTaskPriorityDisinherit+0xf8>)
 8003cc2:	6013      	str	r3, [r2, #0]
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cc8:	4613      	mov	r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	4413      	add	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4a09      	ldr	r2, [pc, #36]	; (8003cf8 <xTaskPriorityDisinherit+0xfc>)
 8003cd2:	441a      	add	r2, r3
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	3304      	adds	r3, #4
 8003cd8:	4619      	mov	r1, r3
 8003cda:	4610      	mov	r0, r2
 8003cdc:	f7fe fba9 	bl	8002432 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003ce4:	697b      	ldr	r3, [r7, #20]
    }
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	200000d4 	.word	0x200000d4
 8003cf4:	200001b4 	.word	0x200001b4
 8003cf8:	200000d8 	.word	0x200000d8

08003cfc <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003d06:	4b32      	ldr	r3, [pc, #200]	; (8003dd0 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d0c:	4b31      	ldr	r3, [pc, #196]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	3304      	adds	r3, #4
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fe fbea 	bl	80024ec <uxListRemove>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10b      	bne.n	8003d36 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003d1e:	4b2d      	ldr	r3, [pc, #180]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	2201      	movs	r2, #1
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	43da      	mvns	r2, r3
 8003d2c:	4b2a      	ldr	r3, [pc, #168]	; (8003dd8 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4013      	ands	r3, r2
 8003d32:	4a29      	ldr	r2, [pc, #164]	; (8003dd8 <prvAddCurrentTaskToDelayedList+0xdc>)
 8003d34:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3c:	d110      	bne.n	8003d60 <prvAddCurrentTaskToDelayedList+0x64>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00d      	beq.n	8003d60 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003d44:	4b23      	ldr	r3, [pc, #140]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	211b      	movs	r1, #27
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f002 fb02 	bl	8006354 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d50:	4b20      	ldr	r3, [pc, #128]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	3304      	adds	r3, #4
 8003d56:	4619      	mov	r1, r3
 8003d58:	4820      	ldr	r0, [pc, #128]	; (8003ddc <prvAddCurrentTaskToDelayedList+0xe0>)
 8003d5a:	f7fe fb6a 	bl	8002432 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003d5e:	e032      	b.n	8003dc6 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4413      	add	r3, r2
 8003d66:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003d68:	4b1a      	ldr	r3, [pc, #104]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d20f      	bcs.n	8003d98 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003d78:	4b16      	ldr	r3, [pc, #88]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	2104      	movs	r1, #4
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f002 fae8 	bl	8006354 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d84:	4b16      	ldr	r3, [pc, #88]	; (8003de0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	3304      	adds	r3, #4
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4610      	mov	r0, r2
 8003d92:	f7fe fb72 	bl	800247a <vListInsert>
}
 8003d96:	e016      	b.n	8003dc6 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003d98:	4b0e      	ldr	r3, [pc, #56]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2104      	movs	r1, #4
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f002 fad8 	bl	8006354 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003da4:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	4b0a      	ldr	r3, [pc, #40]	; (8003dd4 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3304      	adds	r3, #4
 8003dae:	4619      	mov	r1, r3
 8003db0:	4610      	mov	r0, r2
 8003db2:	f7fe fb62 	bl	800247a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003db6:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <prvAddCurrentTaskToDelayedList+0xec>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d202      	bcs.n	8003dc6 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003dc0:	4a09      	ldr	r2, [pc, #36]	; (8003de8 <prvAddCurrentTaskToDelayedList+0xec>)
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	6013      	str	r3, [r2, #0]
}
 8003dc6:	bf00      	nop
 8003dc8:	3710      	adds	r7, #16
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	200001b0 	.word	0x200001b0
 8003dd4:	200000d4 	.word	0x200000d4
 8003dd8:	200001b4 	.word	0x200001b4
 8003ddc:	20000198 	.word	0x20000198
 8003de0:	20000168 	.word	0x20000168
 8003de4:	20000164 	.word	0x20000164
 8003de8:	200001cc 	.word	0x200001cc

08003dec <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003df6:	f000 fad5 	bl	80043a4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003dfa:	4b11      	ldr	r3, [pc, #68]	; (8003e40 <xTimerCreateTimerTask+0x54>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00b      	beq.n	8003e1a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003e02:	4b10      	ldr	r3, [pc, #64]	; (8003e44 <xTimerCreateTimerTask+0x58>)
 8003e04:	9301      	str	r3, [sp, #4]
 8003e06:	2302      	movs	r3, #2
 8003e08:	9300      	str	r3, [sp, #0]
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e10:	490d      	ldr	r1, [pc, #52]	; (8003e48 <xTimerCreateTimerTask+0x5c>)
 8003e12:	480e      	ldr	r0, [pc, #56]	; (8003e4c <xTimerCreateTimerTask+0x60>)
 8003e14:	f7ff f8ee 	bl	8002ff4 <xTaskCreate>
 8003e18:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d10a      	bne.n	8003e36 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e24:	f383 8811 	msr	BASEPRI, r3
 8003e28:	f3bf 8f6f 	isb	sy
 8003e2c:	f3bf 8f4f 	dsb	sy
 8003e30:	603b      	str	r3, [r7, #0]
    }
 8003e32:	bf00      	nop
 8003e34:	e7fe      	b.n	8003e34 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003e36:	687b      	ldr	r3, [r7, #4]
    }
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3708      	adds	r7, #8
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	20000208 	.word	0x20000208
 8003e44:	2000020c 	.word	0x2000020c
 8003e48:	08006a78 	.word	0x08006a78
 8003e4c:	08003f85 	.word	0x08003f85

08003e50 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b08a      	sub	sp, #40	; 0x28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	607a      	str	r2, [r7, #4]
 8003e5c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d10a      	bne.n	8003e7e <xTimerGenericCommand+0x2e>
        __asm volatile
 8003e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e6c:	f383 8811 	msr	BASEPRI, r3
 8003e70:	f3bf 8f6f 	isb	sy
 8003e74:	f3bf 8f4f 	dsb	sy
 8003e78:	623b      	str	r3, [r7, #32]
    }
 8003e7a:	bf00      	nop
 8003e7c:	e7fe      	b.n	8003e7c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003e7e:	4b1a      	ldr	r3, [pc, #104]	; (8003ee8 <xTimerGenericCommand+0x98>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d02a      	beq.n	8003edc <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2b05      	cmp	r3, #5
 8003e96:	dc18      	bgt.n	8003eca <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003e98:	f7ff fe92 	bl	8003bc0 <xTaskGetSchedulerState>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d109      	bne.n	8003eb6 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003ea2:	4b11      	ldr	r3, [pc, #68]	; (8003ee8 <xTimerGenericCommand+0x98>)
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	f107 0114 	add.w	r1, r7, #20
 8003eaa:	2300      	movs	r3, #0
 8003eac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003eae:	f7fe fc37 	bl	8002720 <xQueueGenericSend>
 8003eb2:	6278      	str	r0, [r7, #36]	; 0x24
 8003eb4:	e012      	b.n	8003edc <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003eb6:	4b0c      	ldr	r3, [pc, #48]	; (8003ee8 <xTimerGenericCommand+0x98>)
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	f107 0114 	add.w	r1, r7, #20
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f7fe fc2d 	bl	8002720 <xQueueGenericSend>
 8003ec6:	6278      	str	r0, [r7, #36]	; 0x24
 8003ec8:	e008      	b.n	8003edc <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003eca:	4b07      	ldr	r3, [pc, #28]	; (8003ee8 <xTimerGenericCommand+0x98>)
 8003ecc:	6818      	ldr	r0, [r3, #0]
 8003ece:	f107 0114 	add.w	r1, r7, #20
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	f7fe fd49 	bl	800296c <xQueueGenericSendFromISR>
 8003eda:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3728      	adds	r7, #40	; 0x28
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	20000208 	.word	0x20000208

08003eec <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af02      	add	r7, sp, #8
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ef6:	4b22      	ldr	r3, [pc, #136]	; (8003f80 <prvProcessExpiredTimer+0x94>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	3304      	adds	r3, #4
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe faf1 	bl	80024ec <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d022      	beq.n	8003f5e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	699a      	ldr	r2, [r3, #24]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	18d1      	adds	r1, r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	6978      	ldr	r0, [r7, #20]
 8003f26:	f000 f8d1 	bl	80040cc <prvInsertTimerInActiveList>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d01f      	beq.n	8003f70 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f30:	2300      	movs	r3, #0
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	2300      	movs	r3, #0
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	2100      	movs	r1, #0
 8003f3a:	6978      	ldr	r0, [r7, #20]
 8003f3c:	f7ff ff88 	bl	8003e50 <xTimerGenericCommand>
 8003f40:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d113      	bne.n	8003f70 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4c:	f383 8811 	msr	BASEPRI, r3
 8003f50:	f3bf 8f6f 	isb	sy
 8003f54:	f3bf 8f4f 	dsb	sy
 8003f58:	60fb      	str	r3, [r7, #12]
    }
 8003f5a:	bf00      	nop
 8003f5c:	e7fe      	b.n	8003f5c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f64:	f023 0301 	bic.w	r3, r3, #1
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	6a1b      	ldr	r3, [r3, #32]
 8003f74:	6978      	ldr	r0, [r7, #20]
 8003f76:	4798      	blx	r3
    }
 8003f78:	bf00      	nop
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20000200 	.word	0x20000200

08003f84 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003f8c:	f107 0308 	add.w	r3, r7, #8
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 f857 	bl	8004044 <prvGetNextExpireTime>
 8003f96:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f803 	bl	8003fa8 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003fa2:	f000 f8d5 	bl	8004150 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003fa6:	e7f1      	b.n	8003f8c <prvTimerTask+0x8>

08003fa8 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003fb2:	f7ff fa1d 	bl	80033f0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003fb6:	f107 0308 	add.w	r3, r7, #8
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 f866 	bl	800408c <prvSampleTimeNow>
 8003fc0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d130      	bne.n	800402a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10a      	bne.n	8003fe4 <prvProcessTimerOrBlockTask+0x3c>
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d806      	bhi.n	8003fe4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003fd6:	f7ff fa19 	bl	800340c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003fda:	68f9      	ldr	r1, [r7, #12]
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7ff ff85 	bl	8003eec <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003fe2:	e024      	b.n	800402e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003fea:	4b13      	ldr	r3, [pc, #76]	; (8004038 <prvProcessTimerOrBlockTask+0x90>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <prvProcessTimerOrBlockTask+0x50>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e000      	b.n	8003ffa <prvProcessTimerOrBlockTask+0x52>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003ffc:	4b0f      	ldr	r3, [pc, #60]	; (800403c <prvProcessTimerOrBlockTask+0x94>)
 8003ffe:	6818      	ldr	r0, [r3, #0]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	4619      	mov	r1, r3
 800400a:	f7fe ffbf 	bl	8002f8c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800400e:	f7ff f9fd 	bl	800340c <xTaskResumeAll>
 8004012:	4603      	mov	r3, r0
 8004014:	2b00      	cmp	r3, #0
 8004016:	d10a      	bne.n	800402e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8004018:	4b09      	ldr	r3, [pc, #36]	; (8004040 <prvProcessTimerOrBlockTask+0x98>)
 800401a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	f3bf 8f4f 	dsb	sy
 8004024:	f3bf 8f6f 	isb	sy
    }
 8004028:	e001      	b.n	800402e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800402a:	f7ff f9ef 	bl	800340c <xTaskResumeAll>
    }
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	20000204 	.word	0x20000204
 800403c:	20000208 	.word	0x20000208
 8004040:	e000ed04 	.word	0xe000ed04

08004044 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800404c:	4b0e      	ldr	r3, [pc, #56]	; (8004088 <prvGetNextExpireTime+0x44>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <prvGetNextExpireTime+0x16>
 8004056:	2201      	movs	r2, #1
 8004058:	e000      	b.n	800405c <prvGetNextExpireTime+0x18>
 800405a:	2200      	movs	r2, #0
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d105      	bne.n	8004074 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004068:	4b07      	ldr	r3, [pc, #28]	; (8004088 <prvGetNextExpireTime+0x44>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	60fb      	str	r3, [r7, #12]
 8004072:	e001      	b.n	8004078 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004078:	68fb      	ldr	r3, [r7, #12]
    }
 800407a:	4618      	mov	r0, r3
 800407c:	3714      	adds	r7, #20
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	20000200 	.word	0x20000200

0800408c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004094:	f7ff fa5a 	bl	800354c <xTaskGetTickCount>
 8004098:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800409a:	4b0b      	ldr	r3, [pc, #44]	; (80040c8 <prvSampleTimeNow+0x3c>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d205      	bcs.n	80040b0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80040a4:	f000 f91a 	bl	80042dc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	e002      	b.n	80040b6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80040b6:	4a04      	ldr	r2, [pc, #16]	; (80040c8 <prvSampleTimeNow+0x3c>)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80040bc:	68fb      	ldr	r3, [r7, #12]
    }
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20000210 	.word	0x20000210

080040cc <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80040da:	2300      	movs	r3, #0
 80040dc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80040ea:	68ba      	ldr	r2, [r7, #8]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d812      	bhi.n	8004118 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	1ad2      	subs	r2, r2, r3
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d302      	bcc.n	8004106 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004100:	2301      	movs	r3, #1
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	e01b      	b.n	800413e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004106:	4b10      	ldr	r3, [pc, #64]	; (8004148 <prvInsertTimerInActiveList+0x7c>)
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	3304      	adds	r3, #4
 800410e:	4619      	mov	r1, r3
 8004110:	4610      	mov	r0, r2
 8004112:	f7fe f9b2 	bl	800247a <vListInsert>
 8004116:	e012      	b.n	800413e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d206      	bcs.n	800412e <prvInsertTimerInActiveList+0x62>
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d302      	bcc.n	800412e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004128:	2301      	movs	r3, #1
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	e007      	b.n	800413e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800412e:	4b07      	ldr	r3, [pc, #28]	; (800414c <prvInsertTimerInActiveList+0x80>)
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	3304      	adds	r3, #4
 8004136:	4619      	mov	r1, r3
 8004138:	4610      	mov	r0, r2
 800413a:	f7fe f99e 	bl	800247a <vListInsert>
            }
        }

        return xProcessTimerNow;
 800413e:	697b      	ldr	r3, [r7, #20]
    }
 8004140:	4618      	mov	r0, r3
 8004142:	3718      	adds	r7, #24
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000204 	.word	0x20000204
 800414c:	20000200 	.word	0x20000200

08004150 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004150:	b580      	push	{r7, lr}
 8004152:	b08c      	sub	sp, #48	; 0x30
 8004154:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004156:	e0ae      	b.n	80042b6 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	2b00      	cmp	r3, #0
 800415c:	f2c0 80aa 	blt.w	80042b4 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d004      	beq.n	8004176 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800416c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416e:	3304      	adds	r3, #4
 8004170:	4618      	mov	r0, r3
 8004172:	f7fe f9bb 	bl	80024ec <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004176:	1d3b      	adds	r3, r7, #4
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff ff87 	bl	800408c <prvSampleTimeNow>
 800417e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	2b09      	cmp	r3, #9
 8004184:	f200 8097 	bhi.w	80042b6 <prvProcessReceivedCommands+0x166>
 8004188:	a201      	add	r2, pc, #4	; (adr r2, 8004190 <prvProcessReceivedCommands+0x40>)
 800418a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800418e:	bf00      	nop
 8004190:	080041b9 	.word	0x080041b9
 8004194:	080041b9 	.word	0x080041b9
 8004198:	080041b9 	.word	0x080041b9
 800419c:	0800422d 	.word	0x0800422d
 80041a0:	08004241 	.word	0x08004241
 80041a4:	0800428b 	.word	0x0800428b
 80041a8:	080041b9 	.word	0x080041b9
 80041ac:	080041b9 	.word	0x080041b9
 80041b0:	0800422d 	.word	0x0800422d
 80041b4:	08004241 	.word	0x08004241
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80041b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041be:	f043 0301 	orr.w	r3, r3, #1
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	18d1      	adds	r1, r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6a3a      	ldr	r2, [r7, #32]
 80041d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80041d8:	f7ff ff78 	bl	80040cc <prvInsertTimerInActiveList>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d069      	beq.n	80042b6 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80041e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e4:	6a1b      	ldr	r3, [r3, #32]
 80041e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80041e8:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80041ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d05e      	beq.n	80042b6 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	441a      	add	r2, r3
 8004200:	2300      	movs	r3, #0
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	2300      	movs	r3, #0
 8004206:	2100      	movs	r1, #0
 8004208:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800420a:	f7ff fe21 	bl	8003e50 <xTimerGenericCommand>
 800420e:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8004210:	69fb      	ldr	r3, [r7, #28]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d14f      	bne.n	80042b6 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8004216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800421a:	f383 8811 	msr	BASEPRI, r3
 800421e:	f3bf 8f6f 	isb	sy
 8004222:	f3bf 8f4f 	dsb	sy
 8004226:	61bb      	str	r3, [r7, #24]
    }
 8004228:	bf00      	nop
 800422a:	e7fe      	b.n	800422a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800422c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004232:	f023 0301 	bic.w	r3, r3, #1
 8004236:	b2da      	uxtb	r2, r3
 8004238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 800423e:	e03a      	b.n	80042b6 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004246:	f043 0301 	orr.w	r3, r3, #1
 800424a:	b2da      	uxtb	r2, r3
 800424c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004256:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10a      	bne.n	8004276 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8004260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	617b      	str	r3, [r7, #20]
    }
 8004272:	bf00      	nop
 8004274:	e7fe      	b.n	8004274 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	699a      	ldr	r2, [r3, #24]
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	18d1      	adds	r1, r2, r3
 800427e:	6a3b      	ldr	r3, [r7, #32]
 8004280:	6a3a      	ldr	r2, [r7, #32]
 8004282:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004284:	f7ff ff22 	bl	80040cc <prvInsertTimerInActiveList>
                        break;
 8004288:	e015      	b.n	80042b6 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800428a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d103      	bne.n	80042a0 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8004298:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800429a:	f000 fbef 	bl	8004a7c <vPortFree>
 800429e:	e00a      	b.n	80042b6 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042a6:	f023 0301 	bic.w	r3, r3, #1
 80042aa:	b2da      	uxtb	r2, r3
 80042ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80042b2:	e000      	b.n	80042b6 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80042b4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80042b6:	4b08      	ldr	r3, [pc, #32]	; (80042d8 <prvProcessReceivedCommands+0x188>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f107 0108 	add.w	r1, r7, #8
 80042be:	2200      	movs	r2, #0
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7fe fc11 	bl	8002ae8 <xQueueReceive>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f47f af45 	bne.w	8004158 <prvProcessReceivedCommands+0x8>
        }
    }
 80042ce:	bf00      	nop
 80042d0:	bf00      	nop
 80042d2:	3728      	adds	r7, #40	; 0x28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000208 	.word	0x20000208

080042dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80042dc:	b580      	push	{r7, lr}
 80042de:	b088      	sub	sp, #32
 80042e0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80042e2:	e048      	b.n	8004376 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80042e4:	4b2d      	ldr	r3, [pc, #180]	; (800439c <prvSwitchTimerLists+0xc0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042ee:	4b2b      	ldr	r3, [pc, #172]	; (800439c <prvSwitchTimerLists+0xc0>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	3304      	adds	r3, #4
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fe f8f5 	bl	80024ec <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004310:	f003 0304 	and.w	r3, r3, #4
 8004314:	2b00      	cmp	r3, #0
 8004316:	d02e      	beq.n	8004376 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	4413      	add	r3, r2
 8004320:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	429a      	cmp	r2, r3
 8004328:	d90e      	bls.n	8004348 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004336:	4b19      	ldr	r3, [pc, #100]	; (800439c <prvSwitchTimerLists+0xc0>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	3304      	adds	r3, #4
 800433e:	4619      	mov	r1, r3
 8004340:	4610      	mov	r0, r2
 8004342:	f7fe f89a 	bl	800247a <vListInsert>
 8004346:	e016      	b.n	8004376 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004348:	2300      	movs	r3, #0
 800434a:	9300      	str	r3, [sp, #0]
 800434c:	2300      	movs	r3, #0
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	2100      	movs	r1, #0
 8004352:	68f8      	ldr	r0, [r7, #12]
 8004354:	f7ff fd7c 	bl	8003e50 <xTimerGenericCommand>
 8004358:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10a      	bne.n	8004376 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8004360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004364:	f383 8811 	msr	BASEPRI, r3
 8004368:	f3bf 8f6f 	isb	sy
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	603b      	str	r3, [r7, #0]
    }
 8004372:	bf00      	nop
 8004374:	e7fe      	b.n	8004374 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004376:	4b09      	ldr	r3, [pc, #36]	; (800439c <prvSwitchTimerLists+0xc0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1b1      	bne.n	80042e4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004380:	4b06      	ldr	r3, [pc, #24]	; (800439c <prvSwitchTimerLists+0xc0>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8004386:	4b06      	ldr	r3, [pc, #24]	; (80043a0 <prvSwitchTimerLists+0xc4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a04      	ldr	r2, [pc, #16]	; (800439c <prvSwitchTimerLists+0xc0>)
 800438c:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800438e:	4a04      	ldr	r2, [pc, #16]	; (80043a0 <prvSwitchTimerLists+0xc4>)
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	6013      	str	r3, [r2, #0]
    }
 8004394:	bf00      	nop
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}
 800439c:	20000200 	.word	0x20000200
 80043a0:	20000204 	.word	0x20000204

080043a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80043a4:	b580      	push	{r7, lr}
 80043a6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80043a8:	f000 f95e 	bl	8004668 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80043ac:	4b12      	ldr	r3, [pc, #72]	; (80043f8 <prvCheckForValidListAndQueue+0x54>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d11d      	bne.n	80043f0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80043b4:	4811      	ldr	r0, [pc, #68]	; (80043fc <prvCheckForValidListAndQueue+0x58>)
 80043b6:	f7fe f80f 	bl	80023d8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80043ba:	4811      	ldr	r0, [pc, #68]	; (8004400 <prvCheckForValidListAndQueue+0x5c>)
 80043bc:	f7fe f80c 	bl	80023d8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80043c0:	4b10      	ldr	r3, [pc, #64]	; (8004404 <prvCheckForValidListAndQueue+0x60>)
 80043c2:	4a0e      	ldr	r2, [pc, #56]	; (80043fc <prvCheckForValidListAndQueue+0x58>)
 80043c4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80043c6:	4b10      	ldr	r3, [pc, #64]	; (8004408 <prvCheckForValidListAndQueue+0x64>)
 80043c8:	4a0d      	ldr	r2, [pc, #52]	; (8004400 <prvCheckForValidListAndQueue+0x5c>)
 80043ca:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80043cc:	2200      	movs	r2, #0
 80043ce:	210c      	movs	r1, #12
 80043d0:	200a      	movs	r0, #10
 80043d2:	f7fe f91d 	bl	8002610 <xQueueGenericCreate>
 80043d6:	4603      	mov	r3, r0
 80043d8:	4a07      	ldr	r2, [pc, #28]	; (80043f8 <prvCheckForValidListAndQueue+0x54>)
 80043da:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80043dc:	4b06      	ldr	r3, [pc, #24]	; (80043f8 <prvCheckForValidListAndQueue+0x54>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d005      	beq.n	80043f0 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80043e4:	4b04      	ldr	r3, [pc, #16]	; (80043f8 <prvCheckForValidListAndQueue+0x54>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4908      	ldr	r1, [pc, #32]	; (800440c <prvCheckForValidListAndQueue+0x68>)
 80043ea:	4618      	mov	r0, r3
 80043ec:	f7fe fd9c 	bl	8002f28 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80043f0:	f000 f96a 	bl	80046c8 <vPortExitCritical>
    }
 80043f4:	bf00      	nop
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	20000208 	.word	0x20000208
 80043fc:	200001d8 	.word	0x200001d8
 8004400:	200001ec 	.word	0x200001ec
 8004404:	20000200 	.word	0x20000200
 8004408:	20000204 	.word	0x20000204
 800440c:	08006a80 	.word	0x08006a80

08004410 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	3b04      	subs	r3, #4
 8004420:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004428:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	3b04      	subs	r3, #4
 800442e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f023 0201 	bic.w	r2, r3, #1
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	3b04      	subs	r3, #4
 800443e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004440:	4a0c      	ldr	r2, [pc, #48]	; (8004474 <pxPortInitialiseStack+0x64>)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	3b14      	subs	r3, #20
 800444a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	3b04      	subs	r3, #4
 8004456:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f06f 0202 	mvn.w	r2, #2
 800445e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	3b20      	subs	r3, #32
 8004464:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004466:	68fb      	ldr	r3, [r7, #12]
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	08004479 	.word	0x08004479

08004478 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800447e:	2300      	movs	r3, #0
 8004480:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004482:	4b12      	ldr	r3, [pc, #72]	; (80044cc <prvTaskExitError+0x54>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f1b3 3fff 	cmp.w	r3, #4294967295
 800448a:	d00a      	beq.n	80044a2 <prvTaskExitError+0x2a>
        __asm volatile
 800448c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004490:	f383 8811 	msr	BASEPRI, r3
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	f3bf 8f4f 	dsb	sy
 800449c:	60fb      	str	r3, [r7, #12]
    }
 800449e:	bf00      	nop
 80044a0:	e7fe      	b.n	80044a0 <prvTaskExitError+0x28>
        __asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	60bb      	str	r3, [r7, #8]
    }
 80044b4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80044b6:	bf00      	nop
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0fc      	beq.n	80044b8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80044be:	bf00      	nop
 80044c0:	bf00      	nop
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	20000020 	.word	0x20000020

080044d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80044d0:	4b07      	ldr	r3, [pc, #28]	; (80044f0 <pxCurrentTCBConst2>)
 80044d2:	6819      	ldr	r1, [r3, #0]
 80044d4:	6808      	ldr	r0, [r1, #0]
 80044d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044da:	f380 8809 	msr	PSP, r0
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f04f 0000 	mov.w	r0, #0
 80044e6:	f380 8811 	msr	BASEPRI, r0
 80044ea:	4770      	bx	lr
 80044ec:	f3af 8000 	nop.w

080044f0 <pxCurrentTCBConst2>:
 80044f0:	200000d4 	.word	0x200000d4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80044f4:	bf00      	nop
 80044f6:	bf00      	nop

080044f8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80044f8:	4808      	ldr	r0, [pc, #32]	; (800451c <prvPortStartFirstTask+0x24>)
 80044fa:	6800      	ldr	r0, [r0, #0]
 80044fc:	6800      	ldr	r0, [r0, #0]
 80044fe:	f380 8808 	msr	MSP, r0
 8004502:	f04f 0000 	mov.w	r0, #0
 8004506:	f380 8814 	msr	CONTROL, r0
 800450a:	b662      	cpsie	i
 800450c:	b661      	cpsie	f
 800450e:	f3bf 8f4f 	dsb	sy
 8004512:	f3bf 8f6f 	isb	sy
 8004516:	df00      	svc	0
 8004518:	bf00      	nop
 800451a:	0000      	.short	0x0000
 800451c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004520:	bf00      	nop
 8004522:	bf00      	nop

08004524 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b086      	sub	sp, #24
 8004528:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800452a:	4b46      	ldr	r3, [pc, #280]	; (8004644 <xPortStartScheduler+0x120>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a46      	ldr	r2, [pc, #280]	; (8004648 <xPortStartScheduler+0x124>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d10a      	bne.n	800454a <xPortStartScheduler+0x26>
        __asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	613b      	str	r3, [r7, #16]
    }
 8004546:	bf00      	nop
 8004548:	e7fe      	b.n	8004548 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800454a:	4b3e      	ldr	r3, [pc, #248]	; (8004644 <xPortStartScheduler+0x120>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a3f      	ldr	r2, [pc, #252]	; (800464c <xPortStartScheduler+0x128>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d10a      	bne.n	800456a <xPortStartScheduler+0x46>
        __asm volatile
 8004554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004558:	f383 8811 	msr	BASEPRI, r3
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	60fb      	str	r3, [r7, #12]
    }
 8004566:	bf00      	nop
 8004568:	e7fe      	b.n	8004568 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800456a:	4b39      	ldr	r3, [pc, #228]	; (8004650 <xPortStartScheduler+0x12c>)
 800456c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	b2db      	uxtb	r3, r3
 8004574:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	22ff      	movs	r2, #255	; 0xff
 800457a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	b2db      	uxtb	r3, r3
 8004582:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004584:	78fb      	ldrb	r3, [r7, #3]
 8004586:	b2db      	uxtb	r3, r3
 8004588:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800458c:	b2da      	uxtb	r2, r3
 800458e:	4b31      	ldr	r3, [pc, #196]	; (8004654 <xPortStartScheduler+0x130>)
 8004590:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004592:	4b31      	ldr	r3, [pc, #196]	; (8004658 <xPortStartScheduler+0x134>)
 8004594:	2207      	movs	r2, #7
 8004596:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004598:	e009      	b.n	80045ae <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800459a:	4b2f      	ldr	r3, [pc, #188]	; (8004658 <xPortStartScheduler+0x134>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	3b01      	subs	r3, #1
 80045a0:	4a2d      	ldr	r2, [pc, #180]	; (8004658 <xPortStartScheduler+0x134>)
 80045a2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80045a4:	78fb      	ldrb	r3, [r7, #3]
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	005b      	lsls	r3, r3, #1
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045ae:	78fb      	ldrb	r3, [r7, #3]
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045b6:	2b80      	cmp	r3, #128	; 0x80
 80045b8:	d0ef      	beq.n	800459a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80045ba:	4b27      	ldr	r3, [pc, #156]	; (8004658 <xPortStartScheduler+0x134>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f1c3 0307 	rsb	r3, r3, #7
 80045c2:	2b04      	cmp	r3, #4
 80045c4:	d00a      	beq.n	80045dc <xPortStartScheduler+0xb8>
        __asm volatile
 80045c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ca:	f383 8811 	msr	BASEPRI, r3
 80045ce:	f3bf 8f6f 	isb	sy
 80045d2:	f3bf 8f4f 	dsb	sy
 80045d6:	60bb      	str	r3, [r7, #8]
    }
 80045d8:	bf00      	nop
 80045da:	e7fe      	b.n	80045da <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80045dc:	4b1e      	ldr	r3, [pc, #120]	; (8004658 <xPortStartScheduler+0x134>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	021b      	lsls	r3, r3, #8
 80045e2:	4a1d      	ldr	r2, [pc, #116]	; (8004658 <xPortStartScheduler+0x134>)
 80045e4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80045e6:	4b1c      	ldr	r3, [pc, #112]	; (8004658 <xPortStartScheduler+0x134>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045ee:	4a1a      	ldr	r2, [pc, #104]	; (8004658 <xPortStartScheduler+0x134>)
 80045f0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	b2da      	uxtb	r2, r3
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80045fa:	4b18      	ldr	r3, [pc, #96]	; (800465c <xPortStartScheduler+0x138>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a17      	ldr	r2, [pc, #92]	; (800465c <xPortStartScheduler+0x138>)
 8004600:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004604:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004606:	4b15      	ldr	r3, [pc, #84]	; (800465c <xPortStartScheduler+0x138>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a14      	ldr	r2, [pc, #80]	; (800465c <xPortStartScheduler+0x138>)
 800460c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004610:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004612:	f000 f8e3 	bl	80047dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004616:	4b12      	ldr	r3, [pc, #72]	; (8004660 <xPortStartScheduler+0x13c>)
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800461c:	f000 f902 	bl	8004824 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004620:	4b10      	ldr	r3, [pc, #64]	; (8004664 <xPortStartScheduler+0x140>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a0f      	ldr	r2, [pc, #60]	; (8004664 <xPortStartScheduler+0x140>)
 8004626:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800462a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800462c:	f7ff ff64 	bl	80044f8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004630:	f7ff f86a 	bl	8003708 <vTaskSwitchContext>
    prvTaskExitError();
 8004634:	f7ff ff20 	bl	8004478 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004638:	2300      	movs	r3, #0
}
 800463a:	4618      	mov	r0, r3
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	e000ed00 	.word	0xe000ed00
 8004648:	410fc271 	.word	0x410fc271
 800464c:	410fc270 	.word	0x410fc270
 8004650:	e000e400 	.word	0xe000e400
 8004654:	20000214 	.word	0x20000214
 8004658:	20000218 	.word	0x20000218
 800465c:	e000ed20 	.word	0xe000ed20
 8004660:	20000020 	.word	0x20000020
 8004664:	e000ef34 	.word	0xe000ef34

08004668 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004668:	b480      	push	{r7}
 800466a:	b083      	sub	sp, #12
 800466c:	af00      	add	r7, sp, #0
        __asm volatile
 800466e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004672:	f383 8811 	msr	BASEPRI, r3
 8004676:	f3bf 8f6f 	isb	sy
 800467a:	f3bf 8f4f 	dsb	sy
 800467e:	607b      	str	r3, [r7, #4]
    }
 8004680:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8004682:	4b0f      	ldr	r3, [pc, #60]	; (80046c0 <vPortEnterCritical+0x58>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	3301      	adds	r3, #1
 8004688:	4a0d      	ldr	r2, [pc, #52]	; (80046c0 <vPortEnterCritical+0x58>)
 800468a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800468c:	4b0c      	ldr	r3, [pc, #48]	; (80046c0 <vPortEnterCritical+0x58>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d10f      	bne.n	80046b4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <vPortEnterCritical+0x5c>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d00a      	beq.n	80046b4 <vPortEnterCritical+0x4c>
        __asm volatile
 800469e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a2:	f383 8811 	msr	BASEPRI, r3
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	603b      	str	r3, [r7, #0]
    }
 80046b0:	bf00      	nop
 80046b2:	e7fe      	b.n	80046b2 <vPortEnterCritical+0x4a>
    }
}
 80046b4:	bf00      	nop
 80046b6:	370c      	adds	r7, #12
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	20000020 	.word	0x20000020
 80046c4:	e000ed04 	.word	0xe000ed04

080046c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80046ce:	4b12      	ldr	r3, [pc, #72]	; (8004718 <vPortExitCritical+0x50>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d10a      	bne.n	80046ec <vPortExitCritical+0x24>
        __asm volatile
 80046d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046da:	f383 8811 	msr	BASEPRI, r3
 80046de:	f3bf 8f6f 	isb	sy
 80046e2:	f3bf 8f4f 	dsb	sy
 80046e6:	607b      	str	r3, [r7, #4]
    }
 80046e8:	bf00      	nop
 80046ea:	e7fe      	b.n	80046ea <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80046ec:	4b0a      	ldr	r3, [pc, #40]	; (8004718 <vPortExitCritical+0x50>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	3b01      	subs	r3, #1
 80046f2:	4a09      	ldr	r2, [pc, #36]	; (8004718 <vPortExitCritical+0x50>)
 80046f4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80046f6:	4b08      	ldr	r3, [pc, #32]	; (8004718 <vPortExitCritical+0x50>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d105      	bne.n	800470a <vPortExitCritical+0x42>
 80046fe:	2300      	movs	r3, #0
 8004700:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	f383 8811 	msr	BASEPRI, r3
    }
 8004708:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000020 	.word	0x20000020
 800471c:	00000000 	.word	0x00000000

08004720 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004720:	f3ef 8009 	mrs	r0, PSP
 8004724:	f3bf 8f6f 	isb	sy
 8004728:	4b15      	ldr	r3, [pc, #84]	; (8004780 <pxCurrentTCBConst>)
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	f01e 0f10 	tst.w	lr, #16
 8004730:	bf08      	it	eq
 8004732:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004736:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800473a:	6010      	str	r0, [r2, #0]
 800473c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004740:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004744:	f380 8811 	msr	BASEPRI, r0
 8004748:	f3bf 8f4f 	dsb	sy
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f7fe ffda 	bl	8003708 <vTaskSwitchContext>
 8004754:	f04f 0000 	mov.w	r0, #0
 8004758:	f380 8811 	msr	BASEPRI, r0
 800475c:	bc09      	pop	{r0, r3}
 800475e:	6819      	ldr	r1, [r3, #0]
 8004760:	6808      	ldr	r0, [r1, #0]
 8004762:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004766:	f01e 0f10 	tst.w	lr, #16
 800476a:	bf08      	it	eq
 800476c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004770:	f380 8809 	msr	PSP, r0
 8004774:	f3bf 8f6f 	isb	sy
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	f3af 8000 	nop.w

08004780 <pxCurrentTCBConst>:
 8004780:	200000d4 	.word	0x200000d4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop

08004788 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
        __asm volatile
 800478e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004792:	f383 8811 	msr	BASEPRI, r3
 8004796:	f3bf 8f6f 	isb	sy
 800479a:	f3bf 8f4f 	dsb	sy
 800479e:	607b      	str	r3, [r7, #4]
    }
 80047a0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80047a2:	f001 fc7b 	bl	800609c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80047a6:	f7fe fef3 	bl	8003590 <xTaskIncrementTick>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d006      	beq.n	80047be <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 80047b0:	f001 fcd2 	bl	8006158 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80047b4:	4b08      	ldr	r3, [pc, #32]	; (80047d8 <SysTick_Handler+0x50>)
 80047b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	e001      	b.n	80047c2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 80047be:	f001 fcaf 	bl	8006120 <SEGGER_SYSVIEW_RecordExitISR>
 80047c2:	2300      	movs	r3, #0
 80047c4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	f383 8811 	msr	BASEPRI, r3
    }
 80047cc:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80047ce:	bf00      	nop
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	e000ed04 	.word	0xe000ed04

080047dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80047dc:	b480      	push	{r7}
 80047de:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047e0:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <vPortSetupTimerInterrupt+0x34>)
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047e6:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <vPortSetupTimerInterrupt+0x38>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80047ec:	4b0a      	ldr	r3, [pc, #40]	; (8004818 <vPortSetupTimerInterrupt+0x3c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a0a      	ldr	r2, [pc, #40]	; (800481c <vPortSetupTimerInterrupt+0x40>)
 80047f2:	fba2 2303 	umull	r2, r3, r2, r3
 80047f6:	099b      	lsrs	r3, r3, #6
 80047f8:	4a09      	ldr	r2, [pc, #36]	; (8004820 <vPortSetupTimerInterrupt+0x44>)
 80047fa:	3b01      	subs	r3, #1
 80047fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047fe:	4b04      	ldr	r3, [pc, #16]	; (8004810 <vPortSetupTimerInterrupt+0x34>)
 8004800:	2207      	movs	r2, #7
 8004802:	601a      	str	r2, [r3, #0]
}
 8004804:	bf00      	nop
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	e000e010 	.word	0xe000e010
 8004814:	e000e018 	.word	0xe000e018
 8004818:	20000010 	.word	0x20000010
 800481c:	10624dd3 	.word	0x10624dd3
 8004820:	e000e014 	.word	0xe000e014

08004824 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004824:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004834 <vPortEnableVFP+0x10>
 8004828:	6801      	ldr	r1, [r0, #0]
 800482a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800482e:	6001      	str	r1, [r0, #0]
 8004830:	4770      	bx	lr
 8004832:	0000      	.short	0x0000
 8004834:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004838:	bf00      	nop
 800483a:	bf00      	nop

0800483c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004842:	f3ef 8305 	mrs	r3, IPSR
 8004846:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2b0f      	cmp	r3, #15
 800484c:	d914      	bls.n	8004878 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800484e:	4a17      	ldr	r2, [pc, #92]	; (80048ac <vPortValidateInterruptPriority+0x70>)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4413      	add	r3, r2
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004858:	4b15      	ldr	r3, [pc, #84]	; (80048b0 <vPortValidateInterruptPriority+0x74>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	7afa      	ldrb	r2, [r7, #11]
 800485e:	429a      	cmp	r2, r3
 8004860:	d20a      	bcs.n	8004878 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004866:	f383 8811 	msr	BASEPRI, r3
 800486a:	f3bf 8f6f 	isb	sy
 800486e:	f3bf 8f4f 	dsb	sy
 8004872:	607b      	str	r3, [r7, #4]
    }
 8004874:	bf00      	nop
 8004876:	e7fe      	b.n	8004876 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004878:	4b0e      	ldr	r3, [pc, #56]	; (80048b4 <vPortValidateInterruptPriority+0x78>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004880:	4b0d      	ldr	r3, [pc, #52]	; (80048b8 <vPortValidateInterruptPriority+0x7c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d90a      	bls.n	800489e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488c:	f383 8811 	msr	BASEPRI, r3
 8004890:	f3bf 8f6f 	isb	sy
 8004894:	f3bf 8f4f 	dsb	sy
 8004898:	603b      	str	r3, [r7, #0]
    }
 800489a:	bf00      	nop
 800489c:	e7fe      	b.n	800489c <vPortValidateInterruptPriority+0x60>
    }
 800489e:	bf00      	nop
 80048a0:	3714      	adds	r7, #20
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	e000e3f0 	.word	0xe000e3f0
 80048b0:	20000214 	.word	0x20000214
 80048b4:	e000ed0c 	.word	0xe000ed0c
 80048b8:	20000218 	.word	0x20000218

080048bc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08a      	sub	sp, #40	; 0x28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80048c4:	2300      	movs	r3, #0
 80048c6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80048c8:	f7fe fd92 	bl	80033f0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80048cc:	4b65      	ldr	r3, [pc, #404]	; (8004a64 <pvPortMalloc+0x1a8>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d101      	bne.n	80048d8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80048d4:	f000 f934 	bl	8004b40 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80048d8:	4b63      	ldr	r3, [pc, #396]	; (8004a68 <pvPortMalloc+0x1ac>)
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4013      	ands	r3, r2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f040 80a7 	bne.w	8004a34 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d02d      	beq.n	8004948 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80048ec:	2208      	movs	r2, #8
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d227      	bcs.n	8004948 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80048f8:	2208      	movs	r2, #8
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4413      	add	r3, r2
 80048fe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	2b00      	cmp	r3, #0
 8004908:	d021      	beq.n	800494e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f023 0307 	bic.w	r3, r3, #7
 8004910:	3308      	adds	r3, #8
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	429a      	cmp	r2, r3
 8004916:	d214      	bcs.n	8004942 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f023 0307 	bic.w	r3, r3, #7
 800491e:	3308      	adds	r3, #8
 8004920:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f003 0307 	and.w	r3, r3, #7
 8004928:	2b00      	cmp	r3, #0
 800492a:	d010      	beq.n	800494e <pvPortMalloc+0x92>
        __asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	617b      	str	r3, [r7, #20]
    }
 800493e:	bf00      	nop
 8004940:	e7fe      	b.n	8004940 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004942:	2300      	movs	r3, #0
 8004944:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004946:	e002      	b.n	800494e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004948:	2300      	movs	r3, #0
 800494a:	607b      	str	r3, [r7, #4]
 800494c:	e000      	b.n	8004950 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800494e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d06e      	beq.n	8004a34 <pvPortMalloc+0x178>
 8004956:	4b45      	ldr	r3, [pc, #276]	; (8004a6c <pvPortMalloc+0x1b0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	429a      	cmp	r2, r3
 800495e:	d869      	bhi.n	8004a34 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004960:	4b43      	ldr	r3, [pc, #268]	; (8004a70 <pvPortMalloc+0x1b4>)
 8004962:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004964:	4b42      	ldr	r3, [pc, #264]	; (8004a70 <pvPortMalloc+0x1b4>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800496a:	e004      	b.n	8004976 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	429a      	cmp	r2, r3
 800497e:	d903      	bls.n	8004988 <pvPortMalloc+0xcc>
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1f1      	bne.n	800496c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004988:	4b36      	ldr	r3, [pc, #216]	; (8004a64 <pvPortMalloc+0x1a8>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800498e:	429a      	cmp	r2, r3
 8004990:	d050      	beq.n	8004a34 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2208      	movs	r2, #8
 8004998:	4413      	add	r3, r2
 800499a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800499c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	6a3b      	ldr	r3, [r7, #32]
 80049a2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	1ad2      	subs	r2, r2, r3
 80049ac:	2308      	movs	r3, #8
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d91f      	bls.n	80049f4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80049b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4413      	add	r3, r2
 80049ba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	f003 0307 	and.w	r3, r3, #7
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00a      	beq.n	80049dc <pvPortMalloc+0x120>
        __asm volatile
 80049c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	613b      	str	r3, [r7, #16]
    }
 80049d8:	bf00      	nop
 80049da:	e7fe      	b.n	80049da <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80049dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	1ad2      	subs	r2, r2, r3
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80049e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80049ee:	69b8      	ldr	r0, [r7, #24]
 80049f0:	f000 f908 	bl	8004c04 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80049f4:	4b1d      	ldr	r3, [pc, #116]	; (8004a6c <pvPortMalloc+0x1b0>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	4a1b      	ldr	r2, [pc, #108]	; (8004a6c <pvPortMalloc+0x1b0>)
 8004a00:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a02:	4b1a      	ldr	r3, [pc, #104]	; (8004a6c <pvPortMalloc+0x1b0>)
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	4b1b      	ldr	r3, [pc, #108]	; (8004a74 <pvPortMalloc+0x1b8>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d203      	bcs.n	8004a16 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004a0e:	4b17      	ldr	r3, [pc, #92]	; (8004a6c <pvPortMalloc+0x1b0>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a18      	ldr	r2, [pc, #96]	; (8004a74 <pvPortMalloc+0x1b8>)
 8004a14:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	685a      	ldr	r2, [r3, #4]
 8004a1a:	4b13      	ldr	r3, [pc, #76]	; (8004a68 <pvPortMalloc+0x1ac>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a22:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	2200      	movs	r2, #0
 8004a28:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004a2a:	4b13      	ldr	r3, [pc, #76]	; (8004a78 <pvPortMalloc+0x1bc>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	4a11      	ldr	r2, [pc, #68]	; (8004a78 <pvPortMalloc+0x1bc>)
 8004a32:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004a34:	f7fe fcea 	bl	800340c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <pvPortMalloc+0x19c>
        __asm volatile
 8004a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a46:	f383 8811 	msr	BASEPRI, r3
 8004a4a:	f3bf 8f6f 	isb	sy
 8004a4e:	f3bf 8f4f 	dsb	sy
 8004a52:	60fb      	str	r3, [r7, #12]
    }
 8004a54:	bf00      	nop
 8004a56:	e7fe      	b.n	8004a56 <pvPortMalloc+0x19a>
    return pvReturn;
 8004a58:	69fb      	ldr	r3, [r7, #28]
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3728      	adds	r7, #40	; 0x28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	20012e24 	.word	0x20012e24
 8004a68:	20012e38 	.word	0x20012e38
 8004a6c:	20012e28 	.word	0x20012e28
 8004a70:	20012e1c 	.word	0x20012e1c
 8004a74:	20012e2c 	.word	0x20012e2c
 8004a78:	20012e30 	.word	0x20012e30

08004a7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d04d      	beq.n	8004b2a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004a8e:	2308      	movs	r3, #8
 8004a90:	425b      	negs	r3, r3
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	4413      	add	r3, r2
 8004a96:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	685a      	ldr	r2, [r3, #4]
 8004aa0:	4b24      	ldr	r3, [pc, #144]	; (8004b34 <vPortFree+0xb8>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <vPortFree+0x44>
        __asm volatile
 8004aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aae:	f383 8811 	msr	BASEPRI, r3
 8004ab2:	f3bf 8f6f 	isb	sy
 8004ab6:	f3bf 8f4f 	dsb	sy
 8004aba:	60fb      	str	r3, [r7, #12]
    }
 8004abc:	bf00      	nop
 8004abe:	e7fe      	b.n	8004abe <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00a      	beq.n	8004ade <vPortFree+0x62>
        __asm volatile
 8004ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004acc:	f383 8811 	msr	BASEPRI, r3
 8004ad0:	f3bf 8f6f 	isb	sy
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	60bb      	str	r3, [r7, #8]
    }
 8004ada:	bf00      	nop
 8004adc:	e7fe      	b.n	8004adc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	4b14      	ldr	r3, [pc, #80]	; (8004b34 <vPortFree+0xb8>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01e      	beq.n	8004b2a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004aec:	693b      	ldr	r3, [r7, #16]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d11a      	bne.n	8004b2a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	685a      	ldr	r2, [r3, #4]
 8004af8:	4b0e      	ldr	r3, [pc, #56]	; (8004b34 <vPortFree+0xb8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	43db      	mvns	r3, r3
 8004afe:	401a      	ands	r2, r3
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004b04:	f7fe fc74 	bl	80033f0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	4b0a      	ldr	r3, [pc, #40]	; (8004b38 <vPortFree+0xbc>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4413      	add	r3, r2
 8004b12:	4a09      	ldr	r2, [pc, #36]	; (8004b38 <vPortFree+0xbc>)
 8004b14:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004b16:	6938      	ldr	r0, [r7, #16]
 8004b18:	f000 f874 	bl	8004c04 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004b1c:	4b07      	ldr	r3, [pc, #28]	; (8004b3c <vPortFree+0xc0>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	3301      	adds	r3, #1
 8004b22:	4a06      	ldr	r2, [pc, #24]	; (8004b3c <vPortFree+0xc0>)
 8004b24:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004b26:	f7fe fc71 	bl	800340c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004b2a:	bf00      	nop
 8004b2c:	3718      	adds	r7, #24
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20012e38 	.word	0x20012e38
 8004b38:	20012e28 	.word	0x20012e28
 8004b3c:	20012e34 	.word	0x20012e34

08004b40 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004b46:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004b4a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004b4c:	4b27      	ldr	r3, [pc, #156]	; (8004bec <prvHeapInit+0xac>)
 8004b4e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00c      	beq.n	8004b74 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	3307      	adds	r3, #7
 8004b5e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f023 0307 	bic.w	r3, r3, #7
 8004b66:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	4a1f      	ldr	r2, [pc, #124]	; (8004bec <prvHeapInit+0xac>)
 8004b70:	4413      	add	r3, r2
 8004b72:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004b78:	4a1d      	ldr	r2, [pc, #116]	; (8004bf0 <prvHeapInit+0xb0>)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004b7e:	4b1c      	ldr	r3, [pc, #112]	; (8004bf0 <prvHeapInit+0xb0>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	4413      	add	r3, r2
 8004b8a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004b8c:	2208      	movs	r2, #8
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	1a9b      	subs	r3, r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f023 0307 	bic.w	r3, r3, #7
 8004b9a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a15      	ldr	r2, [pc, #84]	; (8004bf4 <prvHeapInit+0xb4>)
 8004ba0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004ba2:	4b14      	ldr	r3, [pc, #80]	; (8004bf4 <prvHeapInit+0xb4>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004baa:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <prvHeapInit+0xb4>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	1ad2      	subs	r2, r2, r3
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004bc0:	4b0c      	ldr	r3, [pc, #48]	; (8004bf4 <prvHeapInit+0xb4>)
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	4a0a      	ldr	r2, [pc, #40]	; (8004bf8 <prvHeapInit+0xb8>)
 8004bce:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	4a09      	ldr	r2, [pc, #36]	; (8004bfc <prvHeapInit+0xbc>)
 8004bd6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004bd8:	4b09      	ldr	r3, [pc, #36]	; (8004c00 <prvHeapInit+0xc0>)
 8004bda:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004bde:	601a      	str	r2, [r3, #0]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	2000021c 	.word	0x2000021c
 8004bf0:	20012e1c 	.word	0x20012e1c
 8004bf4:	20012e24 	.word	0x20012e24
 8004bf8:	20012e2c 	.word	0x20012e2c
 8004bfc:	20012e28 	.word	0x20012e28
 8004c00:	20012e38 	.word	0x20012e38

08004c04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004c0c:	4b28      	ldr	r3, [pc, #160]	; (8004cb0 <prvInsertBlockIntoFreeList+0xac>)
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	e002      	b.n	8004c18 <prvInsertBlockIntoFreeList+0x14>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60fb      	str	r3, [r7, #12]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	d8f7      	bhi.n	8004c12 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d108      	bne.n	8004c46 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	441a      	add	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	441a      	add	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d118      	bne.n	8004c8c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	4b15      	ldr	r3, [pc, #84]	; (8004cb4 <prvInsertBlockIntoFreeList+0xb0>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d00d      	beq.n	8004c82 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	441a      	add	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	e008      	b.n	8004c94 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004c82:	4b0c      	ldr	r3, [pc, #48]	; (8004cb4 <prvInsertBlockIntoFreeList+0xb0>)
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	601a      	str	r2, [r3, #0]
 8004c8a:	e003      	b.n	8004c94 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d002      	beq.n	8004ca2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	20012e1c 	.word	0x20012e1c
 8004cb4:	20012e24 	.word	0x20012e24

08004cb8 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004cbe:	4b26      	ldr	r3, [pc, #152]	; (8004d58 <_DoInit+0xa0>)
 8004cc0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8004cc2:	22a8      	movs	r2, #168	; 0xa8
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	6838      	ldr	r0, [r7, #0]
 8004cc8:	f001 fe7c 	bl	80069c4 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	2203      	movs	r2, #3
 8004cd0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	2203      	movs	r2, #3
 8004cd6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	4a20      	ldr	r2, [pc, #128]	; (8004d5c <_DoInit+0xa4>)
 8004cdc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	4a1f      	ldr	r2, [pc, #124]	; (8004d60 <_DoInit+0xa8>)
 8004ce2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cea:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	4a16      	ldr	r2, [pc, #88]	; (8004d5c <_DoInit+0xa4>)
 8004d02:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	4a17      	ldr	r2, [pc, #92]	; (8004d64 <_DoInit+0xac>)
 8004d08:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	2210      	movs	r2, #16
 8004d0e:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2200      	movs	r2, #0
 8004d14:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004d22:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004d26:	2300      	movs	r3, #0
 8004d28:	607b      	str	r3, [r7, #4]
 8004d2a:	e00c      	b.n	8004d46 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f1c3 030f 	rsb	r3, r3, #15
 8004d32:	4a0d      	ldr	r2, [pc, #52]	; (8004d68 <_DoInit+0xb0>)
 8004d34:	5cd1      	ldrb	r1, [r2, r3]
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4413      	add	r3, r2
 8004d3c:	460a      	mov	r2, r1
 8004d3e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	3301      	adds	r3, #1
 8004d44:	607b      	str	r3, [r7, #4]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b0f      	cmp	r3, #15
 8004d4a:	d9ef      	bls.n	8004d2c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8004d4c:	f3bf 8f5f 	dmb	sy
}
 8004d50:	bf00      	nop
 8004d52:	3708      	adds	r7, #8
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	20012e3c 	.word	0x20012e3c
 8004d5c:	08006a88 	.word	0x08006a88
 8004d60:	20012ee4 	.word	0x20012ee4
 8004d64:	200132e4 	.word	0x200132e4
 8004d68:	08006b60 	.word	0x08006b60

08004d6c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b08c      	sub	sp, #48	; 0x30
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004d78:	4b3e      	ldr	r3, [pc, #248]	; (8004e74 <SEGGER_RTT_ReadNoLock+0x108>)
 8004d7a:	623b      	str	r3, [r7, #32]
 8004d7c:	6a3b      	ldr	r3, [r7, #32]
 8004d7e:	781b      	ldrb	r3, [r3, #0]
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <SEGGER_RTT_ReadNoLock+0x1e>
 8004d86:	f7ff ff97 	bl	8004cb8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	4413      	add	r3, r2
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	3360      	adds	r3, #96	; 0x60
 8004d96:	4a37      	ldr	r2, [pc, #220]	; (8004e74 <SEGGER_RTT_ReadNoLock+0x108>)
 8004d98:	4413      	add	r3, r2
 8004d9a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	68db      	ldr	r3, [r3, #12]
 8004daa:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004dac:	2300      	movs	r3, #0
 8004dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004db0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d92b      	bls.n	8004e10 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	689a      	ldr	r2, [r3, #8]
 8004dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004dc2:	697a      	ldr	r2, [r7, #20]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	bf28      	it	cs
 8004dca:	4613      	movcs	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dd4:	4413      	add	r3, r2
 8004dd6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004dd8:	697a      	ldr	r2, [r7, #20]
 8004dda:	6939      	ldr	r1, [r7, #16]
 8004ddc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004dde:	f001 fde3 	bl	80069a8 <memcpy>
    NumBytesRead += NumBytesRem;
 8004de2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	4413      	add	r3, r2
 8004de8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004dea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	4413      	add	r3, r2
 8004df0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004dfa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	4413      	add	r3, r2
 8004e00:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d101      	bne.n	8004e10 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e14:	1ad3      	subs	r3, r2, r3
 8004e16:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004e18:	697a      	ldr	r2, [r7, #20]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	bf28      	it	cs
 8004e20:	4613      	movcs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d019      	beq.n	8004e5e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e30:	4413      	add	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	6939      	ldr	r1, [r7, #16]
 8004e38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e3a:	f001 fdb5 	bl	80069a8 <memcpy>
    NumBytesRead += NumBytesRem;
 8004e3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	4413      	add	r3, r2
 8004e44:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004e46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004e56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8004e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e68:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8004e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3730      	adds	r7, #48	; 0x30
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	20012e3c 	.word	0x20012e3c

08004e78 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b088      	sub	sp, #32
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	60f8      	str	r0, [r7, #12]
 8004e80:	60b9      	str	r1, [r7, #8]
 8004e82:	607a      	str	r2, [r7, #4]
 8004e84:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004e86:	4b3d      	ldr	r3, [pc, #244]	; (8004f7c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004e88:	61bb      	str	r3, [r7, #24]
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004e94:	f7ff ff10 	bl	8004cb8 <_DoInit>
  SEGGER_RTT_LOCK();
 8004e98:	f3ef 8311 	mrs	r3, BASEPRI
 8004e9c:	f04f 0120 	mov.w	r1, #32
 8004ea0:	f381 8811 	msr	BASEPRI, r1
 8004ea4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004ea6:	4b35      	ldr	r3, [pc, #212]	; (8004f7c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004ea8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004eae:	6939      	ldr	r1, [r7, #16]
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	1c5a      	adds	r2, r3, #1
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	005b      	lsls	r3, r3, #1
 8004eb8:	4413      	add	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	440b      	add	r3, r1
 8004ebe:	3304      	adds	r3, #4
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d008      	beq.n	8004ed8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	3301      	adds	r3, #1
 8004eca:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	69fa      	ldr	r2, [r7, #28]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	dbeb      	blt.n	8004eae <SEGGER_RTT_AllocUpBuffer+0x36>
 8004ed6:	e000      	b.n	8004eda <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004ed8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	69fa      	ldr	r2, [r7, #28]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	da3f      	bge.n	8004f64 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004ee4:	6939      	ldr	r1, [r7, #16]
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	4613      	mov	r3, r2
 8004eec:	005b      	lsls	r3, r3, #1
 8004eee:	4413      	add	r3, r2
 8004ef0:	00db      	lsls	r3, r3, #3
 8004ef2:	440b      	add	r3, r1
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004ef8:	6939      	ldr	r1, [r7, #16]
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	1c5a      	adds	r2, r3, #1
 8004efe:	4613      	mov	r3, r2
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	4413      	add	r3, r2
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	440b      	add	r3, r1
 8004f08:	3304      	adds	r3, #4
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004f0e:	6939      	ldr	r1, [r7, #16]
 8004f10:	69fa      	ldr	r2, [r7, #28]
 8004f12:	4613      	mov	r3, r2
 8004f14:	005b      	lsls	r3, r3, #1
 8004f16:	4413      	add	r3, r2
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	440b      	add	r3, r1
 8004f1c:	3320      	adds	r3, #32
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004f22:	6939      	ldr	r1, [r7, #16]
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	4613      	mov	r3, r2
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	4413      	add	r3, r2
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	440b      	add	r3, r1
 8004f30:	3328      	adds	r3, #40	; 0x28
 8004f32:	2200      	movs	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004f36:	6939      	ldr	r1, [r7, #16]
 8004f38:	69fa      	ldr	r2, [r7, #28]
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	005b      	lsls	r3, r3, #1
 8004f3e:	4413      	add	r3, r2
 8004f40:	00db      	lsls	r3, r3, #3
 8004f42:	440b      	add	r3, r1
 8004f44:	3324      	adds	r3, #36	; 0x24
 8004f46:	2200      	movs	r2, #0
 8004f48:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004f4a:	6939      	ldr	r1, [r7, #16]
 8004f4c:	69fa      	ldr	r2, [r7, #28]
 8004f4e:	4613      	mov	r3, r2
 8004f50:	005b      	lsls	r3, r3, #1
 8004f52:	4413      	add	r3, r2
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	440b      	add	r3, r1
 8004f58:	332c      	adds	r3, #44	; 0x2c
 8004f5a:	683a      	ldr	r2, [r7, #0]
 8004f5c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004f5e:	f3bf 8f5f 	dmb	sy
 8004f62:	e002      	b.n	8004f6a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004f64:	f04f 33ff 	mov.w	r3, #4294967295
 8004f68:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004f70:	69fb      	ldr	r3, [r7, #28]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3720      	adds	r7, #32
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20012e3c 	.word	0x20012e3c

08004f80 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b08a      	sub	sp, #40	; 0x28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
 8004f8c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8004f8e:	4b21      	ldr	r3, [pc, #132]	; (8005014 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8004f90:	623b      	str	r3, [r7, #32]
 8004f92:	6a3b      	ldr	r3, [r7, #32]
 8004f94:	781b      	ldrb	r3, [r3, #0]
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004f9c:	f7ff fe8c 	bl	8004cb8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004fa0:	4b1c      	ldr	r3, [pc, #112]	; (8005014 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8004fa2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d82c      	bhi.n	8005004 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8004faa:	f3ef 8311 	mrs	r3, BASEPRI
 8004fae:	f04f 0120 	mov.w	r1, #32
 8004fb2:	f381 8811 	msr	BASEPRI, r1
 8004fb6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8004fb8:	68fa      	ldr	r2, [r7, #12]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	4413      	add	r3, r2
 8004fc0:	00db      	lsls	r3, r3, #3
 8004fc2:	3360      	adds	r3, #96	; 0x60
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00e      	beq.n	8004fee <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2200      	movs	r2, #0
 8004fec:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ff2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ff4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004ff8:	69bb      	ldr	r3, [r7, #24]
 8004ffa:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004ffe:	2300      	movs	r3, #0
 8005000:	627b      	str	r3, [r7, #36]	; 0x24
 8005002:	e002      	b.n	800500a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005004:	f04f 33ff 	mov.w	r3, #4294967295
 8005008:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800500a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800500c:	4618      	mov	r0, r3
 800500e:	3728      	adds	r7, #40	; 0x28
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	20012e3c 	.word	0x20012e3c

08005018 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005018:	b480      	push	{r7}
 800501a:	b087      	sub	sp, #28
 800501c:	af00      	add	r7, sp, #0
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005024:	2300      	movs	r3, #0
 8005026:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00f      	beq.n	800504e <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800502e:	e002      	b.n	8005036 <_EncodeStr+0x1e>
      Len++;
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	3301      	adds	r3, #1
 8005034:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 8005036:	68ba      	ldr	r2, [r7, #8]
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	4413      	add	r3, r2
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f6      	bne.n	8005030 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	429a      	cmp	r2, r3
 8005048:	d901      	bls.n	800504e <_EncodeStr+0x36>
      Len = Limit;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	2bfe      	cmp	r3, #254	; 0xfe
 8005052:	d806      	bhi.n	8005062 <_EncodeStr+0x4a>
    *pPayload++ = (U8)Len;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	1c5a      	adds	r2, r3, #1
 8005058:	60fa      	str	r2, [r7, #12]
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	b2d2      	uxtb	r2, r2
 800505e:	701a      	strb	r2, [r3, #0]
 8005060:	e011      	b.n	8005086 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	60fa      	str	r2, [r7, #12]
 8005068:	22ff      	movs	r2, #255	; 0xff
 800506a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	1c5a      	adds	r2, r3, #1
 8005070:	60fa      	str	r2, [r7, #12]
 8005072:	693a      	ldr	r2, [r7, #16]
 8005074:	b2d2      	uxtb	r2, r2
 8005076:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	0a19      	lsrs	r1, r3, #8
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	1c5a      	adds	r2, r3, #1
 8005080:	60fa      	str	r2, [r7, #12]
 8005082:	b2ca      	uxtb	r2, r1
 8005084:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800508a:	e00a      	b.n	80050a2 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	1c53      	adds	r3, r2, #1
 8005090:	60bb      	str	r3, [r7, #8]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	1c59      	adds	r1, r3, #1
 8005096:	60f9      	str	r1, [r7, #12]
 8005098:	7812      	ldrb	r2, [r2, #0]
 800509a:	701a      	strb	r2, [r3, #0]
    n++;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	3301      	adds	r3, #1
 80050a0:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d3f0      	bcc.n	800508c <_EncodeStr+0x74>
  }
  return pPayload;
 80050aa:	68fb      	ldr	r3, [r7, #12]
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	371c      	adds	r7, #28
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	3307      	adds	r3, #7
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80050d6:	4b35      	ldr	r3, [pc, #212]	; (80051ac <_HandleIncomingPacket+0xdc>)
 80050d8:	7e1b      	ldrb	r3, [r3, #24]
 80050da:	4618      	mov	r0, r3
 80050dc:	1cfb      	adds	r3, r7, #3
 80050de:	2201      	movs	r2, #1
 80050e0:	4619      	mov	r1, r3
 80050e2:	f7ff fe43 	bl	8004d6c <SEGGER_RTT_ReadNoLock>
 80050e6:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d052      	beq.n	8005194 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 80050ee:	78fb      	ldrb	r3, [r7, #3]
 80050f0:	2b80      	cmp	r3, #128	; 0x80
 80050f2:	d031      	beq.n	8005158 <_HandleIncomingPacket+0x88>
 80050f4:	2b80      	cmp	r3, #128	; 0x80
 80050f6:	dc40      	bgt.n	800517a <_HandleIncomingPacket+0xaa>
 80050f8:	2b07      	cmp	r3, #7
 80050fa:	dc15      	bgt.n	8005128 <_HandleIncomingPacket+0x58>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	dd3c      	ble.n	800517a <_HandleIncomingPacket+0xaa>
 8005100:	3b01      	subs	r3, #1
 8005102:	2b06      	cmp	r3, #6
 8005104:	d839      	bhi.n	800517a <_HandleIncomingPacket+0xaa>
 8005106:	a201      	add	r2, pc, #4	; (adr r2, 800510c <_HandleIncomingPacket+0x3c>)
 8005108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800510c:	0800512f 	.word	0x0800512f
 8005110:	08005135 	.word	0x08005135
 8005114:	0800513b 	.word	0x0800513b
 8005118:	08005141 	.word	0x08005141
 800511c:	08005147 	.word	0x08005147
 8005120:	0800514d 	.word	0x0800514d
 8005124:	08005153 	.word	0x08005153
 8005128:	2b7f      	cmp	r3, #127	; 0x7f
 800512a:	d035      	beq.n	8005198 <_HandleIncomingPacket+0xc8>
 800512c:	e025      	b.n	800517a <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800512e:	f000 fced 	bl	8005b0c <SEGGER_SYSVIEW_Start>
      break;
 8005132:	e036      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005134:	f000 fda4 	bl	8005c80 <SEGGER_SYSVIEW_Stop>
      break;
 8005138:	e033      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800513a:	f000 ff7d 	bl	8006038 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800513e:	e030      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005140:	f000 ff42 	bl	8005fc8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005144:	e02d      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005146:	f000 fdc1 	bl	8005ccc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800514a:	e02a      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800514c:	f001 fa10 	bl	8006570 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005150:	e027      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005152:	f001 f9ef 	bl	8006534 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005156:	e024      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005158:	4b14      	ldr	r3, [pc, #80]	; (80051ac <_HandleIncomingPacket+0xdc>)
 800515a:	7e1b      	ldrb	r3, [r3, #24]
 800515c:	4618      	mov	r0, r3
 800515e:	1cfb      	adds	r3, r7, #3
 8005160:	2201      	movs	r2, #1
 8005162:	4619      	mov	r1, r3
 8005164:	f7ff fe02 	bl	8004d6c <SEGGER_RTT_ReadNoLock>
 8005168:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d015      	beq.n	800519c <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005170:	78fb      	ldrb	r3, [r7, #3]
 8005172:	4618      	mov	r0, r3
 8005174:	f001 f95e 	bl	8006434 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005178:	e010      	b.n	800519c <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	b25b      	sxtb	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	da0e      	bge.n	80051a0 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005182:	4b0a      	ldr	r3, [pc, #40]	; (80051ac <_HandleIncomingPacket+0xdc>)
 8005184:	7e1b      	ldrb	r3, [r3, #24]
 8005186:	4618      	mov	r0, r3
 8005188:	1cfb      	adds	r3, r7, #3
 800518a:	2201      	movs	r2, #1
 800518c:	4619      	mov	r1, r3
 800518e:	f7ff fded 	bl	8004d6c <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005192:	e005      	b.n	80051a0 <_HandleIncomingPacket+0xd0>
    }
  }
 8005194:	bf00      	nop
 8005196:	e004      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
      break;
 8005198:	bf00      	nop
 800519a:	e002      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
      break;
 800519c:	bf00      	nop
 800519e:	e000      	b.n	80051a2 <_HandleIncomingPacket+0xd2>
      break;
 80051a0:	bf00      	nop
}
 80051a2:	bf00      	nop
 80051a4:	3708      	adds	r7, #8
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	200142fc 	.word	0x200142fc

080051b0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b08c      	sub	sp, #48	; 0x30
 80051b4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80051b6:	2301      	movs	r3, #1
 80051b8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80051ba:	1d3b      	adds	r3, r7, #4
 80051bc:	3301      	adds	r3, #1
 80051be:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051c4:	4b31      	ldr	r3, [pc, #196]	; (800528c <_TrySendOverflowPacket+0xdc>)
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ca:	e00b      	b.n	80051e4 <_TrySendOverflowPacket+0x34>
 80051cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ce:	b2da      	uxtb	r2, r3
 80051d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d2:	1c59      	adds	r1, r3, #1
 80051d4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80051d6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051da:	b2d2      	uxtb	r2, r2
 80051dc:	701a      	strb	r2, [r3, #0]
 80051de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e0:	09db      	lsrs	r3, r3, #7
 80051e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80051e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051e6:	2b7f      	cmp	r3, #127	; 0x7f
 80051e8:	d8f0      	bhi.n	80051cc <_TrySendOverflowPacket+0x1c>
 80051ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	701a      	strb	r2, [r3, #0]
 80051f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80051fa:	4b25      	ldr	r3, [pc, #148]	; (8005290 <_TrySendOverflowPacket+0xe0>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005200:	4b22      	ldr	r3, [pc, #136]	; (800528c <_TrySendOverflowPacket+0xdc>)
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	69ba      	ldr	r2, [r7, #24]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	623b      	str	r3, [r7, #32]
 8005212:	e00b      	b.n	800522c <_TrySendOverflowPacket+0x7c>
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	b2da      	uxtb	r2, r3
 8005218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521a:	1c59      	adds	r1, r3, #1
 800521c:	6279      	str	r1, [r7, #36]	; 0x24
 800521e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	701a      	strb	r2, [r3, #0]
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	09db      	lsrs	r3, r3, #7
 800522a:	623b      	str	r3, [r7, #32]
 800522c:	6a3b      	ldr	r3, [r7, #32]
 800522e:	2b7f      	cmp	r3, #127	; 0x7f
 8005230:	d8f0      	bhi.n	8005214 <_TrySendOverflowPacket+0x64>
 8005232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005234:	1c5a      	adds	r2, r3, #1
 8005236:	627a      	str	r2, [r7, #36]	; 0x24
 8005238:	6a3a      	ldr	r2, [r7, #32]
 800523a:	b2d2      	uxtb	r2, r2
 800523c:	701a      	strb	r2, [r3, #0]
 800523e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005240:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8005242:	4b12      	ldr	r3, [pc, #72]	; (800528c <_TrySendOverflowPacket+0xdc>)
 8005244:	785b      	ldrb	r3, [r3, #1]
 8005246:	4618      	mov	r0, r3
 8005248:	1d3b      	adds	r3, r7, #4
 800524a:	69fa      	ldr	r2, [r7, #28]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	461a      	mov	r2, r3
 8005250:	1d3b      	adds	r3, r7, #4
 8005252:	4619      	mov	r1, r3
 8005254:	f7fa ffcc 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005258:	4603      	mov	r3, r0
 800525a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d009      	beq.n	8005276 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005262:	4a0a      	ldr	r2, [pc, #40]	; (800528c <_TrySendOverflowPacket+0xdc>)
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005268:	4b08      	ldr	r3, [pc, #32]	; (800528c <_TrySendOverflowPacket+0xdc>)
 800526a:	781b      	ldrb	r3, [r3, #0]
 800526c:	3b01      	subs	r3, #1
 800526e:	b2da      	uxtb	r2, r3
 8005270:	4b06      	ldr	r3, [pc, #24]	; (800528c <_TrySendOverflowPacket+0xdc>)
 8005272:	701a      	strb	r2, [r3, #0]
 8005274:	e004      	b.n	8005280 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005276:	4b05      	ldr	r3, [pc, #20]	; (800528c <_TrySendOverflowPacket+0xdc>)
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	3301      	adds	r3, #1
 800527c:	4a03      	ldr	r2, [pc, #12]	; (800528c <_TrySendOverflowPacket+0xdc>)
 800527e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005280:	693b      	ldr	r3, [r7, #16]
}
 8005282:	4618      	mov	r0, r3
 8005284:	3730      	adds	r7, #48	; 0x30
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	200142fc 	.word	0x200142fc
 8005290:	e0001004 	.word	0xe0001004

08005294 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005294:	b580      	push	{r7, lr}
 8005296:	b08a      	sub	sp, #40	; 0x28
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80052a0:	4b98      	ldr	r3, [pc, #608]	; (8005504 <_SendPacket+0x270>)
 80052a2:	781b      	ldrb	r3, [r3, #0]
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d010      	beq.n	80052ca <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80052a8:	4b96      	ldr	r3, [pc, #600]	; (8005504 <_SendPacket+0x270>)
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 812d 	beq.w	800550c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80052b2:	4b94      	ldr	r3, [pc, #592]	; (8005504 <_SendPacket+0x270>)
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d109      	bne.n	80052ce <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80052ba:	f7ff ff79 	bl	80051b0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80052be:	4b91      	ldr	r3, [pc, #580]	; (8005504 <_SendPacket+0x270>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	f040 8124 	bne.w	8005510 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 80052c8:	e001      	b.n	80052ce <_SendPacket+0x3a>
    goto Send;
 80052ca:	bf00      	nop
 80052cc:	e000      	b.n	80052d0 <_SendPacket+0x3c>
Send:
 80052ce:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b1f      	cmp	r3, #31
 80052d4:	d809      	bhi.n	80052ea <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80052d6:	4b8b      	ldr	r3, [pc, #556]	; (8005504 <_SendPacket+0x270>)
 80052d8:	69da      	ldr	r2, [r3, #28]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	fa22 f303 	lsr.w	r3, r2, r3
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f040 8115 	bne.w	8005514 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b17      	cmp	r3, #23
 80052ee:	d807      	bhi.n	8005300 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	b2da      	uxtb	r2, r3
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	701a      	strb	r2, [r3, #0]
 80052fe:	e0c4      	b.n	800548a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	2b7f      	cmp	r3, #127	; 0x7f
 800530c:	d912      	bls.n	8005334 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	09da      	lsrs	r2, r3, #7
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	3b01      	subs	r3, #1
 8005316:	60fb      	str	r3, [r7, #12]
 8005318:	b2d2      	uxtb	r2, r2
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	b2db      	uxtb	r3, r3
 8005322:	68fa      	ldr	r2, [r7, #12]
 8005324:	3a01      	subs	r2, #1
 8005326:	60fa      	str	r2, [r7, #12]
 8005328:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800532c:	b2da      	uxtb	r2, r3
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	701a      	strb	r2, [r3, #0]
 8005332:	e006      	b.n	8005342 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	3b01      	subs	r3, #1
 8005338:	60fb      	str	r3, [r7, #12]
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	b2da      	uxtb	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2b7e      	cmp	r3, #126	; 0x7e
 8005346:	d807      	bhi.n	8005358 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	3b01      	subs	r3, #1
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	b2da      	uxtb	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	701a      	strb	r2, [r3, #0]
 8005356:	e098      	b.n	800548a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800535e:	d212      	bcs.n	8005386 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	09da      	lsrs	r2, r3, #7
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	3b01      	subs	r3, #1
 8005368:	60fb      	str	r3, [r7, #12]
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	b2db      	uxtb	r3, r3
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	3a01      	subs	r2, #1
 8005378:	60fa      	str	r2, [r7, #12]
 800537a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800537e:	b2da      	uxtb	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	701a      	strb	r2, [r3, #0]
 8005384:	e081      	b.n	800548a <_SendPacket+0x1f6>
      } else if (EventId < (1u << 21)) {    // Encodes in 3 bytes
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800538c:	d21d      	bcs.n	80053ca <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	0b9a      	lsrs	r2, r3, #14
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	3b01      	subs	r3, #1
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	09db      	lsrs	r3, r3, #7
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	68fa      	ldr	r2, [r7, #12]
 80053a6:	3a01      	subs	r2, #1
 80053a8:	60fa      	str	r2, [r7, #12]
 80053aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	68fa      	ldr	r2, [r7, #12]
 80053ba:	3a01      	subs	r2, #1
 80053bc:	60fa      	str	r2, [r7, #12]
 80053be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053c2:	b2da      	uxtb	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	701a      	strb	r2, [r3, #0]
 80053c8:	e05f      	b.n	800548a <_SendPacket+0x1f6>
      } else if (EventId < (1u << 28)) {    // Encodes in 4 bytes
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80053d0:	d228      	bcs.n	8005424 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	0d5a      	lsrs	r2, r3, #21
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3b01      	subs	r3, #1
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	0b9b      	lsrs	r3, r3, #14
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	68fa      	ldr	r2, [r7, #12]
 80053ea:	3a01      	subs	r2, #1
 80053ec:	60fa      	str	r2, [r7, #12]
 80053ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	09db      	lsrs	r3, r3, #7
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	3a01      	subs	r2, #1
 8005402:	60fa      	str	r2, [r7, #12]
 8005404:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005408:	b2da      	uxtb	r2, r3
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	b2db      	uxtb	r3, r3
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	3a01      	subs	r2, #1
 8005416:	60fa      	str	r2, [r7, #12]
 8005418:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800541c:	b2da      	uxtb	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	701a      	strb	r2, [r3, #0]
 8005422:	e032      	b.n	800548a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	0f1a      	lsrs	r2, r3, #28
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3b01      	subs	r3, #1
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	b2d2      	uxtb	r2, r2
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	0d5b      	lsrs	r3, r3, #21
 8005438:	b2db      	uxtb	r3, r3
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	3a01      	subs	r2, #1
 800543e:	60fa      	str	r2, [r7, #12]
 8005440:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005444:	b2da      	uxtb	r2, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	0b9b      	lsrs	r3, r3, #14
 800544e:	b2db      	uxtb	r3, r3
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	3a01      	subs	r2, #1
 8005454:	60fa      	str	r2, [r7, #12]
 8005456:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800545a:	b2da      	uxtb	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	09db      	lsrs	r3, r3, #7
 8005464:	b2db      	uxtb	r3, r3
 8005466:	68fa      	ldr	r2, [r7, #12]
 8005468:	3a01      	subs	r2, #1
 800546a:	60fa      	str	r2, [r7, #12]
 800546c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005470:	b2da      	uxtb	r2, r3
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	b2db      	uxtb	r3, r3
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	3a01      	subs	r2, #1
 800547e:	60fa      	str	r2, [r7, #12]
 8005480:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005484:	b2da      	uxtb	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800548a:	4b1f      	ldr	r3, [pc, #124]	; (8005508 <_SendPacket+0x274>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005490:	4b1c      	ldr	r3, [pc, #112]	; (8005504 <_SendPacket+0x270>)
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	69ba      	ldr	r2, [r7, #24]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	627b      	str	r3, [r7, #36]	; 0x24
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	623b      	str	r3, [r7, #32]
 80054a2:	e00b      	b.n	80054bc <_SendPacket+0x228>
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	b2da      	uxtb	r2, r3
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	1c59      	adds	r1, r3, #1
 80054ac:	6279      	str	r1, [r7, #36]	; 0x24
 80054ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	701a      	strb	r2, [r3, #0]
 80054b6:	6a3b      	ldr	r3, [r7, #32]
 80054b8:	09db      	lsrs	r3, r3, #7
 80054ba:	623b      	str	r3, [r7, #32]
 80054bc:	6a3b      	ldr	r3, [r7, #32]
 80054be:	2b7f      	cmp	r3, #127	; 0x7f
 80054c0:	d8f0      	bhi.n	80054a4 <_SendPacket+0x210>
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	1c5a      	adds	r2, r3, #1
 80054c6:	627a      	str	r2, [r7, #36]	; 0x24
 80054c8:	6a3a      	ldr	r2, [r7, #32]
 80054ca:	b2d2      	uxtb	r2, r2
 80054cc:	701a      	strb	r2, [r3, #0]
 80054ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 80054d2:	4b0c      	ldr	r3, [pc, #48]	; (8005504 <_SendPacket+0x270>)
 80054d4:	785b      	ldrb	r3, [r3, #1]
 80054d6:	4618      	mov	r0, r3
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	461a      	mov	r2, r3
 80054e0:	68f9      	ldr	r1, [r7, #12]
 80054e2:	f7fa fe85 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80054e6:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80054ee:	4a05      	ldr	r2, [pc, #20]	; (8005504 <_SendPacket+0x270>)
 80054f0:	69bb      	ldr	r3, [r7, #24]
 80054f2:	60d3      	str	r3, [r2, #12]
 80054f4:	e00f      	b.n	8005516 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80054f6:	4b03      	ldr	r3, [pc, #12]	; (8005504 <_SendPacket+0x270>)
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	3301      	adds	r3, #1
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	4b01      	ldr	r3, [pc, #4]	; (8005504 <_SendPacket+0x270>)
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	e008      	b.n	8005516 <_SendPacket+0x282>
 8005504:	200142fc 	.word	0x200142fc
 8005508:	e0001004 	.word	0xe0001004
    goto SendDone;
 800550c:	bf00      	nop
 800550e:	e002      	b.n	8005516 <_SendPacket+0x282>
      goto SendDone;
 8005510:	bf00      	nop
 8005512:	e000      	b.n	8005516 <_SendPacket+0x282>
      goto SendDone;
 8005514:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005516:	4b14      	ldr	r3, [pc, #80]	; (8005568 <_SendPacket+0x2d4>)
 8005518:	7e1b      	ldrb	r3, [r3, #24]
 800551a:	4619      	mov	r1, r3
 800551c:	4a13      	ldr	r2, [pc, #76]	; (800556c <_SendPacket+0x2d8>)
 800551e:	460b      	mov	r3, r1
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	440b      	add	r3, r1
 8005524:	00db      	lsls	r3, r3, #3
 8005526:	4413      	add	r3, r2
 8005528:	336c      	adds	r3, #108	; 0x6c
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	4b0e      	ldr	r3, [pc, #56]	; (8005568 <_SendPacket+0x2d4>)
 800552e:	7e1b      	ldrb	r3, [r3, #24]
 8005530:	4618      	mov	r0, r3
 8005532:	490e      	ldr	r1, [pc, #56]	; (800556c <_SendPacket+0x2d8>)
 8005534:	4603      	mov	r3, r0
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	4403      	add	r3, r0
 800553a:	00db      	lsls	r3, r3, #3
 800553c:	440b      	add	r3, r1
 800553e:	3370      	adds	r3, #112	; 0x70
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	429a      	cmp	r2, r3
 8005544:	d00b      	beq.n	800555e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005546:	4b08      	ldr	r3, [pc, #32]	; (8005568 <_SendPacket+0x2d4>)
 8005548:	789b      	ldrb	r3, [r3, #2]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d107      	bne.n	800555e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800554e:	4b06      	ldr	r3, [pc, #24]	; (8005568 <_SendPacket+0x2d4>)
 8005550:	2201      	movs	r2, #1
 8005552:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005554:	f7ff fdbc 	bl	80050d0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005558:	4b03      	ldr	r3, [pc, #12]	; (8005568 <_SendPacket+0x2d4>)
 800555a:	2200      	movs	r2, #0
 800555c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800555e:	bf00      	nop
 8005560:	3728      	adds	r7, #40	; 0x28
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	200142fc 	.word	0x200142fc
 800556c:	20012e3c 	.word	0x20012e3c

08005570 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 8005570:	b580      	push	{r7, lr}
 8005572:	b0a2      	sub	sp, #136	; 0x88
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	67fb      	str	r3, [r7, #124]	; 0x7c
  NumArguments = 0;
 8005580:	2300      	movs	r3, #0
 8005582:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  for (;;) {
    c = *p++;
 8005586:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005588:	1c5a      	adds	r2, r3, #1
 800558a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (c == 0) {
 8005592:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005596:	2b00      	cmp	r3, #0
 8005598:	d01d      	beq.n	80055d6 <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800559a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800559e:	2b25      	cmp	r3, #37	; 0x25
 80055a0:	d1f1      	bne.n	8005586 <_VPrintHost+0x16>
      c = *p;
 80055a2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	1d19      	adds	r1, r3, #4
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6011      	str	r1, [r2, #0]
 80055b4:	6819      	ldr	r1, [r3, #0]
 80055b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80055c0:	460a      	mov	r2, r1
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	3388      	adds	r3, #136	; 0x88
 80055c6:	443b      	add	r3, r7
 80055c8:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 80055cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80055d0:	2b10      	cmp	r3, #16
 80055d2:	d002      	beq.n	80055da <_VPrintHost+0x6a>
    c = *p++;
 80055d4:	e7d7      	b.n	8005586 <_VPrintHost+0x16>
      break;
 80055d6:	bf00      	nop
 80055d8:	e000      	b.n	80055dc <_VPrintHost+0x6c>
        break;
 80055da:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 80055dc:	f3ef 8311 	mrs	r3, BASEPRI
 80055e0:	f04f 0120 	mov.w	r1, #32
 80055e4:	f381 8811 	msr	BASEPRI, r1
 80055e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80055ea:	483f      	ldr	r0, [pc, #252]	; (80056e8 <_VPrintHost+0x178>)
 80055ec:	f7ff fd64 	bl	80050b8 <_PreparePacket>
 80055f0:	6578      	str	r0, [r7, #84]	; 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80055f2:	2280      	movs	r2, #128	; 0x80
 80055f4:	68f9      	ldr	r1, [r7, #12]
 80055f6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80055f8:	f7ff fd0e 	bl	8005018 <_EncodeStr>
 80055fc:	67b8      	str	r0, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, Options);
 80055fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005600:	677b      	str	r3, [r7, #116]	; 0x74
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	673b      	str	r3, [r7, #112]	; 0x70
 8005606:	e00b      	b.n	8005620 <_VPrintHost+0xb0>
 8005608:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800560a:	b2da      	uxtb	r2, r3
 800560c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800560e:	1c59      	adds	r1, r3, #1
 8005610:	6779      	str	r1, [r7, #116]	; 0x74
 8005612:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005616:	b2d2      	uxtb	r2, r2
 8005618:	701a      	strb	r2, [r3, #0]
 800561a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800561c:	09db      	lsrs	r3, r3, #7
 800561e:	673b      	str	r3, [r7, #112]	; 0x70
 8005620:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005622:	2b7f      	cmp	r3, #127	; 0x7f
 8005624:	d8f0      	bhi.n	8005608 <_VPrintHost+0x98>
 8005626:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005628:	1c5a      	adds	r2, r3, #1
 800562a:	677a      	str	r2, [r7, #116]	; 0x74
 800562c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	701a      	strb	r2, [r3, #0]
 8005632:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005634:	67bb      	str	r3, [r7, #120]	; 0x78
    ENCODE_U32(pPayload, NumArguments);
 8005636:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005638:	66fb      	str	r3, [r7, #108]	; 0x6c
 800563a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800563e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005640:	e00b      	b.n	800565a <_VPrintHost+0xea>
 8005642:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005644:	b2da      	uxtb	r2, r3
 8005646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005648:	1c59      	adds	r1, r3, #1
 800564a:	66f9      	str	r1, [r7, #108]	; 0x6c
 800564c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005650:	b2d2      	uxtb	r2, r2
 8005652:	701a      	strb	r2, [r3, #0]
 8005654:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005656:	09db      	lsrs	r3, r3, #7
 8005658:	66bb      	str	r3, [r7, #104]	; 0x68
 800565a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800565c:	2b7f      	cmp	r3, #127	; 0x7f
 800565e:	d8f0      	bhi.n	8005642 <_VPrintHost+0xd2>
 8005660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005662:	1c5a      	adds	r2, r3, #1
 8005664:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005666:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005668:	b2d2      	uxtb	r2, r2
 800566a:	701a      	strb	r2, [r3, #0]
 800566c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800566e:	67bb      	str	r3, [r7, #120]	; 0x78
    pParas = aParas;
 8005670:	f107 0314 	add.w	r3, r7, #20
 8005674:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 8005678:	e022      	b.n	80056c0 <_VPrintHost+0x150>
      ENCODE_U32(pPayload, (*pParas));
 800567a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800567c:	667b      	str	r3, [r7, #100]	; 0x64
 800567e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	663b      	str	r3, [r7, #96]	; 0x60
 8005686:	e00b      	b.n	80056a0 <_VPrintHost+0x130>
 8005688:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800568a:	b2da      	uxtb	r2, r3
 800568c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800568e:	1c59      	adds	r1, r3, #1
 8005690:	6679      	str	r1, [r7, #100]	; 0x64
 8005692:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]
 800569a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800569c:	09db      	lsrs	r3, r3, #7
 800569e:	663b      	str	r3, [r7, #96]	; 0x60
 80056a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056a2:	2b7f      	cmp	r3, #127	; 0x7f
 80056a4:	d8f0      	bhi.n	8005688 <_VPrintHost+0x118>
 80056a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056a8:	1c5a      	adds	r2, r3, #1
 80056aa:	667a      	str	r2, [r7, #100]	; 0x64
 80056ac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	701a      	strb	r2, [r3, #0]
 80056b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056b4:	67bb      	str	r3, [r7, #120]	; 0x78
      pParas++;
 80056b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80056ba:	3304      	adds	r3, #4
 80056bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (NumArguments--) {
 80056c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80056c4:	1e5a      	subs	r2, r3, #1
 80056c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1d5      	bne.n	800567a <_VPrintHost+0x10a>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80056ce:	221a      	movs	r2, #26
 80056d0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80056d2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80056d4:	f7ff fdde 	bl	8005294 <_SendPacket>
    RECORD_END();
 80056d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80056da:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3788      	adds	r7, #136	; 0x88
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	2001432c 	.word	0x2001432c

080056ec <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b086      	sub	sp, #24
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
 80056f8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80056fa:	2300      	movs	r3, #0
 80056fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005700:	4917      	ldr	r1, [pc, #92]	; (8005760 <SEGGER_SYSVIEW_Init+0x74>)
 8005702:	4818      	ldr	r0, [pc, #96]	; (8005764 <SEGGER_SYSVIEW_Init+0x78>)
 8005704:	f7ff fbb8 	bl	8004e78 <SEGGER_RTT_AllocUpBuffer>
 8005708:	4603      	mov	r3, r0
 800570a:	b2da      	uxtb	r2, r3
 800570c:	4b16      	ldr	r3, [pc, #88]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 800570e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005710:	4b15      	ldr	r3, [pc, #84]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 8005712:	785a      	ldrb	r2, [r3, #1]
 8005714:	4b14      	ldr	r3, [pc, #80]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 8005716:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005718:	4b13      	ldr	r3, [pc, #76]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 800571a:	7e1b      	ldrb	r3, [r3, #24]
 800571c:	4618      	mov	r0, r3
 800571e:	2300      	movs	r3, #0
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	2308      	movs	r3, #8
 8005724:	4a11      	ldr	r2, [pc, #68]	; (800576c <SEGGER_SYSVIEW_Init+0x80>)
 8005726:	490f      	ldr	r1, [pc, #60]	; (8005764 <SEGGER_SYSVIEW_Init+0x78>)
 8005728:	f7ff fc2a 	bl	8004f80 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800572c:	4b0e      	ldr	r3, [pc, #56]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 800572e:	2200      	movs	r2, #0
 8005730:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005732:	4b0f      	ldr	r3, [pc, #60]	; (8005770 <SEGGER_SYSVIEW_Init+0x84>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a0c      	ldr	r2, [pc, #48]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 8005738:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800573a:	4a0b      	ldr	r2, [pc, #44]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005740:	4a09      	ldr	r2, [pc, #36]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8005746:	4a08      	ldr	r2, [pc, #32]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800574c:	4a06      	ldr	r2, [pc, #24]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8005752:	4b05      	ldr	r3, [pc, #20]	; (8005768 <SEGGER_SYSVIEW_Init+0x7c>)
 8005754:	2200      	movs	r2, #0
 8005756:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005758:	bf00      	nop
 800575a:	3710      	adds	r7, #16
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	200132f4 	.word	0x200132f4
 8005764:	08006a94 	.word	0x08006a94
 8005768:	200142fc 	.word	0x200142fc
 800576c:	200142f4 	.word	0x200142f4
 8005770:	e0001004 	.word	0xe0001004

08005774 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800577c:	4a04      	ldr	r2, [pc, #16]	; (8005790 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6113      	str	r3, [r2, #16]
}
 8005782:	bf00      	nop
 8005784:	370c      	adds	r7, #12
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop
 8005790:	200142fc 	.word	0x200142fc

08005794 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800579c:	f3ef 8311 	mrs	r3, BASEPRI
 80057a0:	f04f 0120 	mov.w	r1, #32
 80057a4:	f381 8811 	msr	BASEPRI, r1
 80057a8:	60fb      	str	r3, [r7, #12]
 80057aa:	4808      	ldr	r0, [pc, #32]	; (80057cc <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80057ac:	f7ff fc84 	bl	80050b8 <_PreparePacket>
 80057b0:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	68b9      	ldr	r1, [r7, #8]
 80057b6:	68b8      	ldr	r0, [r7, #8]
 80057b8:	f7ff fd6c 	bl	8005294 <_SendPacket>
  RECORD_END();
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f383 8811 	msr	BASEPRI, r3
}
 80057c2:	bf00      	nop
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	2001432c 	.word	0x2001432c

080057d0 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b088      	sub	sp, #32
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80057da:	f3ef 8311 	mrs	r3, BASEPRI
 80057de:	f04f 0120 	mov.w	r1, #32
 80057e2:	f381 8811 	msr	BASEPRI, r1
 80057e6:	617b      	str	r3, [r7, #20]
 80057e8:	4816      	ldr	r0, [pc, #88]	; (8005844 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80057ea:	f7ff fc65 	bl	80050b8 <_PreparePacket>
 80057ee:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	61fb      	str	r3, [r7, #28]
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	61bb      	str	r3, [r7, #24]
 80057fc:	e00b      	b.n	8005816 <SEGGER_SYSVIEW_RecordU32+0x46>
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	b2da      	uxtb	r2, r3
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	1c59      	adds	r1, r3, #1
 8005806:	61f9      	str	r1, [r7, #28]
 8005808:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800580c:	b2d2      	uxtb	r2, r2
 800580e:	701a      	strb	r2, [r3, #0]
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	09db      	lsrs	r3, r3, #7
 8005814:	61bb      	str	r3, [r7, #24]
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	2b7f      	cmp	r3, #127	; 0x7f
 800581a:	d8f0      	bhi.n	80057fe <SEGGER_SYSVIEW_RecordU32+0x2e>
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	1c5a      	adds	r2, r3, #1
 8005820:	61fa      	str	r2, [r7, #28]
 8005822:	69ba      	ldr	r2, [r7, #24]
 8005824:	b2d2      	uxtb	r2, r2
 8005826:	701a      	strb	r2, [r3, #0]
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	68f9      	ldr	r1, [r7, #12]
 8005830:	6938      	ldr	r0, [r7, #16]
 8005832:	f7ff fd2f 	bl	8005294 <_SendPacket>
  RECORD_END();
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	f383 8811 	msr	BASEPRI, r3
}
 800583c:	bf00      	nop
 800583e:	3720      	adds	r7, #32
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	2001432c 	.word	0x2001432c

08005848 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005848:	b580      	push	{r7, lr}
 800584a:	b08c      	sub	sp, #48	; 0x30
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005854:	f3ef 8311 	mrs	r3, BASEPRI
 8005858:	f04f 0120 	mov.w	r1, #32
 800585c:	f381 8811 	msr	BASEPRI, r1
 8005860:	61fb      	str	r3, [r7, #28]
 8005862:	4825      	ldr	r0, [pc, #148]	; (80058f8 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8005864:	f7ff fc28 	bl	80050b8 <_PreparePacket>
 8005868:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	62bb      	str	r3, [r7, #40]	; 0x28
 8005876:	e00b      	b.n	8005890 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587a:	b2da      	uxtb	r2, r3
 800587c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800587e:	1c59      	adds	r1, r3, #1
 8005880:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005882:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	701a      	strb	r2, [r3, #0]
 800588a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588c:	09db      	lsrs	r3, r3, #7
 800588e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005892:	2b7f      	cmp	r3, #127	; 0x7f
 8005894:	d8f0      	bhi.n	8005878 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8005896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800589c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	623b      	str	r3, [r7, #32]
 80058ae:	e00b      	b.n	80058c8 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80058b0:	6a3b      	ldr	r3, [r7, #32]
 80058b2:	b2da      	uxtb	r2, r3
 80058b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b6:	1c59      	adds	r1, r3, #1
 80058b8:	6279      	str	r1, [r7, #36]	; 0x24
 80058ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058be:	b2d2      	uxtb	r2, r2
 80058c0:	701a      	strb	r2, [r3, #0]
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	09db      	lsrs	r3, r3, #7
 80058c6:	623b      	str	r3, [r7, #32]
 80058c8:	6a3b      	ldr	r3, [r7, #32]
 80058ca:	2b7f      	cmp	r3, #127	; 0x7f
 80058cc:	d8f0      	bhi.n	80058b0 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	1c5a      	adds	r2, r3, #1
 80058d2:	627a      	str	r2, [r7, #36]	; 0x24
 80058d4:	6a3a      	ldr	r2, [r7, #32]
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	701a      	strb	r2, [r3, #0]
 80058da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058dc:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	6979      	ldr	r1, [r7, #20]
 80058e2:	69b8      	ldr	r0, [r7, #24]
 80058e4:	f7ff fcd6 	bl	8005294 <_SendPacket>
  RECORD_END();
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	f383 8811 	msr	BASEPRI, r3
}
 80058ee:	bf00      	nop
 80058f0:	3730      	adds	r7, #48	; 0x30
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	2001432c 	.word	0x2001432c

080058fc <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b08e      	sub	sp, #56	; 0x38
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800590a:	f3ef 8311 	mrs	r3, BASEPRI
 800590e:	f04f 0120 	mov.w	r1, #32
 8005912:	f381 8811 	msr	BASEPRI, r1
 8005916:	61fb      	str	r3, [r7, #28]
 8005918:	4832      	ldr	r0, [pc, #200]	; (80059e4 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800591a:	f7ff fbcd 	bl	80050b8 <_PreparePacket>
 800591e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	637b      	str	r3, [r7, #52]	; 0x34
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	633b      	str	r3, [r7, #48]	; 0x30
 800592c:	e00b      	b.n	8005946 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800592e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005930:	b2da      	uxtb	r2, r3
 8005932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005934:	1c59      	adds	r1, r3, #1
 8005936:	6379      	str	r1, [r7, #52]	; 0x34
 8005938:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800593c:	b2d2      	uxtb	r2, r2
 800593e:	701a      	strb	r2, [r3, #0]
 8005940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005942:	09db      	lsrs	r3, r3, #7
 8005944:	633b      	str	r3, [r7, #48]	; 0x30
 8005946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005948:	2b7f      	cmp	r3, #127	; 0x7f
 800594a:	d8f0      	bhi.n	800592e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800594c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	637a      	str	r2, [r7, #52]	; 0x34
 8005952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	701a      	strb	r2, [r3, #0]
 8005958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800595a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	62bb      	str	r3, [r7, #40]	; 0x28
 8005964:	e00b      	b.n	800597e <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8005966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005968:	b2da      	uxtb	r2, r3
 800596a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800596c:	1c59      	adds	r1, r3, #1
 800596e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005970:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005974:	b2d2      	uxtb	r2, r2
 8005976:	701a      	strb	r2, [r3, #0]
 8005978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597a:	09db      	lsrs	r3, r3, #7
 800597c:	62bb      	str	r3, [r7, #40]	; 0x28
 800597e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005980:	2b7f      	cmp	r3, #127	; 0x7f
 8005982:	d8f0      	bhi.n	8005966 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005986:	1c5a      	adds	r2, r3, #1
 8005988:	62fa      	str	r2, [r7, #44]	; 0x2c
 800598a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800598c:	b2d2      	uxtb	r2, r2
 800598e:	701a      	strb	r2, [r3, #0]
 8005990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005992:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	627b      	str	r3, [r7, #36]	; 0x24
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	623b      	str	r3, [r7, #32]
 800599c:	e00b      	b.n	80059b6 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800599e:	6a3b      	ldr	r3, [r7, #32]
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	1c59      	adds	r1, r3, #1
 80059a6:	6279      	str	r1, [r7, #36]	; 0x24
 80059a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059ac:	b2d2      	uxtb	r2, r2
 80059ae:	701a      	strb	r2, [r3, #0]
 80059b0:	6a3b      	ldr	r3, [r7, #32]
 80059b2:	09db      	lsrs	r3, r3, #7
 80059b4:	623b      	str	r3, [r7, #32]
 80059b6:	6a3b      	ldr	r3, [r7, #32]
 80059b8:	2b7f      	cmp	r3, #127	; 0x7f
 80059ba:	d8f0      	bhi.n	800599e <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80059bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059be:	1c5a      	adds	r2, r3, #1
 80059c0:	627a      	str	r2, [r7, #36]	; 0x24
 80059c2:	6a3a      	ldr	r2, [r7, #32]
 80059c4:	b2d2      	uxtb	r2, r2
 80059c6:	701a      	strb	r2, [r3, #0]
 80059c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ca:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80059cc:	68fa      	ldr	r2, [r7, #12]
 80059ce:	6979      	ldr	r1, [r7, #20]
 80059d0:	69b8      	ldr	r0, [r7, #24]
 80059d2:	f7ff fc5f 	bl	8005294 <_SendPacket>
  RECORD_END();
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f383 8811 	msr	BASEPRI, r3
}
 80059dc:	bf00      	nop
 80059de:	3738      	adds	r7, #56	; 0x38
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	2001432c 	.word	0x2001432c

080059e8 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b090      	sub	sp, #64	; 0x40
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
 80059f4:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80059f6:	f3ef 8311 	mrs	r3, BASEPRI
 80059fa:	f04f 0120 	mov.w	r1, #32
 80059fe:	f381 8811 	msr	BASEPRI, r1
 8005a02:	61fb      	str	r3, [r7, #28]
 8005a04:	4840      	ldr	r0, [pc, #256]	; (8005b08 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005a06:	f7ff fb57 	bl	80050b8 <_PreparePacket>
 8005a0a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a18:	e00b      	b.n	8005a32 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a1c:	b2da      	uxtb	r2, r3
 8005a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a20:	1c59      	adds	r1, r3, #1
 8005a22:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005a24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a28:	b2d2      	uxtb	r2, r2
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a2e:	09db      	lsrs	r3, r3, #7
 8005a30:	63bb      	str	r3, [r7, #56]	; 0x38
 8005a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a34:	2b7f      	cmp	r3, #127	; 0x7f
 8005a36:	d8f0      	bhi.n	8005a1a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005a38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a3a:	1c5a      	adds	r2, r3, #1
 8005a3c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005a3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005a40:	b2d2      	uxtb	r2, r2
 8005a42:	701a      	strb	r2, [r3, #0]
 8005a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a46:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	633b      	str	r3, [r7, #48]	; 0x30
 8005a50:	e00b      	b.n	8005a6a <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a54:	b2da      	uxtb	r2, r3
 8005a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a58:	1c59      	adds	r1, r3, #1
 8005a5a:	6379      	str	r1, [r7, #52]	; 0x34
 8005a5c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a60:	b2d2      	uxtb	r2, r2
 8005a62:	701a      	strb	r2, [r3, #0]
 8005a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a66:	09db      	lsrs	r3, r3, #7
 8005a68:	633b      	str	r3, [r7, #48]	; 0x30
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6c:	2b7f      	cmp	r3, #127	; 0x7f
 8005a6e:	d8f0      	bhi.n	8005a52 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a72:	1c5a      	adds	r2, r3, #1
 8005a74:	637a      	str	r2, [r7, #52]	; 0x34
 8005a76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a78:	b2d2      	uxtb	r2, r2
 8005a7a:	701a      	strb	r2, [r3, #0]
 8005a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a7e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a88:	e00b      	b.n	8005aa2 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a8c:	b2da      	uxtb	r2, r3
 8005a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a90:	1c59      	adds	r1, r3, #1
 8005a92:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005a94:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a98:	b2d2      	uxtb	r2, r2
 8005a9a:	701a      	strb	r2, [r3, #0]
 8005a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9e:	09db      	lsrs	r3, r3, #7
 8005aa0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa4:	2b7f      	cmp	r3, #127	; 0x7f
 8005aa6:	d8f0      	bhi.n	8005a8a <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aaa:	1c5a      	adds	r2, r3, #1
 8005aac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005aae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ab0:	b2d2      	uxtb	r2, r2
 8005ab2:	701a      	strb	r2, [r3, #0]
 8005ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24
 8005abc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005abe:	623b      	str	r3, [r7, #32]
 8005ac0:	e00b      	b.n	8005ada <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005ac2:	6a3b      	ldr	r3, [r7, #32]
 8005ac4:	b2da      	uxtb	r2, r3
 8005ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac8:	1c59      	adds	r1, r3, #1
 8005aca:	6279      	str	r1, [r7, #36]	; 0x24
 8005acc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ad0:	b2d2      	uxtb	r2, r2
 8005ad2:	701a      	strb	r2, [r3, #0]
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	09db      	lsrs	r3, r3, #7
 8005ad8:	623b      	str	r3, [r7, #32]
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	2b7f      	cmp	r3, #127	; 0x7f
 8005ade:	d8f0      	bhi.n	8005ac2 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae2:	1c5a      	adds	r2, r3, #1
 8005ae4:	627a      	str	r2, [r7, #36]	; 0x24
 8005ae6:	6a3a      	ldr	r2, [r7, #32]
 8005ae8:	b2d2      	uxtb	r2, r2
 8005aea:	701a      	strb	r2, [r3, #0]
 8005aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aee:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	6979      	ldr	r1, [r7, #20]
 8005af4:	69b8      	ldr	r0, [r7, #24]
 8005af6:	f7ff fbcd 	bl	8005294 <_SendPacket>
  RECORD_END();
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	f383 8811 	msr	BASEPRI, r3
}
 8005b00:	bf00      	nop
 8005b02:	3740      	adds	r7, #64	; 0x40
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	2001432c 	.word	0x2001432c

08005b0c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b08c      	sub	sp, #48	; 0x30
 8005b10:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005b12:	4b58      	ldr	r3, [pc, #352]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005b14:	2201      	movs	r2, #1
 8005b16:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005b18:	f3ef 8311 	mrs	r3, BASEPRI
 8005b1c:	f04f 0120 	mov.w	r1, #32
 8005b20:	f381 8811 	msr	BASEPRI, r1
 8005b24:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005b26:	4b53      	ldr	r3, [pc, #332]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005b28:	785b      	ldrb	r3, [r3, #1]
 8005b2a:	220a      	movs	r2, #10
 8005b2c:	4952      	ldr	r1, [pc, #328]	; (8005c78 <SEGGER_SYSVIEW_Start+0x16c>)
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fa fb5e 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005b3a:	200a      	movs	r0, #10
 8005b3c:	f7ff fe2a 	bl	8005794 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005b40:	f3ef 8311 	mrs	r3, BASEPRI
 8005b44:	f04f 0120 	mov.w	r1, #32
 8005b48:	f381 8811 	msr	BASEPRI, r1
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	484b      	ldr	r0, [pc, #300]	; (8005c7c <SEGGER_SYSVIEW_Start+0x170>)
 8005b50:	f7ff fab2 	bl	80050b8 <_PreparePacket>
 8005b54:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b5e:	4b45      	ldr	r3, [pc, #276]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b64:	e00b      	b.n	8005b7e <SEGGER_SYSVIEW_Start+0x72>
 8005b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b68:	b2da      	uxtb	r2, r3
 8005b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b6c:	1c59      	adds	r1, r3, #1
 8005b6e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005b70:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b74:	b2d2      	uxtb	r2, r2
 8005b76:	701a      	strb	r2, [r3, #0]
 8005b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b7a:	09db      	lsrs	r3, r3, #7
 8005b7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b80:	2b7f      	cmp	r3, #127	; 0x7f
 8005b82:	d8f0      	bhi.n	8005b66 <SEGGER_SYSVIEW_Start+0x5a>
 8005b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b8c:	b2d2      	uxtb	r2, r2
 8005b8e:	701a      	strb	r2, [r3, #0]
 8005b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b92:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	627b      	str	r3, [r7, #36]	; 0x24
 8005b98:	4b36      	ldr	r3, [pc, #216]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	623b      	str	r3, [r7, #32]
 8005b9e:	e00b      	b.n	8005bb8 <SEGGER_SYSVIEW_Start+0xac>
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba6:	1c59      	adds	r1, r3, #1
 8005ba8:	6279      	str	r1, [r7, #36]	; 0x24
 8005baa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bae:	b2d2      	uxtb	r2, r2
 8005bb0:	701a      	strb	r2, [r3, #0]
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	09db      	lsrs	r3, r3, #7
 8005bb6:	623b      	str	r3, [r7, #32]
 8005bb8:	6a3b      	ldr	r3, [r7, #32]
 8005bba:	2b7f      	cmp	r3, #127	; 0x7f
 8005bbc:	d8f0      	bhi.n	8005ba0 <SEGGER_SYSVIEW_Start+0x94>
 8005bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc0:	1c5a      	adds	r2, r3, #1
 8005bc2:	627a      	str	r2, [r7, #36]	; 0x24
 8005bc4:	6a3a      	ldr	r2, [r7, #32]
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	701a      	strb	r2, [r3, #0]
 8005bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bcc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	61fb      	str	r3, [r7, #28]
 8005bd2:	4b28      	ldr	r3, [pc, #160]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	61bb      	str	r3, [r7, #24]
 8005bd8:	e00b      	b.n	8005bf2 <SEGGER_SYSVIEW_Start+0xe6>
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	b2da      	uxtb	r2, r3
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	1c59      	adds	r1, r3, #1
 8005be2:	61f9      	str	r1, [r7, #28]
 8005be4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005be8:	b2d2      	uxtb	r2, r2
 8005bea:	701a      	strb	r2, [r3, #0]
 8005bec:	69bb      	ldr	r3, [r7, #24]
 8005bee:	09db      	lsrs	r3, r3, #7
 8005bf0:	61bb      	str	r3, [r7, #24]
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	2b7f      	cmp	r3, #127	; 0x7f
 8005bf6:	d8f0      	bhi.n	8005bda <SEGGER_SYSVIEW_Start+0xce>
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	1c5a      	adds	r2, r3, #1
 8005bfc:	61fa      	str	r2, [r7, #28]
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	701a      	strb	r2, [r3, #0]
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	617b      	str	r3, [r7, #20]
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	613b      	str	r3, [r7, #16]
 8005c10:	e00b      	b.n	8005c2a <SEGGER_SYSVIEW_Start+0x11e>
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	b2da      	uxtb	r2, r3
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	1c59      	adds	r1, r3, #1
 8005c1a:	6179      	str	r1, [r7, #20]
 8005c1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c20:	b2d2      	uxtb	r2, r2
 8005c22:	701a      	strb	r2, [r3, #0]
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	09db      	lsrs	r3, r3, #7
 8005c28:	613b      	str	r3, [r7, #16]
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	2b7f      	cmp	r3, #127	; 0x7f
 8005c2e:	d8f0      	bhi.n	8005c12 <SEGGER_SYSVIEW_Start+0x106>
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	617a      	str	r2, [r7, #20]
 8005c36:	693a      	ldr	r2, [r7, #16]
 8005c38:	b2d2      	uxtb	r2, r2
 8005c3a:	701a      	strb	r2, [r3, #0]
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005c40:	2218      	movs	r2, #24
 8005c42:	6839      	ldr	r1, [r7, #0]
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f7ff fb25 	bl	8005294 <_SendPacket>
      RECORD_END();
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005c50:	4b08      	ldr	r3, [pc, #32]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005c58:	4b06      	ldr	r3, [pc, #24]	; (8005c74 <SEGGER_SYSVIEW_Start+0x168>)
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005c5e:	f000 f9eb 	bl	8006038 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005c62:	f000 f9b1 	bl	8005fc8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005c66:	f000 fc83 	bl	8006570 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005c6a:	bf00      	nop
 8005c6c:	3730      	adds	r7, #48	; 0x30
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	200142fc 	.word	0x200142fc
 8005c78:	08006b74 	.word	0x08006b74
 8005c7c:	2001432c 	.word	0x2001432c

08005c80 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005c86:	f3ef 8311 	mrs	r3, BASEPRI
 8005c8a:	f04f 0120 	mov.w	r1, #32
 8005c8e:	f381 8811 	msr	BASEPRI, r1
 8005c92:	607b      	str	r3, [r7, #4]
 8005c94:	480b      	ldr	r0, [pc, #44]	; (8005cc4 <SEGGER_SYSVIEW_Stop+0x44>)
 8005c96:	f7ff fa0f 	bl	80050b8 <_PreparePacket>
 8005c9a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005c9c:	4b0a      	ldr	r3, [pc, #40]	; (8005cc8 <SEGGER_SYSVIEW_Stop+0x48>)
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d007      	beq.n	8005cb4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005ca4:	220b      	movs	r2, #11
 8005ca6:	6839      	ldr	r1, [r7, #0]
 8005ca8:	6838      	ldr	r0, [r7, #0]
 8005caa:	f7ff faf3 	bl	8005294 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005cae:	4b06      	ldr	r3, [pc, #24]	; (8005cc8 <SEGGER_SYSVIEW_Stop+0x48>)
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f383 8811 	msr	BASEPRI, r3
}
 8005cba:	bf00      	nop
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop
 8005cc4:	2001432c 	.word	0x2001432c
 8005cc8:	200142fc 	.word	0x200142fc

08005ccc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b08c      	sub	sp, #48	; 0x30
 8005cd0:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005cd2:	f3ef 8311 	mrs	r3, BASEPRI
 8005cd6:	f04f 0120 	mov.w	r1, #32
 8005cda:	f381 8811 	msr	BASEPRI, r1
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	4845      	ldr	r0, [pc, #276]	; (8005df8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005ce2:	f7ff f9e9 	bl	80050b8 <_PreparePacket>
 8005ce6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cf0:	4b42      	ldr	r3, [pc, #264]	; (8005dfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cf6:	e00b      	b.n	8005d10 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfa:	b2da      	uxtb	r2, r3
 8005cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cfe:	1c59      	adds	r1, r3, #1
 8005d00:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005d02:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	701a      	strb	r2, [r3, #0]
 8005d0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d0c:	09db      	lsrs	r3, r3, #7
 8005d0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d12:	2b7f      	cmp	r3, #127	; 0x7f
 8005d14:	d8f0      	bhi.n	8005cf8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]
 8005d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d24:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	627b      	str	r3, [r7, #36]	; 0x24
 8005d2a:	4b34      	ldr	r3, [pc, #208]	; (8005dfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	623b      	str	r3, [r7, #32]
 8005d30:	e00b      	b.n	8005d4a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005d32:	6a3b      	ldr	r3, [r7, #32]
 8005d34:	b2da      	uxtb	r2, r3
 8005d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d38:	1c59      	adds	r1, r3, #1
 8005d3a:	6279      	str	r1, [r7, #36]	; 0x24
 8005d3c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	701a      	strb	r2, [r3, #0]
 8005d44:	6a3b      	ldr	r3, [r7, #32]
 8005d46:	09db      	lsrs	r3, r3, #7
 8005d48:	623b      	str	r3, [r7, #32]
 8005d4a:	6a3b      	ldr	r3, [r7, #32]
 8005d4c:	2b7f      	cmp	r3, #127	; 0x7f
 8005d4e:	d8f0      	bhi.n	8005d32 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	627a      	str	r2, [r7, #36]	; 0x24
 8005d56:	6a3a      	ldr	r2, [r7, #32]
 8005d58:	b2d2      	uxtb	r2, r2
 8005d5a:	701a      	strb	r2, [r3, #0]
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	61fb      	str	r3, [r7, #28]
 8005d64:	4b25      	ldr	r3, [pc, #148]	; (8005dfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	61bb      	str	r3, [r7, #24]
 8005d6a:	e00b      	b.n	8005d84 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005d6c:	69bb      	ldr	r3, [r7, #24]
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	1c59      	adds	r1, r3, #1
 8005d74:	61f9      	str	r1, [r7, #28]
 8005d76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	701a      	strb	r2, [r3, #0]
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	09db      	lsrs	r3, r3, #7
 8005d82:	61bb      	str	r3, [r7, #24]
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	2b7f      	cmp	r3, #127	; 0x7f
 8005d88:	d8f0      	bhi.n	8005d6c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005d8a:	69fb      	ldr	r3, [r7, #28]
 8005d8c:	1c5a      	adds	r2, r3, #1
 8005d8e:	61fa      	str	r2, [r7, #28]
 8005d90:	69ba      	ldr	r2, [r7, #24]
 8005d92:	b2d2      	uxtb	r2, r2
 8005d94:	701a      	strb	r2, [r3, #0]
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	2300      	movs	r3, #0
 8005da0:	613b      	str	r3, [r7, #16]
 8005da2:	e00b      	b.n	8005dbc <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	b2da      	uxtb	r2, r3
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	1c59      	adds	r1, r3, #1
 8005dac:	6179      	str	r1, [r7, #20]
 8005dae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005db2:	b2d2      	uxtb	r2, r2
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	09db      	lsrs	r3, r3, #7
 8005dba:	613b      	str	r3, [r7, #16]
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	2b7f      	cmp	r3, #127	; 0x7f
 8005dc0:	d8f0      	bhi.n	8005da4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	1c5a      	adds	r2, r3, #1
 8005dc6:	617a      	str	r2, [r7, #20]
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	701a      	strb	r2, [r3, #0]
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005dd2:	2218      	movs	r2, #24
 8005dd4:	6879      	ldr	r1, [r7, #4]
 8005dd6:	68b8      	ldr	r0, [r7, #8]
 8005dd8:	f7ff fa5c 	bl	8005294 <_SendPacket>
  RECORD_END();
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005de2:	4b06      	ldr	r3, [pc, #24]	; (8005dfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005dea:	4b04      	ldr	r3, [pc, #16]	; (8005dfc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dee:	4798      	blx	r3
  }
}
 8005df0:	bf00      	nop
 8005df2:	3730      	adds	r7, #48	; 0x30
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	2001432c 	.word	0x2001432c
 8005dfc:	200142fc 	.word	0x200142fc

08005e00 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b092      	sub	sp, #72	; 0x48
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005e08:	f3ef 8311 	mrs	r3, BASEPRI
 8005e0c:	f04f 0120 	mov.w	r1, #32
 8005e10:	f381 8811 	msr	BASEPRI, r1
 8005e14:	617b      	str	r3, [r7, #20]
 8005e16:	486a      	ldr	r0, [pc, #424]	; (8005fc0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005e18:	f7ff f94e 	bl	80050b8 <_PreparePacket>
 8005e1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	647b      	str	r3, [r7, #68]	; 0x44
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b66      	ldr	r3, [pc, #408]	; (8005fc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	643b      	str	r3, [r7, #64]	; 0x40
 8005e32:	e00b      	b.n	8005e4c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005e34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e3a:	1c59      	adds	r1, r3, #1
 8005e3c:	6479      	str	r1, [r7, #68]	; 0x44
 8005e3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e42:	b2d2      	uxtb	r2, r2
 8005e44:	701a      	strb	r2, [r3, #0]
 8005e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e48:	09db      	lsrs	r3, r3, #7
 8005e4a:	643b      	str	r3, [r7, #64]	; 0x40
 8005e4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005e4e:	2b7f      	cmp	r3, #127	; 0x7f
 8005e50:	d8f0      	bhi.n	8005e34 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005e52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e54:	1c5a      	adds	r2, r3, #1
 8005e56:	647a      	str	r2, [r7, #68]	; 0x44
 8005e58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e5a:	b2d2      	uxtb	r2, r2
 8005e5c:	701a      	strb	r2, [r3, #0]
 8005e5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e60:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e6c:	e00b      	b.n	8005e86 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e74:	1c59      	adds	r1, r3, #1
 8005e76:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005e78:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e7c:	b2d2      	uxtb	r2, r2
 8005e7e:	701a      	strb	r2, [r3, #0]
 8005e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e82:	09db      	lsrs	r3, r3, #7
 8005e84:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e88:	2b7f      	cmp	r3, #127	; 0x7f
 8005e8a:	d8f0      	bhi.n	8005e6e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e8e:	1c5a      	adds	r2, r3, #1
 8005e90:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005e92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e94:	b2d2      	uxtb	r2, r2
 8005e96:	701a      	strb	r2, [r3, #0]
 8005e98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e9a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	2220      	movs	r2, #32
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	68f8      	ldr	r0, [r7, #12]
 8005ea6:	f7ff f8b7 	bl	8005018 <_EncodeStr>
 8005eaa:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005eac:	2209      	movs	r2, #9
 8005eae:	68f9      	ldr	r1, [r7, #12]
 8005eb0:	6938      	ldr	r0, [r7, #16]
 8005eb2:	f7ff f9ef 	bl	8005294 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	637b      	str	r3, [r7, #52]	; 0x34
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	4b40      	ldr	r3, [pc, #256]	; (8005fc4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	633b      	str	r3, [r7, #48]	; 0x30
 8005eca:	e00b      	b.n	8005ee4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ece:	b2da      	uxtb	r2, r3
 8005ed0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ed2:	1c59      	adds	r1, r3, #1
 8005ed4:	6379      	str	r1, [r7, #52]	; 0x34
 8005ed6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	701a      	strb	r2, [r3, #0]
 8005ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee0:	09db      	lsrs	r3, r3, #7
 8005ee2:	633b      	str	r3, [r7, #48]	; 0x30
 8005ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee6:	2b7f      	cmp	r3, #127	; 0x7f
 8005ee8:	d8f0      	bhi.n	8005ecc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	637a      	str	r2, [r7, #52]	; 0x34
 8005ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	701a      	strb	r2, [r3, #0]
 8005ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f04:	e00b      	b.n	8005f1e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f0c:	1c59      	adds	r1, r3, #1
 8005f0e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f10:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f14:	b2d2      	uxtb	r2, r2
 8005f16:	701a      	strb	r2, [r3, #0]
 8005f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1a:	09db      	lsrs	r3, r3, #7
 8005f1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f20:	2b7f      	cmp	r3, #127	; 0x7f
 8005f22:	d8f0      	bhi.n	8005f06 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f2c:	b2d2      	uxtb	r2, r2
 8005f2e:	701a      	strb	r2, [r3, #0]
 8005f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f32:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	627b      	str	r3, [r7, #36]	; 0x24
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	623b      	str	r3, [r7, #32]
 8005f3e:	e00b      	b.n	8005f58 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005f40:	6a3b      	ldr	r3, [r7, #32]
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f46:	1c59      	adds	r1, r3, #1
 8005f48:	6279      	str	r1, [r7, #36]	; 0x24
 8005f4a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f4e:	b2d2      	uxtb	r2, r2
 8005f50:	701a      	strb	r2, [r3, #0]
 8005f52:	6a3b      	ldr	r3, [r7, #32]
 8005f54:	09db      	lsrs	r3, r3, #7
 8005f56:	623b      	str	r3, [r7, #32]
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	2b7f      	cmp	r3, #127	; 0x7f
 8005f5c:	d8f0      	bhi.n	8005f40 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f60:	1c5a      	adds	r2, r3, #1
 8005f62:	627a      	str	r2, [r7, #36]	; 0x24
 8005f64:	6a3a      	ldr	r2, [r7, #32]
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	701a      	strb	r2, [r3, #0]
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	61fb      	str	r3, [r7, #28]
 8005f72:	2300      	movs	r3, #0
 8005f74:	61bb      	str	r3, [r7, #24]
 8005f76:	e00b      	b.n	8005f90 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8005f78:	69bb      	ldr	r3, [r7, #24]
 8005f7a:	b2da      	uxtb	r2, r3
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	1c59      	adds	r1, r3, #1
 8005f80:	61f9      	str	r1, [r7, #28]
 8005f82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	09db      	lsrs	r3, r3, #7
 8005f8e:	61bb      	str	r3, [r7, #24]
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	2b7f      	cmp	r3, #127	; 0x7f
 8005f94:	d8f0      	bhi.n	8005f78 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	1c5a      	adds	r2, r3, #1
 8005f9a:	61fa      	str	r2, [r7, #28]
 8005f9c:	69ba      	ldr	r2, [r7, #24]
 8005f9e:	b2d2      	uxtb	r2, r2
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8005fa6:	2215      	movs	r2, #21
 8005fa8:	68f9      	ldr	r1, [r7, #12]
 8005faa:	6938      	ldr	r0, [r7, #16]
 8005fac:	f7ff f972 	bl	8005294 <_SendPacket>
  RECORD_END();
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	f383 8811 	msr	BASEPRI, r3
}
 8005fb6:	bf00      	nop
 8005fb8:	3748      	adds	r7, #72	; 0x48
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	2001432c 	.word	0x2001432c
 8005fc4:	200142fc 	.word	0x200142fc

08005fc8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005fcc:	4b07      	ldr	r3, [pc, #28]	; (8005fec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d008      	beq.n	8005fe6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005fd4:	4b05      	ldr	r3, [pc, #20]	; (8005fec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8005fde:	4b03      	ldr	r3, [pc, #12]	; (8005fec <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	4798      	blx	r3
  }
}
 8005fe6:	bf00      	nop
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	bf00      	nop
 8005fec:	200142fc 	.word	0x200142fc

08005ff0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b086      	sub	sp, #24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005ff8:	f3ef 8311 	mrs	r3, BASEPRI
 8005ffc:	f04f 0120 	mov.w	r1, #32
 8006000:	f381 8811 	msr	BASEPRI, r1
 8006004:	617b      	str	r3, [r7, #20]
 8006006:	480b      	ldr	r0, [pc, #44]	; (8006034 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006008:	f7ff f856 	bl	80050b8 <_PreparePacket>
 800600c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800600e:	2280      	movs	r2, #128	; 0x80
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	6938      	ldr	r0, [r7, #16]
 8006014:	f7ff f800 	bl	8005018 <_EncodeStr>
 8006018:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800601a:	220e      	movs	r2, #14
 800601c:	68f9      	ldr	r1, [r7, #12]
 800601e:	6938      	ldr	r0, [r7, #16]
 8006020:	f7ff f938 	bl	8005294 <_SendPacket>
  RECORD_END();
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	f383 8811 	msr	BASEPRI, r3
}
 800602a:	bf00      	nop
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	2001432c 	.word	0x2001432c

08006038 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006038:	b590      	push	{r4, r7, lr}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800603e:	4b15      	ldr	r3, [pc, #84]	; (8006094 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d01a      	beq.n	800607c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006046:	4b13      	ldr	r3, [pc, #76]	; (8006094 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d015      	beq.n	800607c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006050:	4b10      	ldr	r3, [pc, #64]	; (8006094 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4798      	blx	r3
 8006058:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800605c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800605e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006062:	f04f 0200 	mov.w	r2, #0
 8006066:	f04f 0300 	mov.w	r3, #0
 800606a:	000a      	movs	r2, r1
 800606c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800606e:	4613      	mov	r3, r2
 8006070:	461a      	mov	r2, r3
 8006072:	4621      	mov	r1, r4
 8006074:	200d      	movs	r0, #13
 8006076:	f7ff fbe7 	bl	8005848 <SEGGER_SYSVIEW_RecordU32x2>
 800607a:	e006      	b.n	800608a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800607c:	4b06      	ldr	r3, [pc, #24]	; (8006098 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4619      	mov	r1, r3
 8006082:	200c      	movs	r0, #12
 8006084:	f7ff fba4 	bl	80057d0 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006088:	bf00      	nop
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	bd90      	pop	{r4, r7, pc}
 8006092:	bf00      	nop
 8006094:	200142fc 	.word	0x200142fc
 8006098:	e0001004 	.word	0xe0001004

0800609c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800609c:	b580      	push	{r7, lr}
 800609e:	b086      	sub	sp, #24
 80060a0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80060a2:	f3ef 8311 	mrs	r3, BASEPRI
 80060a6:	f04f 0120 	mov.w	r1, #32
 80060aa:	f381 8811 	msr	BASEPRI, r1
 80060ae:	60fb      	str	r3, [r7, #12]
 80060b0:	4819      	ldr	r0, [pc, #100]	; (8006118 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80060b2:	f7ff f801 	bl	80050b8 <_PreparePacket>
 80060b6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80060bc:	4b17      	ldr	r3, [pc, #92]	; (800611c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060c4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	617b      	str	r3, [r7, #20]
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	613b      	str	r3, [r7, #16]
 80060ce:	e00b      	b.n	80060e8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	b2da      	uxtb	r2, r3
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	1c59      	adds	r1, r3, #1
 80060d8:	6179      	str	r1, [r7, #20]
 80060da:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060de:	b2d2      	uxtb	r2, r2
 80060e0:	701a      	strb	r2, [r3, #0]
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	09db      	lsrs	r3, r3, #7
 80060e6:	613b      	str	r3, [r7, #16]
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	2b7f      	cmp	r3, #127	; 0x7f
 80060ec:	d8f0      	bhi.n	80060d0 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	1c5a      	adds	r2, r3, #1
 80060f2:	617a      	str	r2, [r7, #20]
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	b2d2      	uxtb	r2, r2
 80060f8:	701a      	strb	r2, [r3, #0]
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80060fe:	2202      	movs	r2, #2
 8006100:	6879      	ldr	r1, [r7, #4]
 8006102:	68b8      	ldr	r0, [r7, #8]
 8006104:	f7ff f8c6 	bl	8005294 <_SendPacket>
  RECORD_END();
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f383 8811 	msr	BASEPRI, r3
}
 800610e:	bf00      	nop
 8006110:	3718      	adds	r7, #24
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	2001432c 	.word	0x2001432c
 800611c:	e000ed04 	.word	0xe000ed04

08006120 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006120:	b580      	push	{r7, lr}
 8006122:	b082      	sub	sp, #8
 8006124:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006126:	f3ef 8311 	mrs	r3, BASEPRI
 800612a:	f04f 0120 	mov.w	r1, #32
 800612e:	f381 8811 	msr	BASEPRI, r1
 8006132:	607b      	str	r3, [r7, #4]
 8006134:	4807      	ldr	r0, [pc, #28]	; (8006154 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006136:	f7fe ffbf 	bl	80050b8 <_PreparePacket>
 800613a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800613c:	2203      	movs	r2, #3
 800613e:	6839      	ldr	r1, [r7, #0]
 8006140:	6838      	ldr	r0, [r7, #0]
 8006142:	f7ff f8a7 	bl	8005294 <_SendPacket>
  RECORD_END();
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f383 8811 	msr	BASEPRI, r3
}
 800614c:	bf00      	nop
 800614e:	3708      	adds	r7, #8
 8006150:	46bd      	mov	sp, r7
 8006152:	bd80      	pop	{r7, pc}
 8006154:	2001432c 	.word	0x2001432c

08006158 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800615e:	f3ef 8311 	mrs	r3, BASEPRI
 8006162:	f04f 0120 	mov.w	r1, #32
 8006166:	f381 8811 	msr	BASEPRI, r1
 800616a:	607b      	str	r3, [r7, #4]
 800616c:	4807      	ldr	r0, [pc, #28]	; (800618c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800616e:	f7fe ffa3 	bl	80050b8 <_PreparePacket>
 8006172:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006174:	2212      	movs	r2, #18
 8006176:	6839      	ldr	r1, [r7, #0]
 8006178:	6838      	ldr	r0, [r7, #0]
 800617a:	f7ff f88b 	bl	8005294 <_SendPacket>
  RECORD_END();
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f383 8811 	msr	BASEPRI, r3
}
 8006184:	bf00      	nop
 8006186:	3708      	adds	r7, #8
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	2001432c 	.word	0x2001432c

08006190 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006190:	b580      	push	{r7, lr}
 8006192:	b082      	sub	sp, #8
 8006194:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006196:	f3ef 8311 	mrs	r3, BASEPRI
 800619a:	f04f 0120 	mov.w	r1, #32
 800619e:	f381 8811 	msr	BASEPRI, r1
 80061a2:	607b      	str	r3, [r7, #4]
 80061a4:	4807      	ldr	r0, [pc, #28]	; (80061c4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 80061a6:	f7fe ff87 	bl	80050b8 <_PreparePacket>
 80061aa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 80061ac:	2211      	movs	r2, #17
 80061ae:	6839      	ldr	r1, [r7, #0]
 80061b0:	6838      	ldr	r0, [r7, #0]
 80061b2:	f7ff f86f 	bl	8005294 <_SendPacket>
  RECORD_END();
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f383 8811 	msr	BASEPRI, r3
}
 80061bc:	bf00      	nop
 80061be:	3708      	adds	r7, #8
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	2001432c 	.word	0x2001432c

080061c8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b088      	sub	sp, #32
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80061d0:	f3ef 8311 	mrs	r3, BASEPRI
 80061d4:	f04f 0120 	mov.w	r1, #32
 80061d8:	f381 8811 	msr	BASEPRI, r1
 80061dc:	617b      	str	r3, [r7, #20]
 80061de:	4819      	ldr	r0, [pc, #100]	; (8006244 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80061e0:	f7fe ff6a 	bl	80050b8 <_PreparePacket>
 80061e4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80061ea:	4b17      	ldr	r3, [pc, #92]	; (8006248 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	1ad3      	subs	r3, r2, r3
 80061f2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	61fb      	str	r3, [r7, #28]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	61bb      	str	r3, [r7, #24]
 80061fc:	e00b      	b.n	8006216 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80061fe:	69bb      	ldr	r3, [r7, #24]
 8006200:	b2da      	uxtb	r2, r3
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	1c59      	adds	r1, r3, #1
 8006206:	61f9      	str	r1, [r7, #28]
 8006208:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800620c:	b2d2      	uxtb	r2, r2
 800620e:	701a      	strb	r2, [r3, #0]
 8006210:	69bb      	ldr	r3, [r7, #24]
 8006212:	09db      	lsrs	r3, r3, #7
 8006214:	61bb      	str	r3, [r7, #24]
 8006216:	69bb      	ldr	r3, [r7, #24]
 8006218:	2b7f      	cmp	r3, #127	; 0x7f
 800621a:	d8f0      	bhi.n	80061fe <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	1c5a      	adds	r2, r3, #1
 8006220:	61fa      	str	r2, [r7, #28]
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	b2d2      	uxtb	r2, r2
 8006226:	701a      	strb	r2, [r3, #0]
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800622c:	2208      	movs	r2, #8
 800622e:	68f9      	ldr	r1, [r7, #12]
 8006230:	6938      	ldr	r0, [r7, #16]
 8006232:	f7ff f82f 	bl	8005294 <_SendPacket>
  RECORD_END();
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f383 8811 	msr	BASEPRI, r3
}
 800623c:	bf00      	nop
 800623e:	3720      	adds	r7, #32
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	2001432c 	.word	0x2001432c
 8006248:	200142fc 	.word	0x200142fc

0800624c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800624c:	b580      	push	{r7, lr}
 800624e:	b088      	sub	sp, #32
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006254:	f3ef 8311 	mrs	r3, BASEPRI
 8006258:	f04f 0120 	mov.w	r1, #32
 800625c:	f381 8811 	msr	BASEPRI, r1
 8006260:	617b      	str	r3, [r7, #20]
 8006262:	4819      	ldr	r0, [pc, #100]	; (80062c8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006264:	f7fe ff28 	bl	80050b8 <_PreparePacket>
 8006268:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800626e:	4b17      	ldr	r3, [pc, #92]	; (80062cc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	1ad3      	subs	r3, r2, r3
 8006276:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	61fb      	str	r3, [r7, #28]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	61bb      	str	r3, [r7, #24]
 8006280:	e00b      	b.n	800629a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006282:	69bb      	ldr	r3, [r7, #24]
 8006284:	b2da      	uxtb	r2, r3
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	1c59      	adds	r1, r3, #1
 800628a:	61f9      	str	r1, [r7, #28]
 800628c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006290:	b2d2      	uxtb	r2, r2
 8006292:	701a      	strb	r2, [r3, #0]
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	09db      	lsrs	r3, r3, #7
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	2b7f      	cmp	r3, #127	; 0x7f
 800629e:	d8f0      	bhi.n	8006282 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	1c5a      	adds	r2, r3, #1
 80062a4:	61fa      	str	r2, [r7, #28]
 80062a6:	69ba      	ldr	r2, [r7, #24]
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	701a      	strb	r2, [r3, #0]
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 80062b0:	2204      	movs	r2, #4
 80062b2:	68f9      	ldr	r1, [r7, #12]
 80062b4:	6938      	ldr	r0, [r7, #16]
 80062b6:	f7fe ffed 	bl	8005294 <_SendPacket>
  RECORD_END();
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	f383 8811 	msr	BASEPRI, r3
}
 80062c0:	bf00      	nop
 80062c2:	3720      	adds	r7, #32
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	2001432c 	.word	0x2001432c
 80062cc:	200142fc 	.word	0x200142fc

080062d0 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b088      	sub	sp, #32
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80062d8:	f3ef 8311 	mrs	r3, BASEPRI
 80062dc:	f04f 0120 	mov.w	r1, #32
 80062e0:	f381 8811 	msr	BASEPRI, r1
 80062e4:	617b      	str	r3, [r7, #20]
 80062e6:	4819      	ldr	r0, [pc, #100]	; (800634c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80062e8:	f7fe fee6 	bl	80050b8 <_PreparePacket>
 80062ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80062f2:	4b17      	ldr	r3, [pc, #92]	; (8006350 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80062f4:	691b      	ldr	r3, [r3, #16]
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	61fb      	str	r3, [r7, #28]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	61bb      	str	r3, [r7, #24]
 8006304:	e00b      	b.n	800631e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	b2da      	uxtb	r2, r3
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	1c59      	adds	r1, r3, #1
 800630e:	61f9      	str	r1, [r7, #28]
 8006310:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006314:	b2d2      	uxtb	r2, r2
 8006316:	701a      	strb	r2, [r3, #0]
 8006318:	69bb      	ldr	r3, [r7, #24]
 800631a:	09db      	lsrs	r3, r3, #7
 800631c:	61bb      	str	r3, [r7, #24]
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	2b7f      	cmp	r3, #127	; 0x7f
 8006322:	d8f0      	bhi.n	8006306 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	1c5a      	adds	r2, r3, #1
 8006328:	61fa      	str	r2, [r7, #28]
 800632a:	69ba      	ldr	r2, [r7, #24]
 800632c:	b2d2      	uxtb	r2, r2
 800632e:	701a      	strb	r2, [r3, #0]
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006334:	2206      	movs	r2, #6
 8006336:	68f9      	ldr	r1, [r7, #12]
 8006338:	6938      	ldr	r0, [r7, #16]
 800633a:	f7fe ffab 	bl	8005294 <_SendPacket>
  RECORD_END();
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	f383 8811 	msr	BASEPRI, r3
}
 8006344:	bf00      	nop
 8006346:	3720      	adds	r7, #32
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}
 800634c:	2001432c 	.word	0x2001432c
 8006350:	200142fc 	.word	0x200142fc

08006354 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006354:	b580      	push	{r7, lr}
 8006356:	b08a      	sub	sp, #40	; 0x28
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800635e:	f3ef 8311 	mrs	r3, BASEPRI
 8006362:	f04f 0120 	mov.w	r1, #32
 8006366:	f381 8811 	msr	BASEPRI, r1
 800636a:	617b      	str	r3, [r7, #20]
 800636c:	4827      	ldr	r0, [pc, #156]	; (800640c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800636e:	f7fe fea3 	bl	80050b8 <_PreparePacket>
 8006372:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006378:	4b25      	ldr	r3, [pc, #148]	; (8006410 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800637a:	691b      	ldr	r3, [r3, #16]
 800637c:	687a      	ldr	r2, [r7, #4]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	627b      	str	r3, [r7, #36]	; 0x24
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	623b      	str	r3, [r7, #32]
 800638a:	e00b      	b.n	80063a4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800638c:	6a3b      	ldr	r3, [r7, #32]
 800638e:	b2da      	uxtb	r2, r3
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	1c59      	adds	r1, r3, #1
 8006394:	6279      	str	r1, [r7, #36]	; 0x24
 8006396:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800639a:	b2d2      	uxtb	r2, r2
 800639c:	701a      	strb	r2, [r3, #0]
 800639e:	6a3b      	ldr	r3, [r7, #32]
 80063a0:	09db      	lsrs	r3, r3, #7
 80063a2:	623b      	str	r3, [r7, #32]
 80063a4:	6a3b      	ldr	r3, [r7, #32]
 80063a6:	2b7f      	cmp	r3, #127	; 0x7f
 80063a8:	d8f0      	bhi.n	800638c <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	1c5a      	adds	r2, r3, #1
 80063ae:	627a      	str	r2, [r7, #36]	; 0x24
 80063b0:	6a3a      	ldr	r2, [r7, #32]
 80063b2:	b2d2      	uxtb	r2, r2
 80063b4:	701a      	strb	r2, [r3, #0]
 80063b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	61fb      	str	r3, [r7, #28]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	61bb      	str	r3, [r7, #24]
 80063c2:	e00b      	b.n	80063dc <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	b2da      	uxtb	r2, r3
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	1c59      	adds	r1, r3, #1
 80063cc:	61f9      	str	r1, [r7, #28]
 80063ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
 80063d6:	69bb      	ldr	r3, [r7, #24]
 80063d8:	09db      	lsrs	r3, r3, #7
 80063da:	61bb      	str	r3, [r7, #24]
 80063dc:	69bb      	ldr	r3, [r7, #24]
 80063de:	2b7f      	cmp	r3, #127	; 0x7f
 80063e0:	d8f0      	bhi.n	80063c4 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	1c5a      	adds	r2, r3, #1
 80063e6:	61fa      	str	r2, [r7, #28]
 80063e8:	69ba      	ldr	r2, [r7, #24]
 80063ea:	b2d2      	uxtb	r2, r2
 80063ec:	701a      	strb	r2, [r3, #0]
 80063ee:	69fb      	ldr	r3, [r7, #28]
 80063f0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 80063f2:	2207      	movs	r2, #7
 80063f4:	68f9      	ldr	r1, [r7, #12]
 80063f6:	6938      	ldr	r0, [r7, #16]
 80063f8:	f7fe ff4c 	bl	8005294 <_SendPacket>
  RECORD_END();
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	f383 8811 	msr	BASEPRI, r3
}
 8006402:	bf00      	nop
 8006404:	3728      	adds	r7, #40	; 0x28
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	2001432c 	.word	0x2001432c
 8006410:	200142fc 	.word	0x200142fc

08006414 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006414:	b480      	push	{r7}
 8006416:	b083      	sub	sp, #12
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800641c:	4b04      	ldr	r3, [pc, #16]	; (8006430 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	1ad3      	subs	r3, r2, r3
}
 8006424:	4618      	mov	r0, r3
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642e:	4770      	bx	lr
 8006430:	200142fc 	.word	0x200142fc

08006434 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006434:	b580      	push	{r7, lr}
 8006436:	b08c      	sub	sp, #48	; 0x30
 8006438:	af00      	add	r7, sp, #0
 800643a:	4603      	mov	r3, r0
 800643c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800643e:	4b3b      	ldr	r3, [pc, #236]	; (800652c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d06d      	beq.n	8006522 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006446:	4b39      	ldr	r3, [pc, #228]	; (800652c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800644c:	2300      	movs	r3, #0
 800644e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006450:	e008      	b.n	8006464 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006452:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8006458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800645a:	2b00      	cmp	r3, #0
 800645c:	d007      	beq.n	800646e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800645e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006460:	3301      	adds	r3, #1
 8006462:	62bb      	str	r3, [r7, #40]	; 0x28
 8006464:	79fb      	ldrb	r3, [r7, #7]
 8006466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006468:	429a      	cmp	r2, r3
 800646a:	d3f2      	bcc.n	8006452 <SEGGER_SYSVIEW_SendModule+0x1e>
 800646c:	e000      	b.n	8006470 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800646e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006472:	2b00      	cmp	r3, #0
 8006474:	d055      	beq.n	8006522 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006476:	f3ef 8311 	mrs	r3, BASEPRI
 800647a:	f04f 0120 	mov.w	r1, #32
 800647e:	f381 8811 	msr	BASEPRI, r1
 8006482:	617b      	str	r3, [r7, #20]
 8006484:	482a      	ldr	r0, [pc, #168]	; (8006530 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006486:	f7fe fe17 	bl	80050b8 <_PreparePacket>
 800648a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	627b      	str	r3, [r7, #36]	; 0x24
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	623b      	str	r3, [r7, #32]
 8006498:	e00b      	b.n	80064b2 <SEGGER_SYSVIEW_SendModule+0x7e>
 800649a:	6a3b      	ldr	r3, [r7, #32]
 800649c:	b2da      	uxtb	r2, r3
 800649e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a0:	1c59      	adds	r1, r3, #1
 80064a2:	6279      	str	r1, [r7, #36]	; 0x24
 80064a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064a8:	b2d2      	uxtb	r2, r2
 80064aa:	701a      	strb	r2, [r3, #0]
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	09db      	lsrs	r3, r3, #7
 80064b0:	623b      	str	r3, [r7, #32]
 80064b2:	6a3b      	ldr	r3, [r7, #32]
 80064b4:	2b7f      	cmp	r3, #127	; 0x7f
 80064b6:	d8f0      	bhi.n	800649a <SEGGER_SYSVIEW_SendModule+0x66>
 80064b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ba:	1c5a      	adds	r2, r3, #1
 80064bc:	627a      	str	r2, [r7, #36]	; 0x24
 80064be:	6a3a      	ldr	r2, [r7, #32]
 80064c0:	b2d2      	uxtb	r2, r2
 80064c2:	701a      	strb	r2, [r3, #0]
 80064c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	61fb      	str	r3, [r7, #28]
 80064cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	61bb      	str	r3, [r7, #24]
 80064d2:	e00b      	b.n	80064ec <SEGGER_SYSVIEW_SendModule+0xb8>
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	b2da      	uxtb	r2, r3
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	1c59      	adds	r1, r3, #1
 80064dc:	61f9      	str	r1, [r7, #28]
 80064de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064e2:	b2d2      	uxtb	r2, r2
 80064e4:	701a      	strb	r2, [r3, #0]
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	09db      	lsrs	r3, r3, #7
 80064ea:	61bb      	str	r3, [r7, #24]
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	2b7f      	cmp	r3, #127	; 0x7f
 80064f0:	d8f0      	bhi.n	80064d4 <SEGGER_SYSVIEW_SendModule+0xa0>
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	1c5a      	adds	r2, r3, #1
 80064f6:	61fa      	str	r2, [r7, #28]
 80064f8:	69ba      	ldr	r2, [r7, #24]
 80064fa:	b2d2      	uxtb	r2, r2
 80064fc:	701a      	strb	r2, [r3, #0]
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2280      	movs	r2, #128	; 0x80
 8006508:	4619      	mov	r1, r3
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7fe fd84 	bl	8005018 <_EncodeStr>
 8006510:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006512:	2216      	movs	r2, #22
 8006514:	68f9      	ldr	r1, [r7, #12]
 8006516:	6938      	ldr	r0, [r7, #16]
 8006518:	f7fe febc 	bl	8005294 <_SendPacket>
      RECORD_END();
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006522:	bf00      	nop
 8006524:	3730      	adds	r7, #48	; 0x30
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
 800652a:	bf00      	nop
 800652c:	20014324 	.word	0x20014324
 8006530:	2001432c 	.word	0x2001432c

08006534 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800653a:	4b0c      	ldr	r3, [pc, #48]	; (800656c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00f      	beq.n	8006562 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006542:	4b0a      	ldr	r3, [pc, #40]	; (800656c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d002      	beq.n	8006556 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1f2      	bne.n	8006548 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006562:	bf00      	nop
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20014324 	.word	0x20014324

08006570 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006570:	b580      	push	{r7, lr}
 8006572:	b086      	sub	sp, #24
 8006574:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006576:	f3ef 8311 	mrs	r3, BASEPRI
 800657a:	f04f 0120 	mov.w	r1, #32
 800657e:	f381 8811 	msr	BASEPRI, r1
 8006582:	60fb      	str	r3, [r7, #12]
 8006584:	4817      	ldr	r0, [pc, #92]	; (80065e4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006586:	f7fe fd97 	bl	80050b8 <_PreparePacket>
 800658a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	617b      	str	r3, [r7, #20]
 8006594:	4b14      	ldr	r3, [pc, #80]	; (80065e8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	613b      	str	r3, [r7, #16]
 800659a:	e00b      	b.n	80065b4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	b2da      	uxtb	r2, r3
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	1c59      	adds	r1, r3, #1
 80065a4:	6179      	str	r1, [r7, #20]
 80065a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80065aa:	b2d2      	uxtb	r2, r2
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	09db      	lsrs	r3, r3, #7
 80065b2:	613b      	str	r3, [r7, #16]
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	2b7f      	cmp	r3, #127	; 0x7f
 80065b8:	d8f0      	bhi.n	800659c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	617a      	str	r2, [r7, #20]
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	b2d2      	uxtb	r2, r2
 80065c4:	701a      	strb	r2, [r3, #0]
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80065ca:	221b      	movs	r2, #27
 80065cc:	6879      	ldr	r1, [r7, #4]
 80065ce:	68b8      	ldr	r0, [r7, #8]
 80065d0:	f7fe fe60 	bl	8005294 <_SendPacket>
  RECORD_END();
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f383 8811 	msr	BASEPRI, r3
}
 80065da:	bf00      	nop
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	2001432c 	.word	0x2001432c
 80065e8:	20014328 	.word	0x20014328

080065ec <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 80065ec:	b40f      	push	{r0, r1, r2, r3}
 80065ee:	b580      	push	{r7, lr}
 80065f0:	b082      	sub	sp, #8
 80065f2:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 80065f4:	f107 0314 	add.w	r3, r7, #20
 80065f8:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 80065fa:	1d3b      	adds	r3, r7, #4
 80065fc:	461a      	mov	r2, r3
 80065fe:	2100      	movs	r1, #0
 8006600:	6938      	ldr	r0, [r7, #16]
 8006602:	f7fe ffb5 	bl	8005570 <_VPrintHost>
  va_end(ParamList);
#endif
}
 8006606:	bf00      	nop
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006610:	b004      	add	sp, #16
 8006612:	4770      	bx	lr

08006614 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006614:	b580      	push	{r7, lr}
 8006616:	b08a      	sub	sp, #40	; 0x28
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800661c:	f3ef 8311 	mrs	r3, BASEPRI
 8006620:	f04f 0120 	mov.w	r1, #32
 8006624:	f381 8811 	msr	BASEPRI, r1
 8006628:	617b      	str	r3, [r7, #20]
 800662a:	4827      	ldr	r0, [pc, #156]	; (80066c8 <SEGGER_SYSVIEW_Warn+0xb4>)
 800662c:	f7fe fd44 	bl	80050b8 <_PreparePacket>
 8006630:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006632:	2280      	movs	r2, #128	; 0x80
 8006634:	6879      	ldr	r1, [r7, #4]
 8006636:	6938      	ldr	r0, [r7, #16]
 8006638:	f7fe fcee 	bl	8005018 <_EncodeStr>
 800663c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	627b      	str	r3, [r7, #36]	; 0x24
 8006642:	2301      	movs	r3, #1
 8006644:	623b      	str	r3, [r7, #32]
 8006646:	e00b      	b.n	8006660 <SEGGER_SYSVIEW_Warn+0x4c>
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	b2da      	uxtb	r2, r3
 800664c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664e:	1c59      	adds	r1, r3, #1
 8006650:	6279      	str	r1, [r7, #36]	; 0x24
 8006652:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006656:	b2d2      	uxtb	r2, r2
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	09db      	lsrs	r3, r3, #7
 800665e:	623b      	str	r3, [r7, #32]
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	2b7f      	cmp	r3, #127	; 0x7f
 8006664:	d8f0      	bhi.n	8006648 <SEGGER_SYSVIEW_Warn+0x34>
 8006666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	627a      	str	r2, [r7, #36]	; 0x24
 800666c:	6a3a      	ldr	r2, [r7, #32]
 800666e:	b2d2      	uxtb	r2, r2
 8006670:	701a      	strb	r2, [r3, #0]
 8006672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006674:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	61fb      	str	r3, [r7, #28]
 800667a:	2300      	movs	r3, #0
 800667c:	61bb      	str	r3, [r7, #24]
 800667e:	e00b      	b.n	8006698 <SEGGER_SYSVIEW_Warn+0x84>
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	b2da      	uxtb	r2, r3
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	1c59      	adds	r1, r3, #1
 8006688:	61f9      	str	r1, [r7, #28]
 800668a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800668e:	b2d2      	uxtb	r2, r2
 8006690:	701a      	strb	r2, [r3, #0]
 8006692:	69bb      	ldr	r3, [r7, #24]
 8006694:	09db      	lsrs	r3, r3, #7
 8006696:	61bb      	str	r3, [r7, #24]
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	2b7f      	cmp	r3, #127	; 0x7f
 800669c:	d8f0      	bhi.n	8006680 <SEGGER_SYSVIEW_Warn+0x6c>
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	1c5a      	adds	r2, r3, #1
 80066a2:	61fa      	str	r2, [r7, #28]
 80066a4:	69ba      	ldr	r2, [r7, #24]
 80066a6:	b2d2      	uxtb	r2, r2
 80066a8:	701a      	strb	r2, [r3, #0]
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 80066ae:	221a      	movs	r2, #26
 80066b0:	68f9      	ldr	r1, [r7, #12]
 80066b2:	6938      	ldr	r0, [r7, #16]
 80066b4:	f7fe fdee 	bl	8005294 <_SendPacket>
  RECORD_END();
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	f383 8811 	msr	BASEPRI, r3
}
 80066be:	bf00      	nop
 80066c0:	3728      	adds	r7, #40	; 0x28
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	2001432c 	.word	0x2001432c

080066cc <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80066cc:	b580      	push	{r7, lr}
 80066ce:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80066d0:	4803      	ldr	r0, [pc, #12]	; (80066e0 <_cbSendSystemDesc+0x14>)
 80066d2:	f7ff fc8d 	bl	8005ff0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80066d6:	4803      	ldr	r0, [pc, #12]	; (80066e4 <_cbSendSystemDesc+0x18>)
 80066d8:	f7ff fc8a 	bl	8005ff0 <SEGGER_SYSVIEW_SendSysDesc>
}
 80066dc:	bf00      	nop
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	08006a9c 	.word	0x08006a9c
 80066e4:	08006ae0 	.word	0x08006ae0

080066e8 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80066e8:	b580      	push	{r7, lr}
 80066ea:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80066ec:	4b06      	ldr	r3, [pc, #24]	; (8006708 <SEGGER_SYSVIEW_Conf+0x20>)
 80066ee:	6818      	ldr	r0, [r3, #0]
 80066f0:	4b05      	ldr	r3, [pc, #20]	; (8006708 <SEGGER_SYSVIEW_Conf+0x20>)
 80066f2:	6819      	ldr	r1, [r3, #0]
 80066f4:	4b05      	ldr	r3, [pc, #20]	; (800670c <SEGGER_SYSVIEW_Conf+0x24>)
 80066f6:	4a06      	ldr	r2, [pc, #24]	; (8006710 <SEGGER_SYSVIEW_Conf+0x28>)
 80066f8:	f7fe fff8 	bl	80056ec <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80066fc:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8006700:	f7ff f838 	bl	8005774 <SEGGER_SYSVIEW_SetRAMBase>
}
 8006704:	bf00      	nop
 8006706:	bd80      	pop	{r7, pc}
 8006708:	20000010 	.word	0x20000010
 800670c:	080066cd 	.word	0x080066cd
 8006710:	08006b80 	.word	0x08006b80

08006714 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8006714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006716:	b085      	sub	sp, #20
 8006718:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800671a:	2300      	movs	r3, #0
 800671c:	607b      	str	r3, [r7, #4]
 800671e:	e033      	b.n	8006788 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8006720:	491e      	ldr	r1, [pc, #120]	; (800679c <_cbSendTaskList+0x88>)
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	4613      	mov	r3, r2
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	4413      	add	r3, r2
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	440b      	add	r3, r1
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	491a      	ldr	r1, [pc, #104]	; (800679c <_cbSendTaskList+0x88>)
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	4613      	mov	r3, r2
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4413      	add	r3, r2
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	440b      	add	r3, r1
 800673e:	3304      	adds	r3, #4
 8006740:	6819      	ldr	r1, [r3, #0]
 8006742:	4c16      	ldr	r4, [pc, #88]	; (800679c <_cbSendTaskList+0x88>)
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	4613      	mov	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	4413      	add	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	4423      	add	r3, r4
 8006750:	3308      	adds	r3, #8
 8006752:	681c      	ldr	r4, [r3, #0]
 8006754:	4d11      	ldr	r5, [pc, #68]	; (800679c <_cbSendTaskList+0x88>)
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	4613      	mov	r3, r2
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	4413      	add	r3, r2
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	442b      	add	r3, r5
 8006762:	330c      	adds	r3, #12
 8006764:	681d      	ldr	r5, [r3, #0]
 8006766:	4e0d      	ldr	r6, [pc, #52]	; (800679c <_cbSendTaskList+0x88>)
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	4613      	mov	r3, r2
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	4413      	add	r3, r2
 8006770:	009b      	lsls	r3, r3, #2
 8006772:	4433      	add	r3, r6
 8006774:	3310      	adds	r3, #16
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	9300      	str	r3, [sp, #0]
 800677a:	462b      	mov	r3, r5
 800677c:	4622      	mov	r2, r4
 800677e:	f000 f8bd 	bl	80068fc <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	3301      	adds	r3, #1
 8006786:	607b      	str	r3, [r7, #4]
 8006788:	4b05      	ldr	r3, [pc, #20]	; (80067a0 <_cbSendTaskList+0x8c>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	429a      	cmp	r2, r3
 8006790:	d3c6      	bcc.n	8006720 <_cbSendTaskList+0xc>
  }
}
 8006792:	bf00      	nop
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800679c:	20014410 	.word	0x20014410
 80067a0:	200144b0 	.word	0x200144b0

080067a4 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 80067a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067a8:	b082      	sub	sp, #8
 80067aa:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 80067ac:	f7fc fede 	bl	800356c <xTaskGetTickCountFromISR>
 80067b0:	4603      	mov	r3, r0
 80067b2:	2200      	movs	r2, #0
 80067b4:	469a      	mov	sl, r3
 80067b6:	4693      	mov	fp, r2
 80067b8:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 80067bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067c0:	4602      	mov	r2, r0
 80067c2:	460b      	mov	r3, r1
 80067c4:	f04f 0a00 	mov.w	sl, #0
 80067c8:	f04f 0b00 	mov.w	fp, #0
 80067cc:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 80067d0:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 80067d4:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 80067d8:	4652      	mov	r2, sl
 80067da:	465b      	mov	r3, fp
 80067dc:	1a14      	subs	r4, r2, r0
 80067de:	eb63 0501 	sbc.w	r5, r3, r1
 80067e2:	f04f 0200 	mov.w	r2, #0
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	00ab      	lsls	r3, r5, #2
 80067ec:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80067f0:	00a2      	lsls	r2, r4, #2
 80067f2:	4614      	mov	r4, r2
 80067f4:	461d      	mov	r5, r3
 80067f6:	eb14 0800 	adds.w	r8, r4, r0
 80067fa:	eb45 0901 	adc.w	r9, r5, r1
 80067fe:	f04f 0200 	mov.w	r2, #0
 8006802:	f04f 0300 	mov.w	r3, #0
 8006806:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800680a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800680e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006812:	4690      	mov	r8, r2
 8006814:	4699      	mov	r9, r3
 8006816:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800681a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800681e:	4610      	mov	r0, r2
 8006820:	4619      	mov	r1, r3
 8006822:	3708      	adds	r7, #8
 8006824:	46bd      	mov	sp, r7
 8006826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800682c <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b086      	sub	sp, #24
 8006830:	af02      	add	r7, sp, #8
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	607a      	str	r2, [r7, #4]
 8006838:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800683a:	2205      	movs	r2, #5
 800683c:	492b      	ldr	r1, [pc, #172]	; (80068ec <SYSVIEW_AddTask+0xc0>)
 800683e:	68b8      	ldr	r0, [r7, #8]
 8006840:	f000 f8a2 	bl	8006988 <memcmp>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d04b      	beq.n	80068e2 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800684a:	4b29      	ldr	r3, [pc, #164]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2b07      	cmp	r3, #7
 8006850:	d903      	bls.n	800685a <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8006852:	4828      	ldr	r0, [pc, #160]	; (80068f4 <SYSVIEW_AddTask+0xc8>)
 8006854:	f7ff fede 	bl	8006614 <SEGGER_SYSVIEW_Warn>
    return;
 8006858:	e044      	b.n	80068e4 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800685a:	4b25      	ldr	r3, [pc, #148]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	4926      	ldr	r1, [pc, #152]	; (80068f8 <SYSVIEW_AddTask+0xcc>)
 8006860:	4613      	mov	r3, r2
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4413      	add	r3, r2
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	440b      	add	r3, r1
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800686e:	4b20      	ldr	r3, [pc, #128]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	4921      	ldr	r1, [pc, #132]	; (80068f8 <SYSVIEW_AddTask+0xcc>)
 8006874:	4613      	mov	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	440b      	add	r3, r1
 800687e:	3304      	adds	r3, #4
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8006884:	4b1a      	ldr	r3, [pc, #104]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	491b      	ldr	r1, [pc, #108]	; (80068f8 <SYSVIEW_AddTask+0xcc>)
 800688a:	4613      	mov	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	4413      	add	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	440b      	add	r3, r1
 8006894:	3308      	adds	r3, #8
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800689a:	4b15      	ldr	r3, [pc, #84]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	4916      	ldr	r1, [pc, #88]	; (80068f8 <SYSVIEW_AddTask+0xcc>)
 80068a0:	4613      	mov	r3, r2
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	4413      	add	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	440b      	add	r3, r1
 80068aa:	330c      	adds	r3, #12
 80068ac:	683a      	ldr	r2, [r7, #0]
 80068ae:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 80068b0:	4b0f      	ldr	r3, [pc, #60]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	4910      	ldr	r1, [pc, #64]	; (80068f8 <SYSVIEW_AddTask+0xcc>)
 80068b6:	4613      	mov	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	3310      	adds	r3, #16
 80068c2:	69ba      	ldr	r2, [r7, #24]
 80068c4:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80068c6:	4b0a      	ldr	r3, [pc, #40]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	3301      	adds	r3, #1
 80068cc:	4a08      	ldr	r2, [pc, #32]	; (80068f0 <SYSVIEW_AddTask+0xc4>)
 80068ce:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80068d0:	69bb      	ldr	r3, [r7, #24]
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	687a      	ldr	r2, [r7, #4]
 80068d8:	68b9      	ldr	r1, [r7, #8]
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 f80e 	bl	80068fc <SYSVIEW_SendTaskInfo>
 80068e0:	e000      	b.n	80068e4 <SYSVIEW_AddTask+0xb8>
    return;
 80068e2:	bf00      	nop

}
 80068e4:	3710      	adds	r7, #16
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	08006af0 	.word	0x08006af0
 80068f0:	200144b0 	.word	0x200144b0
 80068f4:	08006af8 	.word	0x08006af8
 80068f8:	20014410 	.word	0x20014410

080068fc <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b08a      	sub	sp, #40	; 0x28
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800690a:	f107 0314 	add.w	r3, r7, #20
 800690e:	2214      	movs	r2, #20
 8006910:	2100      	movs	r1, #0
 8006912:	4618      	mov	r0, r3
 8006914:	f000 f856 	bl	80069c4 <memset>
  TaskInfo.TaskID     = TaskID;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8006928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800692a:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800692c:	f107 0314 	add.w	r3, r7, #20
 8006930:	4618      	mov	r0, r3
 8006932:	f7ff fa65 	bl	8005e00 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8006936:	bf00      	nop
 8006938:	3728      	adds	r7, #40	; 0x28
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}
	...

08006940 <__libc_init_array>:
 8006940:	b570      	push	{r4, r5, r6, lr}
 8006942:	4d0d      	ldr	r5, [pc, #52]	; (8006978 <__libc_init_array+0x38>)
 8006944:	4c0d      	ldr	r4, [pc, #52]	; (800697c <__libc_init_array+0x3c>)
 8006946:	1b64      	subs	r4, r4, r5
 8006948:	10a4      	asrs	r4, r4, #2
 800694a:	2600      	movs	r6, #0
 800694c:	42a6      	cmp	r6, r4
 800694e:	d109      	bne.n	8006964 <__libc_init_array+0x24>
 8006950:	4d0b      	ldr	r5, [pc, #44]	; (8006980 <__libc_init_array+0x40>)
 8006952:	4c0c      	ldr	r4, [pc, #48]	; (8006984 <__libc_init_array+0x44>)
 8006954:	f000 f83e 	bl	80069d4 <_init>
 8006958:	1b64      	subs	r4, r4, r5
 800695a:	10a4      	asrs	r4, r4, #2
 800695c:	2600      	movs	r6, #0
 800695e:	42a6      	cmp	r6, r4
 8006960:	d105      	bne.n	800696e <__libc_init_array+0x2e>
 8006962:	bd70      	pop	{r4, r5, r6, pc}
 8006964:	f855 3b04 	ldr.w	r3, [r5], #4
 8006968:	4798      	blx	r3
 800696a:	3601      	adds	r6, #1
 800696c:	e7ee      	b.n	800694c <__libc_init_array+0xc>
 800696e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006972:	4798      	blx	r3
 8006974:	3601      	adds	r6, #1
 8006976:	e7f2      	b.n	800695e <__libc_init_array+0x1e>
 8006978:	08006b90 	.word	0x08006b90
 800697c:	08006b90 	.word	0x08006b90
 8006980:	08006b90 	.word	0x08006b90
 8006984:	08006b94 	.word	0x08006b94

08006988 <memcmp>:
 8006988:	b510      	push	{r4, lr}
 800698a:	3901      	subs	r1, #1
 800698c:	4402      	add	r2, r0
 800698e:	4290      	cmp	r0, r2
 8006990:	d101      	bne.n	8006996 <memcmp+0xe>
 8006992:	2000      	movs	r0, #0
 8006994:	e005      	b.n	80069a2 <memcmp+0x1a>
 8006996:	7803      	ldrb	r3, [r0, #0]
 8006998:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800699c:	42a3      	cmp	r3, r4
 800699e:	d001      	beq.n	80069a4 <memcmp+0x1c>
 80069a0:	1b18      	subs	r0, r3, r4
 80069a2:	bd10      	pop	{r4, pc}
 80069a4:	3001      	adds	r0, #1
 80069a6:	e7f2      	b.n	800698e <memcmp+0x6>

080069a8 <memcpy>:
 80069a8:	440a      	add	r2, r1
 80069aa:	4291      	cmp	r1, r2
 80069ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80069b0:	d100      	bne.n	80069b4 <memcpy+0xc>
 80069b2:	4770      	bx	lr
 80069b4:	b510      	push	{r4, lr}
 80069b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80069ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80069be:	4291      	cmp	r1, r2
 80069c0:	d1f9      	bne.n	80069b6 <memcpy+0xe>
 80069c2:	bd10      	pop	{r4, pc}

080069c4 <memset>:
 80069c4:	4402      	add	r2, r0
 80069c6:	4603      	mov	r3, r0
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d100      	bne.n	80069ce <memset+0xa>
 80069cc:	4770      	bx	lr
 80069ce:	f803 1b01 	strb.w	r1, [r3], #1
 80069d2:	e7f9      	b.n	80069c8 <memset+0x4>

080069d4 <_init>:
 80069d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d6:	bf00      	nop
 80069d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069da:	bc08      	pop	{r3}
 80069dc:	469e      	mov	lr, r3
 80069de:	4770      	bx	lr

080069e0 <_fini>:
 80069e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e2:	bf00      	nop
 80069e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069e6:	bc08      	pop	{r3}
 80069e8:	469e      	mov	lr, r3
 80069ea:	4770      	bx	lr
