"C:/Efinity/2025.1/bin/efx_map" --project "Ti60_Demo" --root "example_top" --write-efx-verilog "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.map.v" --write-premap-module "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.elab.vdb" --binary-db "D:/FPGA_learning/Temp3/New folder/outflow/Ti60_Demo.vdb" --device "Ti60F225" --family "Titanium" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "D:/FPGA_learning/Temp3/New folder/work_syn" --output-dir "D:/FPGA_learning/Temp3/New folder/outflow" --project-xml "D:/FPGA_learning/Temp3/New folder/Ti60_Demo.xml" --I "D:/FPGA_learning/Temp3/New folder" --I "D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO" --I "D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO" --I "D:/FPGA_learning/Temp3/New folder/ip/dsi_tx" --I "D:/FPGA_learning/Temp3/New folder/ip/csi_rx" --I "D:/FPGA_learning/Temp3/New folder/ip/DdrCtrl" --I "D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO_8" --I "D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO_64" --I "D:/FPGA_learning/Temp3/New folder/ip/FIFO_W48R24" --I "D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO_8" --I "D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO_16" --I "D:/FPGA_learning/Temp3/New folder/ip/W0_FIFO_32" --I "D:/FPGA_learning/Temp3/New folder/ip/afifo_w32r8_reshape" --I "D:/FPGA_learning/Temp3/New folder/ip/div_u39_u31" --I "D:/FPGA_learning/Temp3/New folder/ip/W8R8_D2048_YUV" --I "D:/FPGA_learning/Temp3/New folder/ip/div_u27_u21" --I "D:/FPGA_learning/Temp3/New folder/ip/div_u26_u10" --I "D:/FPGA_learning/Temp3/New folder/ip/div_u29_u21" --I "D:/FPGA_learning/Temp3/New folder/ip/afifo_w24d16_r24d16" --I "D:/FPGA_learning/Temp3/New folder/ip/R0_FIFO_32"