////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : clock_drc.vf
// /___/   /\     Timestamp : 11/23/2021 02:10:29
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: D:\ProgramData\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\sch2hdl.exe -intstyle ise -family spartan6 -verilog clock_drc.vf -w D:/Workers/Xilinx/Test/clock.sch
//Design Name: clock
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale  100 ps / 10 ps

module M2_1_HXILINX_clock (O, D0, D1, S0);
    

   output O;

   input  D0;
   input  D1;
   input  S0;

   reg O;

   always @ ( D0 or D1 or S0)
   begin
      case(S0)
      1'b0 : O <= D0;
      1'b1 : O <= D1;
      endcase
   end
    
endmodule
`timescale 1ns / 1ps

module clock(OSC, 
             SW, 
             comm_0, 
             comm_1, 
             SEVSEG);

    input OSC;
    input SW;
   output comm_0;
   output comm_1;
   output [6:0] SEVSEG;
   
   wire [3:0] A;
   wire [3:0] B;
   wire [3:0] O;
   wire XLXN_11;
   wire XLXN_41;
   wire comm_0_DUMMY;
   
   assign comm_0 = comm_0_DUMMY;
   Counter  XLXI_1 (.CLOCK(XLXN_41), 
                   .A_LSB1(A[0]), 
                   .B(A[1]), 
                   .C(A[2]), 
                   .D_MSB(A[3]), 
                   .TC(XLXN_11));
   Counter  XLXI_2 (.CLOCK(XLXN_11), 
                   .A_LSB1(B[0]), 
                   .B(B[1]), 
                   .C(B[2]), 
                   .D_MSB(B[3]), 
                   .TC());
   (* HU_SET = "XLXI_3_0_3" *) 
   M2_1_HXILINX_clock  XLXI_3_0 (.D0(A[0]), 
                                .D1(B[0]), 
                                .S0(comm_0_DUMMY), 
                                .O(O[0]));
   (* HU_SET = "XLXI_3_1_2" *) 
   M2_1_HXILINX_clock  XLXI_3_1 (.D0(A[1]), 
                                .D1(B[1]), 
                                .S0(comm_0_DUMMY), 
                                .O(O[1]));
   (* HU_SET = "XLXI_3_2_1" *) 
   M2_1_HXILINX_clock  XLXI_3_2 (.D0(A[2]), 
                                .D1(B[2]), 
                                .S0(comm_0_DUMMY), 
                                .O(O[2]));
   (* HU_SET = "XLXI_3_3_0" *) 
   M2_1_HXILINX_clock  XLXI_3_3 (.D0(A[3]), 
                                .D1(B[3]), 
                                .S0(comm_0_DUMMY), 
                                .O(O[3]));
   diviser_100K  XLXI_4 (.CLK_IN(OSC), 
                        .CLK_OUT(comm_0_DUMMY));
   INV  XLXI_5 (.I(comm_0_DUMMY), 
               .O(comm_1));
   NewBcdTo7Seg  XLXI_6 (.A(O[3]), 
                        .B(O[2]), 
                        .C(O[1]), 
                        .D(O[0]), 
                        .A7(SEVSEG[6]), 
                        .B7(SEVSEG[5]), 
                        .C7(SEVSEG[4]), 
                        .D7(SEVSEG[3]), 
                        .E7(SEVSEG[2]), 
                        .F7(SEVSEG[1]), 
                        .G7(SEVSEG[0]));
   AND2  XLXI_7 (.I0(OSC), 
                .I1(SW), 
                .O(XLXN_41));
endmodule
