{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 22:01:28 2010 " "Info: Processing started: Tue Mar 09 22:01:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VotingMachine -c VotingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VotingMachine -c VotingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register VotingControl:inst\|v1_count\[0\] register VotingControl:inst\|h_count\[13\] 21.84 MHz 45.785 ns Internal " "Info: Clock \"clk\" has Internal fmax of 21.84 MHz between source register \"VotingControl:inst\|v1_count\[0\]\" and destination register \"VotingControl:inst\|h_count\[13\]\" (period= 45.785 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "45.564 ns + Longest register register " "Info: + Longest register to register delay is 45.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VotingControl:inst\|v1_count\[0\] 1 REG LCFF_X32_Y12_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 2; REG Node = 'VotingControl:inst\|v1_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.393 ns) 0.693 ns VotingControl:inst\|Add1~1 2 COMB LCCOMB_X32_Y12_N0 2 " "Info: 2: + IC(0.300 ns) + CELL(0.393 ns) = 0.693 ns; Loc. = LCCOMB_X32_Y12_N0; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.764 ns VotingControl:inst\|Add1~3 3 COMB LCCOMB_X32_Y12_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.764 ns; Loc. = LCCOMB_X32_Y12_N2; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~1 VotingControl:inst|Add1~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.835 ns VotingControl:inst\|Add1~5 4 COMB LCCOMB_X32_Y12_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.835 ns; Loc. = LCCOMB_X32_Y12_N4; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~3 VotingControl:inst|Add1~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.906 ns VotingControl:inst\|Add1~7 5 COMB LCCOMB_X32_Y12_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.906 ns; Loc. = LCCOMB_X32_Y12_N6; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~5 VotingControl:inst|Add1~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.977 ns VotingControl:inst\|Add1~9 6 COMB LCCOMB_X32_Y12_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.977 ns; Loc. = LCCOMB_X32_Y12_N8; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~7 VotingControl:inst|Add1~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.048 ns VotingControl:inst\|Add1~11 7 COMB LCCOMB_X32_Y12_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.048 ns; Loc. = LCCOMB_X32_Y12_N10; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~9 VotingControl:inst|Add1~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.119 ns VotingControl:inst\|Add1~13 8 COMB LCCOMB_X32_Y12_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.119 ns; Loc. = LCCOMB_X32_Y12_N12; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~11 VotingControl:inst|Add1~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.278 ns VotingControl:inst\|Add1~15 9 COMB LCCOMB_X32_Y12_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.278 ns; Loc. = LCCOMB_X32_Y12_N14; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|Add1~13 VotingControl:inst|Add1~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.349 ns VotingControl:inst\|Add1~17 10 COMB LCCOMB_X32_Y12_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.349 ns; Loc. = LCCOMB_X32_Y12_N16; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~15 VotingControl:inst|Add1~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.420 ns VotingControl:inst\|Add1~19 11 COMB LCCOMB_X32_Y12_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.420 ns; Loc. = LCCOMB_X32_Y12_N18; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~17 VotingControl:inst|Add1~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.491 ns VotingControl:inst\|Add1~21 12 COMB LCCOMB_X32_Y12_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.491 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~19 VotingControl:inst|Add1~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.562 ns VotingControl:inst\|Add1~23 13 COMB LCCOMB_X32_Y12_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.562 ns; Loc. = LCCOMB_X32_Y12_N22; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~21 VotingControl:inst|Add1~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.633 ns VotingControl:inst\|Add1~25 14 COMB LCCOMB_X32_Y12_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.633 ns; Loc. = LCCOMB_X32_Y12_N24; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~23 VotingControl:inst|Add1~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.704 ns VotingControl:inst\|Add1~27 15 COMB LCCOMB_X32_Y12_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.704 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~25 VotingControl:inst|Add1~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.775 ns VotingControl:inst\|Add1~29 16 COMB LCCOMB_X32_Y12_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.775 ns; Loc. = LCCOMB_X32_Y12_N28; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~27 VotingControl:inst|Add1~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.921 ns VotingControl:inst\|Add1~31 17 COMB LCCOMB_X32_Y12_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.921 ns; Loc. = LCCOMB_X32_Y12_N30; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|Add1~29 VotingControl:inst|Add1~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.992 ns VotingControl:inst\|Add1~33 18 COMB LCCOMB_X32_Y11_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.992 ns; Loc. = LCCOMB_X32_Y11_N0; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~31 VotingControl:inst|Add1~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.063 ns VotingControl:inst\|Add1~35 19 COMB LCCOMB_X32_Y11_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.063 ns; Loc. = LCCOMB_X32_Y11_N2; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~33 VotingControl:inst|Add1~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.134 ns VotingControl:inst\|Add1~37 20 COMB LCCOMB_X32_Y11_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.134 ns; Loc. = LCCOMB_X32_Y11_N4; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~35 VotingControl:inst|Add1~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.205 ns VotingControl:inst\|Add1~39 21 COMB LCCOMB_X32_Y11_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.205 ns; Loc. = LCCOMB_X32_Y11_N6; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~37 VotingControl:inst|Add1~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.276 ns VotingControl:inst\|Add1~41 22 COMB LCCOMB_X32_Y11_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.276 ns; Loc. = LCCOMB_X32_Y11_N8; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~39 VotingControl:inst|Add1~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.347 ns VotingControl:inst\|Add1~43 23 COMB LCCOMB_X32_Y11_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.347 ns; Loc. = LCCOMB_X32_Y11_N10; Fanout = 2; COMB Node = 'VotingControl:inst\|Add1~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|Add1~41 VotingControl:inst|Add1~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.757 ns VotingControl:inst\|Add1~44 24 COMB LCCOMB_X32_Y11_N12 3 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 2.757 ns; Loc. = LCCOMB_X32_Y11_N12; Fanout = 3; COMB Node = 'VotingControl:inst\|Add1~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|Add1~43 VotingControl:inst|Add1~44 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.414 ns) 3.662 ns VotingControl:inst\|LessThan1~45 25 COMB LCCOMB_X33_Y11_N12 1 " "Info: 25: + IC(0.491 ns) + CELL(0.414 ns) = 3.662 ns; Loc. = LCCOMB_X33_Y11_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { VotingControl:inst|Add1~44 VotingControl:inst|LessThan1~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.821 ns VotingControl:inst\|LessThan1~47 26 COMB LCCOMB_X33_Y11_N14 1 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 3.821 ns; Loc. = LCCOMB_X33_Y11_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.892 ns VotingControl:inst\|LessThan1~49 27 COMB LCCOMB_X33_Y11_N16 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.892 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.963 ns VotingControl:inst\|LessThan1~51 28 COMB LCCOMB_X33_Y11_N18 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.963 ns; Loc. = LCCOMB_X33_Y11_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.034 ns VotingControl:inst\|LessThan1~53 29 COMB LCCOMB_X33_Y11_N20 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.034 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.105 ns VotingControl:inst\|LessThan1~55 30 COMB LCCOMB_X33_Y11_N22 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.105 ns; Loc. = LCCOMB_X33_Y11_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.176 ns VotingControl:inst\|LessThan1~57 31 COMB LCCOMB_X33_Y11_N24 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.176 ns; Loc. = LCCOMB_X33_Y11_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.247 ns VotingControl:inst\|LessThan1~59 32 COMB LCCOMB_X33_Y11_N26 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.247 ns; Loc. = LCCOMB_X33_Y11_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.318 ns VotingControl:inst\|LessThan1~61 33 COMB LCCOMB_X33_Y11_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 4.318 ns; Loc. = LCCOMB_X33_Y11_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan1~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.728 ns VotingControl:inst\|LessThan1~62 34 COMB LCCOMB_X33_Y11_N30 33 " "Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 4.728 ns; Loc. = LCCOMB_X33_Y11_N30; Fanout = 33; COMB Node = 'VotingControl:inst\|LessThan1~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.150 ns) 5.888 ns VotingControl:inst\|h_count~62 35 COMB LCCOMB_X35_Y12_N22 2 " "Info: 35: + IC(1.010 ns) + CELL(0.150 ns) = 5.888 ns; Loc. = LCCOMB_X35_Y12_N22; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.160 ns" { VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.393 ns) 7.282 ns VotingControl:inst\|LessThan2~3 36 COMB LCCOMB_X31_Y16_N2 1 " "Info: 36: + IC(1.001 ns) + CELL(0.393 ns) = 7.282 ns; Loc. = LCCOMB_X31_Y16_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { VotingControl:inst|h_count~62 VotingControl:inst|LessThan2~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.353 ns VotingControl:inst\|LessThan2~5 37 COMB LCCOMB_X31_Y16_N4 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.353 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.424 ns VotingControl:inst\|LessThan2~7 38 COMB LCCOMB_X31_Y16_N6 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 7.424 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.495 ns VotingControl:inst\|LessThan2~9 39 COMB LCCOMB_X31_Y16_N8 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 7.495 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.566 ns VotingControl:inst\|LessThan2~11 40 COMB LCCOMB_X31_Y16_N10 1 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 7.566 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.637 ns VotingControl:inst\|LessThan2~13 41 COMB LCCOMB_X31_Y16_N12 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 7.637 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.796 ns VotingControl:inst\|LessThan2~15 42 COMB LCCOMB_X31_Y16_N14 1 " "Info: 42: + IC(0.000 ns) + CELL(0.159 ns) = 7.796 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.867 ns VotingControl:inst\|LessThan2~17 43 COMB LCCOMB_X31_Y16_N16 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 7.867 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.938 ns VotingControl:inst\|LessThan2~19 44 COMB LCCOMB_X31_Y16_N18 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 7.938 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.009 ns VotingControl:inst\|LessThan2~21 45 COMB LCCOMB_X31_Y16_N20 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 8.009 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.080 ns VotingControl:inst\|LessThan2~23 46 COMB LCCOMB_X31_Y16_N22 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 8.080 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.151 ns VotingControl:inst\|LessThan2~25 47 COMB LCCOMB_X31_Y16_N24 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 8.151 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.222 ns VotingControl:inst\|LessThan2~27 48 COMB LCCOMB_X31_Y16_N26 1 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 8.222 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.293 ns VotingControl:inst\|LessThan2~29 49 COMB LCCOMB_X31_Y16_N28 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 8.293 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.439 ns VotingControl:inst\|LessThan2~31 50 COMB LCCOMB_X31_Y16_N30 1 " "Info: 50: + IC(0.000 ns) + CELL(0.146 ns) = 8.439 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.510 ns VotingControl:inst\|LessThan2~33 51 COMB LCCOMB_X31_Y15_N0 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 8.510 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.581 ns VotingControl:inst\|LessThan2~35 52 COMB LCCOMB_X31_Y15_N2 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 8.581 ns; Loc. = LCCOMB_X31_Y15_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.652 ns VotingControl:inst\|LessThan2~37 53 COMB LCCOMB_X31_Y15_N4 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 8.652 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.723 ns VotingControl:inst\|LessThan2~39 54 COMB LCCOMB_X31_Y15_N6 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 8.723 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.794 ns VotingControl:inst\|LessThan2~41 55 COMB LCCOMB_X31_Y15_N8 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 8.794 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.865 ns VotingControl:inst\|LessThan2~43 56 COMB LCCOMB_X31_Y15_N10 1 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 8.865 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.936 ns VotingControl:inst\|LessThan2~45 57 COMB LCCOMB_X31_Y15_N12 1 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 8.936 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.095 ns VotingControl:inst\|LessThan2~47 58 COMB LCCOMB_X31_Y15_N14 1 " "Info: 58: + IC(0.000 ns) + CELL(0.159 ns) = 9.095 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.166 ns VotingControl:inst\|LessThan2~49 59 COMB LCCOMB_X31_Y15_N16 1 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 9.166 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.237 ns VotingControl:inst\|LessThan2~51 60 COMB LCCOMB_X31_Y15_N18 1 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 9.237 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.308 ns VotingControl:inst\|LessThan2~53 61 COMB LCCOMB_X31_Y15_N20 1 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 9.308 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.379 ns VotingControl:inst\|LessThan2~55 62 COMB LCCOMB_X31_Y15_N22 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 9.379 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.450 ns VotingControl:inst\|LessThan2~57 63 COMB LCCOMB_X31_Y15_N24 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 9.450 ns; Loc. = LCCOMB_X31_Y15_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.521 ns VotingControl:inst\|LessThan2~59 64 COMB LCCOMB_X31_Y15_N26 1 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 9.521 ns; Loc. = LCCOMB_X31_Y15_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.592 ns VotingControl:inst\|LessThan2~61 65 COMB LCCOMB_X31_Y15_N28 1 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 9.592 ns; Loc. = LCCOMB_X31_Y15_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.002 ns VotingControl:inst\|LessThan2~62 66 COMB LCCOMB_X31_Y15_N30 34 " "Info: 66: + IC(0.000 ns) + CELL(0.410 ns) = 10.002 ns; Loc. = LCCOMB_X31_Y15_N30; Fanout = 34; COMB Node = 'VotingControl:inst\|LessThan2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.150 ns) 11.194 ns VotingControl:inst\|h_count~94 67 COMB LCCOMB_X35_Y12_N26 2 " "Info: 67: + IC(1.042 ns) + CELL(0.150 ns) = 11.194 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.393 ns) 12.579 ns VotingControl:inst\|LessThan3~3 68 COMB LCCOMB_X31_Y14_N2 1 " "Info: 68: + IC(0.992 ns) + CELL(0.393 ns) = 12.579 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.650 ns VotingControl:inst\|LessThan3~5 69 COMB LCCOMB_X31_Y14_N4 1 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 12.650 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.721 ns VotingControl:inst\|LessThan3~7 70 COMB LCCOMB_X31_Y14_N6 1 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 12.721 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.792 ns VotingControl:inst\|LessThan3~9 71 COMB LCCOMB_X31_Y14_N8 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 12.792 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.863 ns VotingControl:inst\|LessThan3~11 72 COMB LCCOMB_X31_Y14_N10 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 12.863 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.934 ns VotingControl:inst\|LessThan3~13 73 COMB LCCOMB_X31_Y14_N12 1 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 12.934 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.093 ns VotingControl:inst\|LessThan3~15 74 COMB LCCOMB_X31_Y14_N14 1 " "Info: 74: + IC(0.000 ns) + CELL(0.159 ns) = 13.093 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.164 ns VotingControl:inst\|LessThan3~17 75 COMB LCCOMB_X31_Y14_N16 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 13.164 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.235 ns VotingControl:inst\|LessThan3~19 76 COMB LCCOMB_X31_Y14_N18 1 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 13.235 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.306 ns VotingControl:inst\|LessThan3~21 77 COMB LCCOMB_X31_Y14_N20 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 13.306 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.377 ns VotingControl:inst\|LessThan3~23 78 COMB LCCOMB_X31_Y14_N22 1 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 13.377 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.448 ns VotingControl:inst\|LessThan3~25 79 COMB LCCOMB_X31_Y14_N24 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 13.448 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.519 ns VotingControl:inst\|LessThan3~27 80 COMB LCCOMB_X31_Y14_N26 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 13.519 ns; Loc. = LCCOMB_X31_Y14_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.590 ns VotingControl:inst\|LessThan3~29 81 COMB LCCOMB_X31_Y14_N28 1 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 13.590 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 13.736 ns VotingControl:inst\|LessThan3~31 82 COMB LCCOMB_X31_Y14_N30 1 " "Info: 82: + IC(0.000 ns) + CELL(0.146 ns) = 13.736 ns; Loc. = LCCOMB_X31_Y14_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.807 ns VotingControl:inst\|LessThan3~33 83 COMB LCCOMB_X31_Y13_N0 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 13.807 ns; Loc. = LCCOMB_X31_Y13_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.878 ns VotingControl:inst\|LessThan3~35 84 COMB LCCOMB_X31_Y13_N2 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 13.878 ns; Loc. = LCCOMB_X31_Y13_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.949 ns VotingControl:inst\|LessThan3~37 85 COMB LCCOMB_X31_Y13_N4 1 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 13.949 ns; Loc. = LCCOMB_X31_Y13_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.020 ns VotingControl:inst\|LessThan3~39 86 COMB LCCOMB_X31_Y13_N6 1 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 14.020 ns; Loc. = LCCOMB_X31_Y13_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.091 ns VotingControl:inst\|LessThan3~41 87 COMB LCCOMB_X31_Y13_N8 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 14.091 ns; Loc. = LCCOMB_X31_Y13_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.162 ns VotingControl:inst\|LessThan3~43 88 COMB LCCOMB_X31_Y13_N10 1 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 14.162 ns; Loc. = LCCOMB_X31_Y13_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.233 ns VotingControl:inst\|LessThan3~45 89 COMB LCCOMB_X31_Y13_N12 1 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 14.233 ns; Loc. = LCCOMB_X31_Y13_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.392 ns VotingControl:inst\|LessThan3~47 90 COMB LCCOMB_X31_Y13_N14 1 " "Info: 90: + IC(0.000 ns) + CELL(0.159 ns) = 14.392 ns; Loc. = LCCOMB_X31_Y13_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.463 ns VotingControl:inst\|LessThan3~49 91 COMB LCCOMB_X31_Y13_N16 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 14.463 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.534 ns VotingControl:inst\|LessThan3~51 92 COMB LCCOMB_X31_Y13_N18 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 14.534 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.605 ns VotingControl:inst\|LessThan3~53 93 COMB LCCOMB_X31_Y13_N20 1 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 14.605 ns; Loc. = LCCOMB_X31_Y13_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.676 ns VotingControl:inst\|LessThan3~55 94 COMB LCCOMB_X31_Y13_N22 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 14.676 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.747 ns VotingControl:inst\|LessThan3~57 95 COMB LCCOMB_X31_Y13_N24 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 14.747 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.818 ns VotingControl:inst\|LessThan3~59 96 COMB LCCOMB_X31_Y13_N26 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 14.818 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.889 ns VotingControl:inst\|LessThan3~61 97 COMB LCCOMB_X31_Y13_N28 1 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 14.889 ns; Loc. = LCCOMB_X31_Y13_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.299 ns VotingControl:inst\|LessThan3~62 98 COMB LCCOMB_X31_Y13_N30 35 " "Info: 98: + IC(0.000 ns) + CELL(0.410 ns) = 15.299 ns; Loc. = LCCOMB_X31_Y13_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan3~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.150 ns) 16.223 ns VotingControl:inst\|h_count~127 99 COMB LCCOMB_X30_Y12_N4 2 " "Info: 99: + IC(0.774 ns) + CELL(0.150 ns) = 16.223 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 17.823 ns VotingControl:inst\|LessThan4~1 100 COMB LCCOMB_X35_Y14_N0 1 " "Info: 100: + IC(1.207 ns) + CELL(0.393 ns) = 17.823 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.894 ns VotingControl:inst\|LessThan4~3 101 COMB LCCOMB_X35_Y14_N2 1 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 17.894 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.965 ns VotingControl:inst\|LessThan4~5 102 COMB LCCOMB_X35_Y14_N4 1 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 17.965 ns; Loc. = LCCOMB_X35_Y14_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.036 ns VotingControl:inst\|LessThan4~7 103 COMB LCCOMB_X35_Y14_N6 1 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 18.036 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.107 ns VotingControl:inst\|LessThan4~9 104 COMB LCCOMB_X35_Y14_N8 1 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 18.107 ns; Loc. = LCCOMB_X35_Y14_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.178 ns VotingControl:inst\|LessThan4~11 105 COMB LCCOMB_X35_Y14_N10 1 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 18.178 ns; Loc. = LCCOMB_X35_Y14_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.249 ns VotingControl:inst\|LessThan4~13 106 COMB LCCOMB_X35_Y14_N12 1 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 18.249 ns; Loc. = LCCOMB_X35_Y14_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.408 ns VotingControl:inst\|LessThan4~15 107 COMB LCCOMB_X35_Y14_N14 1 " "Info: 107: + IC(0.000 ns) + CELL(0.159 ns) = 18.408 ns; Loc. = LCCOMB_X35_Y14_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.479 ns VotingControl:inst\|LessThan4~17 108 COMB LCCOMB_X35_Y14_N16 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 18.479 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.550 ns VotingControl:inst\|LessThan4~19 109 COMB LCCOMB_X35_Y14_N18 1 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 18.550 ns; Loc. = LCCOMB_X35_Y14_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.621 ns VotingControl:inst\|LessThan4~21 110 COMB LCCOMB_X35_Y14_N20 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 18.621 ns; Loc. = LCCOMB_X35_Y14_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.692 ns VotingControl:inst\|LessThan4~23 111 COMB LCCOMB_X35_Y14_N22 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 18.692 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.763 ns VotingControl:inst\|LessThan4~25 112 COMB LCCOMB_X35_Y14_N24 1 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 18.763 ns; Loc. = LCCOMB_X35_Y14_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.834 ns VotingControl:inst\|LessThan4~27 113 COMB LCCOMB_X35_Y14_N26 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 18.834 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.905 ns VotingControl:inst\|LessThan4~29 114 COMB LCCOMB_X35_Y14_N28 1 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 18.905 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 19.051 ns VotingControl:inst\|LessThan4~31 115 COMB LCCOMB_X35_Y14_N30 1 " "Info: 115: + IC(0.000 ns) + CELL(0.146 ns) = 19.051 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.122 ns VotingControl:inst\|LessThan4~33 116 COMB LCCOMB_X35_Y13_N0 1 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 19.122 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.193 ns VotingControl:inst\|LessThan4~35 117 COMB LCCOMB_X35_Y13_N2 1 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 19.193 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.264 ns VotingControl:inst\|LessThan4~37 118 COMB LCCOMB_X35_Y13_N4 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 19.264 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.335 ns VotingControl:inst\|LessThan4~39 119 COMB LCCOMB_X35_Y13_N6 1 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 19.335 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.406 ns VotingControl:inst\|LessThan4~41 120 COMB LCCOMB_X35_Y13_N8 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 19.406 ns; Loc. = LCCOMB_X35_Y13_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.477 ns VotingControl:inst\|LessThan4~43 121 COMB LCCOMB_X35_Y13_N10 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 19.477 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.548 ns VotingControl:inst\|LessThan4~45 122 COMB LCCOMB_X35_Y13_N12 1 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 19.548 ns; Loc. = LCCOMB_X35_Y13_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.707 ns VotingControl:inst\|LessThan4~47 123 COMB LCCOMB_X35_Y13_N14 1 " "Info: 123: + IC(0.000 ns) + CELL(0.159 ns) = 19.707 ns; Loc. = LCCOMB_X35_Y13_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.778 ns VotingControl:inst\|LessThan4~49 124 COMB LCCOMB_X35_Y13_N16 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 19.778 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.849 ns VotingControl:inst\|LessThan4~51 125 COMB LCCOMB_X35_Y13_N18 1 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 19.849 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.920 ns VotingControl:inst\|LessThan4~53 126 COMB LCCOMB_X35_Y13_N20 1 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 19.920 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.991 ns VotingControl:inst\|LessThan4~55 127 COMB LCCOMB_X35_Y13_N22 1 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 19.991 ns; Loc. = LCCOMB_X35_Y13_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.062 ns VotingControl:inst\|LessThan4~57 128 COMB LCCOMB_X35_Y13_N24 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 20.062 ns; Loc. = LCCOMB_X35_Y13_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.133 ns VotingControl:inst\|LessThan4~59 129 COMB LCCOMB_X35_Y13_N26 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 20.133 ns; Loc. = LCCOMB_X35_Y13_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.204 ns VotingControl:inst\|LessThan4~61 130 COMB LCCOMB_X35_Y13_N28 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 20.204 ns; Loc. = LCCOMB_X35_Y13_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.614 ns VotingControl:inst\|LessThan4~62 131 COMB LCCOMB_X35_Y13_N30 35 " "Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 20.614 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan4~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.150 ns) 21.807 ns VotingControl:inst\|h_count~159 132 COMB LCCOMB_X30_Y12_N22 2 " "Info: 132: + IC(1.043 ns) + CELL(0.150 ns) = 21.807 ns; Loc. = LCCOMB_X30_Y12_N22; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~159'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.393 ns) 23.719 ns VotingControl:inst\|LessThan5~1 133 COMB LCCOMB_X36_Y17_N0 1 " "Info: 133: + IC(1.519 ns) + CELL(0.393 ns) = 23.719 ns; Loc. = LCCOMB_X36_Y17_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.790 ns VotingControl:inst\|LessThan5~3 134 COMB LCCOMB_X36_Y17_N2 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 23.790 ns; Loc. = LCCOMB_X36_Y17_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.861 ns VotingControl:inst\|LessThan5~5 135 COMB LCCOMB_X36_Y17_N4 1 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 23.861 ns; Loc. = LCCOMB_X36_Y17_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.932 ns VotingControl:inst\|LessThan5~7 136 COMB LCCOMB_X36_Y17_N6 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 23.932 ns; Loc. = LCCOMB_X36_Y17_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.003 ns VotingControl:inst\|LessThan5~9 137 COMB LCCOMB_X36_Y17_N8 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 24.003 ns; Loc. = LCCOMB_X36_Y17_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.074 ns VotingControl:inst\|LessThan5~11 138 COMB LCCOMB_X36_Y17_N10 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 24.074 ns; Loc. = LCCOMB_X36_Y17_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.145 ns VotingControl:inst\|LessThan5~13 139 COMB LCCOMB_X36_Y17_N12 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 24.145 ns; Loc. = LCCOMB_X36_Y17_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.304 ns VotingControl:inst\|LessThan5~15 140 COMB LCCOMB_X36_Y17_N14 1 " "Info: 140: + IC(0.000 ns) + CELL(0.159 ns) = 24.304 ns; Loc. = LCCOMB_X36_Y17_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.375 ns VotingControl:inst\|LessThan5~17 141 COMB LCCOMB_X36_Y17_N16 1 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 24.375 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.446 ns VotingControl:inst\|LessThan5~19 142 COMB LCCOMB_X36_Y17_N18 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 24.446 ns; Loc. = LCCOMB_X36_Y17_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.517 ns VotingControl:inst\|LessThan5~21 143 COMB LCCOMB_X36_Y17_N20 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 24.517 ns; Loc. = LCCOMB_X36_Y17_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.588 ns VotingControl:inst\|LessThan5~23 144 COMB LCCOMB_X36_Y17_N22 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 24.588 ns; Loc. = LCCOMB_X36_Y17_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.659 ns VotingControl:inst\|LessThan5~25 145 COMB LCCOMB_X36_Y17_N24 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 24.659 ns; Loc. = LCCOMB_X36_Y17_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.730 ns VotingControl:inst\|LessThan5~27 146 COMB LCCOMB_X36_Y17_N26 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 24.730 ns; Loc. = LCCOMB_X36_Y17_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.801 ns VotingControl:inst\|LessThan5~29 147 COMB LCCOMB_X36_Y17_N28 1 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 24.801 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 24.947 ns VotingControl:inst\|LessThan5~31 148 COMB LCCOMB_X36_Y17_N30 1 " "Info: 148: + IC(0.000 ns) + CELL(0.146 ns) = 24.947 ns; Loc. = LCCOMB_X36_Y17_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.018 ns VotingControl:inst\|LessThan5~33 149 COMB LCCOMB_X36_Y16_N0 1 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 25.018 ns; Loc. = LCCOMB_X36_Y16_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.089 ns VotingControl:inst\|LessThan5~35 150 COMB LCCOMB_X36_Y16_N2 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 25.089 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.160 ns VotingControl:inst\|LessThan5~37 151 COMB LCCOMB_X36_Y16_N4 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 25.160 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.231 ns VotingControl:inst\|LessThan5~39 152 COMB LCCOMB_X36_Y16_N6 1 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 25.231 ns; Loc. = LCCOMB_X36_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.302 ns VotingControl:inst\|LessThan5~41 153 COMB LCCOMB_X36_Y16_N8 1 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 25.302 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.373 ns VotingControl:inst\|LessThan5~43 154 COMB LCCOMB_X36_Y16_N10 1 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 25.373 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.444 ns VotingControl:inst\|LessThan5~45 155 COMB LCCOMB_X36_Y16_N12 1 " "Info: 155: + IC(0.000 ns) + CELL(0.071 ns) = 25.444 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 25.603 ns VotingControl:inst\|LessThan5~47 156 COMB LCCOMB_X36_Y16_N14 1 " "Info: 156: + IC(0.000 ns) + CELL(0.159 ns) = 25.603 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.674 ns VotingControl:inst\|LessThan5~49 157 COMB LCCOMB_X36_Y16_N16 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 25.674 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.745 ns VotingControl:inst\|LessThan5~51 158 COMB LCCOMB_X36_Y16_N18 1 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 25.745 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.816 ns VotingControl:inst\|LessThan5~53 159 COMB LCCOMB_X36_Y16_N20 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 25.816 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.887 ns VotingControl:inst\|LessThan5~55 160 COMB LCCOMB_X36_Y16_N22 1 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 25.887 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.958 ns VotingControl:inst\|LessThan5~57 161 COMB LCCOMB_X36_Y16_N24 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 25.958 ns; Loc. = LCCOMB_X36_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.029 ns VotingControl:inst\|LessThan5~59 162 COMB LCCOMB_X36_Y16_N26 1 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 26.029 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.100 ns VotingControl:inst\|LessThan5~61 163 COMB LCCOMB_X36_Y16_N28 1 " "Info: 163: + IC(0.000 ns) + CELL(0.071 ns) = 26.100 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.510 ns VotingControl:inst\|LessThan5~62 164 COMB LCCOMB_X36_Y16_N30 37 " "Info: 164: + IC(0.000 ns) + CELL(0.410 ns) = 26.510 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 37; COMB Node = 'VotingControl:inst\|LessThan5~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.150 ns) 27.927 ns VotingControl:inst\|h_count~191 165 COMB LCCOMB_X30_Y12_N0 2 " "Info: 165: + IC(1.267 ns) + CELL(0.150 ns) = 27.927 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~191'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.393 ns) 29.533 ns VotingControl:inst\|LessThan6~1 166 COMB LCCOMB_X35_Y16_N0 1 " "Info: 166: + IC(1.213 ns) + CELL(0.393 ns) = 29.533 ns; Loc. = LCCOMB_X35_Y16_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.604 ns VotingControl:inst\|LessThan6~3 167 COMB LCCOMB_X35_Y16_N2 1 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 29.604 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.675 ns VotingControl:inst\|LessThan6~5 168 COMB LCCOMB_X35_Y16_N4 1 " "Info: 168: + IC(0.000 ns) + CELL(0.071 ns) = 29.675 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.746 ns VotingControl:inst\|LessThan6~7 169 COMB LCCOMB_X35_Y16_N6 1 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 29.746 ns; Loc. = LCCOMB_X35_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.817 ns VotingControl:inst\|LessThan6~9 170 COMB LCCOMB_X35_Y16_N8 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 29.817 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.888 ns VotingControl:inst\|LessThan6~11 171 COMB LCCOMB_X35_Y16_N10 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 29.888 ns; Loc. = LCCOMB_X35_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.959 ns VotingControl:inst\|LessThan6~13 172 COMB LCCOMB_X35_Y16_N12 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 29.959 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.118 ns VotingControl:inst\|LessThan6~15 173 COMB LCCOMB_X35_Y16_N14 1 " "Info: 173: + IC(0.000 ns) + CELL(0.159 ns) = 30.118 ns; Loc. = LCCOMB_X35_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.189 ns VotingControl:inst\|LessThan6~17 174 COMB LCCOMB_X35_Y16_N16 1 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 30.189 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.260 ns VotingControl:inst\|LessThan6~19 175 COMB LCCOMB_X35_Y16_N18 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 30.260 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.331 ns VotingControl:inst\|LessThan6~21 176 COMB LCCOMB_X35_Y16_N20 1 " "Info: 176: + IC(0.000 ns) + CELL(0.071 ns) = 30.331 ns; Loc. = LCCOMB_X35_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.402 ns VotingControl:inst\|LessThan6~23 177 COMB LCCOMB_X35_Y16_N22 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 30.402 ns; Loc. = LCCOMB_X35_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.473 ns VotingControl:inst\|LessThan6~25 178 COMB LCCOMB_X35_Y16_N24 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 30.473 ns; Loc. = LCCOMB_X35_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.544 ns VotingControl:inst\|LessThan6~27 179 COMB LCCOMB_X35_Y16_N26 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 30.544 ns; Loc. = LCCOMB_X35_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.615 ns VotingControl:inst\|LessThan6~29 180 COMB LCCOMB_X35_Y16_N28 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 30.615 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 30.761 ns VotingControl:inst\|LessThan6~31 181 COMB LCCOMB_X35_Y16_N30 1 " "Info: 181: + IC(0.000 ns) + CELL(0.146 ns) = 30.761 ns; Loc. = LCCOMB_X35_Y16_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.832 ns VotingControl:inst\|LessThan6~33 182 COMB LCCOMB_X35_Y15_N0 1 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 30.832 ns; Loc. = LCCOMB_X35_Y15_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.903 ns VotingControl:inst\|LessThan6~35 183 COMB LCCOMB_X35_Y15_N2 1 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 30.903 ns; Loc. = LCCOMB_X35_Y15_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.974 ns VotingControl:inst\|LessThan6~37 184 COMB LCCOMB_X35_Y15_N4 1 " "Info: 184: + IC(0.000 ns) + CELL(0.071 ns) = 30.974 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.045 ns VotingControl:inst\|LessThan6~39 185 COMB LCCOMB_X35_Y15_N6 1 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 31.045 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.116 ns VotingControl:inst\|LessThan6~41 186 COMB LCCOMB_X35_Y15_N8 1 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 31.116 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.187 ns VotingControl:inst\|LessThan6~43 187 COMB LCCOMB_X35_Y15_N10 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 31.187 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.258 ns VotingControl:inst\|LessThan6~45 188 COMB LCCOMB_X35_Y15_N12 1 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 31.258 ns; Loc. = LCCOMB_X35_Y15_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.417 ns VotingControl:inst\|LessThan6~47 189 COMB LCCOMB_X35_Y15_N14 1 " "Info: 189: + IC(0.000 ns) + CELL(0.159 ns) = 31.417 ns; Loc. = LCCOMB_X35_Y15_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.488 ns VotingControl:inst\|LessThan6~49 190 COMB LCCOMB_X35_Y15_N16 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 31.488 ns; Loc. = LCCOMB_X35_Y15_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.559 ns VotingControl:inst\|LessThan6~51 191 COMB LCCOMB_X35_Y15_N18 1 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 31.559 ns; Loc. = LCCOMB_X35_Y15_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.630 ns VotingControl:inst\|LessThan6~53 192 COMB LCCOMB_X35_Y15_N20 1 " "Info: 192: + IC(0.000 ns) + CELL(0.071 ns) = 31.630 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.701 ns VotingControl:inst\|LessThan6~55 193 COMB LCCOMB_X35_Y15_N22 1 " "Info: 193: + IC(0.000 ns) + CELL(0.071 ns) = 31.701 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.772 ns VotingControl:inst\|LessThan6~57 194 COMB LCCOMB_X35_Y15_N24 1 " "Info: 194: + IC(0.000 ns) + CELL(0.071 ns) = 31.772 ns; Loc. = LCCOMB_X35_Y15_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.843 ns VotingControl:inst\|LessThan6~59 195 COMB LCCOMB_X35_Y15_N26 1 " "Info: 195: + IC(0.000 ns) + CELL(0.071 ns) = 31.843 ns; Loc. = LCCOMB_X35_Y15_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.914 ns VotingControl:inst\|LessThan6~61 196 COMB LCCOMB_X35_Y15_N28 1 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 31.914 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.324 ns VotingControl:inst\|LessThan6~62 197 COMB LCCOMB_X35_Y15_N30 38 " "Info: 197: + IC(0.000 ns) + CELL(0.410 ns) = 32.324 ns; Loc. = LCCOMB_X35_Y15_N30; Fanout = 38; COMB Node = 'VotingControl:inst\|LessThan6~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.150 ns) 33.551 ns VotingControl:inst\|h_count~219 198 COMB LCCOMB_X31_Y17_N18 2 " "Info: 198: + IC(1.077 ns) + CELL(0.150 ns) = 33.551 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~219'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.393 ns) 34.936 ns VotingControl:inst\|LessThan7~9 199 COMB LCCOMB_X33_Y14_N8 1 " "Info: 199: + IC(0.992 ns) + CELL(0.393 ns) = 34.936 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.007 ns VotingControl:inst\|LessThan7~11 200 COMB LCCOMB_X33_Y14_N10 1 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 35.007 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.078 ns VotingControl:inst\|LessThan7~13 201 COMB LCCOMB_X33_Y14_N12 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 35.078 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 35.237 ns VotingControl:inst\|LessThan7~15 202 COMB LCCOMB_X33_Y14_N14 1 " "Info: 202: + IC(0.000 ns) + CELL(0.159 ns) = 35.237 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.308 ns VotingControl:inst\|LessThan7~17 203 COMB LCCOMB_X33_Y14_N16 1 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 35.308 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.379 ns VotingControl:inst\|LessThan7~19 204 COMB LCCOMB_X33_Y14_N18 1 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 35.379 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.450 ns VotingControl:inst\|LessThan7~21 205 COMB LCCOMB_X33_Y14_N20 1 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 35.450 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.521 ns VotingControl:inst\|LessThan7~23 206 COMB LCCOMB_X33_Y14_N22 1 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 35.521 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.592 ns VotingControl:inst\|LessThan7~25 207 COMB LCCOMB_X33_Y14_N24 1 " "Info: 207: + IC(0.000 ns) + CELL(0.071 ns) = 35.592 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.663 ns VotingControl:inst\|LessThan7~27 208 COMB LCCOMB_X33_Y14_N26 1 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 35.663 ns; Loc. = LCCOMB_X33_Y14_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.734 ns VotingControl:inst\|LessThan7~29 209 COMB LCCOMB_X33_Y14_N28 1 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 35.734 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 35.880 ns VotingControl:inst\|LessThan7~31 210 COMB LCCOMB_X33_Y14_N30 1 " "Info: 210: + IC(0.000 ns) + CELL(0.146 ns) = 35.880 ns; Loc. = LCCOMB_X33_Y14_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.951 ns VotingControl:inst\|LessThan7~33 211 COMB LCCOMB_X33_Y13_N0 1 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 35.951 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.022 ns VotingControl:inst\|LessThan7~35 212 COMB LCCOMB_X33_Y13_N2 1 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 36.022 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.093 ns VotingControl:inst\|LessThan7~37 213 COMB LCCOMB_X33_Y13_N4 1 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 36.093 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.164 ns VotingControl:inst\|LessThan7~39 214 COMB LCCOMB_X33_Y13_N6 1 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 36.164 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.235 ns VotingControl:inst\|LessThan7~41 215 COMB LCCOMB_X33_Y13_N8 1 " "Info: 215: + IC(0.000 ns) + CELL(0.071 ns) = 36.235 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.306 ns VotingControl:inst\|LessThan7~43 216 COMB LCCOMB_X33_Y13_N10 1 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 36.306 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.377 ns VotingControl:inst\|LessThan7~45 217 COMB LCCOMB_X33_Y13_N12 1 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 36.377 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 36.536 ns VotingControl:inst\|LessThan7~47 218 COMB LCCOMB_X33_Y13_N14 1 " "Info: 218: + IC(0.000 ns) + CELL(0.159 ns) = 36.536 ns; Loc. = LCCOMB_X33_Y13_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.607 ns VotingControl:inst\|LessThan7~49 219 COMB LCCOMB_X33_Y13_N16 1 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 36.607 ns; Loc. = LCCOMB_X33_Y13_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.678 ns VotingControl:inst\|LessThan7~51 220 COMB LCCOMB_X33_Y13_N18 1 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 36.678 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.749 ns VotingControl:inst\|LessThan7~53 221 COMB LCCOMB_X33_Y13_N20 1 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 36.749 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.820 ns VotingControl:inst\|LessThan7~55 222 COMB LCCOMB_X33_Y13_N22 1 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 36.820 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.891 ns VotingControl:inst\|LessThan7~57 223 COMB LCCOMB_X33_Y13_N24 1 " "Info: 223: + IC(0.000 ns) + CELL(0.071 ns) = 36.891 ns; Loc. = LCCOMB_X33_Y13_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.962 ns VotingControl:inst\|LessThan7~59 224 COMB LCCOMB_X33_Y13_N26 1 " "Info: 224: + IC(0.000 ns) + CELL(0.071 ns) = 36.962 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.033 ns VotingControl:inst\|LessThan7~61 225 COMB LCCOMB_X33_Y13_N28 1 " "Info: 225: + IC(0.000 ns) + CELL(0.071 ns) = 37.033 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.443 ns VotingControl:inst\|LessThan7~62 226 COMB LCCOMB_X33_Y13_N30 10 " "Info: 226: + IC(0.000 ns) + CELL(0.410 ns) = 37.443 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan7~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 38.485 ns VotingControl:inst\|currHighState~0 227 COMB LCCOMB_X34_Y12_N16 31 " "Info: 227: + IC(0.767 ns) + CELL(0.275 ns) = 38.485 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 39.039 ns VotingControl:inst\|h_count\[3\]~4 228 COMB LCCOMB_X34_Y12_N12 2 " "Info: 228: + IC(0.279 ns) + CELL(0.275 ns) = 39.039 ns; Loc. = LCCOMB_X34_Y12_N12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[3]~4 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.393 ns) 40.207 ns VotingControl:inst\|LessThan8~7 229 COMB LCCOMB_X33_Y16_N6 1 " "Info: 229: + IC(0.775 ns) + CELL(0.393 ns) = 40.207 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { VotingControl:inst|h_count[3]~4 VotingControl:inst|LessThan8~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.278 ns VotingControl:inst\|LessThan8~9 230 COMB LCCOMB_X33_Y16_N8 1 " "Info: 230: + IC(0.000 ns) + CELL(0.071 ns) = 40.278 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~7 VotingControl:inst|LessThan8~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.349 ns VotingControl:inst\|LessThan8~11 231 COMB LCCOMB_X33_Y16_N10 1 " "Info: 231: + IC(0.000 ns) + CELL(0.071 ns) = 40.349 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~9 VotingControl:inst|LessThan8~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.420 ns VotingControl:inst\|LessThan8~13 232 COMB LCCOMB_X33_Y16_N12 1 " "Info: 232: + IC(0.000 ns) + CELL(0.071 ns) = 40.420 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~11 VotingControl:inst|LessThan8~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 40.579 ns VotingControl:inst\|LessThan8~15 233 COMB LCCOMB_X33_Y16_N14 1 " "Info: 233: + IC(0.000 ns) + CELL(0.159 ns) = 40.579 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan8~13 VotingControl:inst|LessThan8~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.650 ns VotingControl:inst\|LessThan8~17 234 COMB LCCOMB_X33_Y16_N16 1 " "Info: 234: + IC(0.000 ns) + CELL(0.071 ns) = 40.650 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~15 VotingControl:inst|LessThan8~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.721 ns VotingControl:inst\|LessThan8~19 235 COMB LCCOMB_X33_Y16_N18 1 " "Info: 235: + IC(0.000 ns) + CELL(0.071 ns) = 40.721 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~17 VotingControl:inst|LessThan8~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.792 ns VotingControl:inst\|LessThan8~21 236 COMB LCCOMB_X33_Y16_N20 1 " "Info: 236: + IC(0.000 ns) + CELL(0.071 ns) = 40.792 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~19 VotingControl:inst|LessThan8~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.863 ns VotingControl:inst\|LessThan8~23 237 COMB LCCOMB_X33_Y16_N22 1 " "Info: 237: + IC(0.000 ns) + CELL(0.071 ns) = 40.863 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.934 ns VotingControl:inst\|LessThan8~25 238 COMB LCCOMB_X33_Y16_N24 1 " "Info: 238: + IC(0.000 ns) + CELL(0.071 ns) = 40.934 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.005 ns VotingControl:inst\|LessThan8~27 239 COMB LCCOMB_X33_Y16_N26 1 " "Info: 239: + IC(0.000 ns) + CELL(0.071 ns) = 41.005 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.076 ns VotingControl:inst\|LessThan8~29 240 COMB LCCOMB_X33_Y16_N28 1 " "Info: 240: + IC(0.000 ns) + CELL(0.071 ns) = 41.076 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 41.222 ns VotingControl:inst\|LessThan8~31 241 COMB LCCOMB_X33_Y16_N30 1 " "Info: 241: + IC(0.000 ns) + CELL(0.146 ns) = 41.222 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.293 ns VotingControl:inst\|LessThan8~33 242 COMB LCCOMB_X33_Y15_N0 1 " "Info: 242: + IC(0.000 ns) + CELL(0.071 ns) = 41.293 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.364 ns VotingControl:inst\|LessThan8~35 243 COMB LCCOMB_X33_Y15_N2 1 " "Info: 243: + IC(0.000 ns) + CELL(0.071 ns) = 41.364 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.435 ns VotingControl:inst\|LessThan8~37 244 COMB LCCOMB_X33_Y15_N4 1 " "Info: 244: + IC(0.000 ns) + CELL(0.071 ns) = 41.435 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.506 ns VotingControl:inst\|LessThan8~39 245 COMB LCCOMB_X33_Y15_N6 1 " "Info: 245: + IC(0.000 ns) + CELL(0.071 ns) = 41.506 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.577 ns VotingControl:inst\|LessThan8~41 246 COMB LCCOMB_X33_Y15_N8 1 " "Info: 246: + IC(0.000 ns) + CELL(0.071 ns) = 41.577 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.648 ns VotingControl:inst\|LessThan8~43 247 COMB LCCOMB_X33_Y15_N10 1 " "Info: 247: + IC(0.000 ns) + CELL(0.071 ns) = 41.648 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.719 ns VotingControl:inst\|LessThan8~45 248 COMB LCCOMB_X33_Y15_N12 1 " "Info: 248: + IC(0.000 ns) + CELL(0.071 ns) = 41.719 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 41.878 ns VotingControl:inst\|LessThan8~47 249 COMB LCCOMB_X33_Y15_N14 1 " "Info: 249: + IC(0.000 ns) + CELL(0.159 ns) = 41.878 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.949 ns VotingControl:inst\|LessThan8~49 250 COMB LCCOMB_X33_Y15_N16 1 " "Info: 250: + IC(0.000 ns) + CELL(0.071 ns) = 41.949 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.020 ns VotingControl:inst\|LessThan8~51 251 COMB LCCOMB_X33_Y15_N18 1 " "Info: 251: + IC(0.000 ns) + CELL(0.071 ns) = 42.020 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.091 ns VotingControl:inst\|LessThan8~53 252 COMB LCCOMB_X33_Y15_N20 1 " "Info: 252: + IC(0.000 ns) + CELL(0.071 ns) = 42.091 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.162 ns VotingControl:inst\|LessThan8~55 253 COMB LCCOMB_X33_Y15_N22 1 " "Info: 253: + IC(0.000 ns) + CELL(0.071 ns) = 42.162 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.233 ns VotingControl:inst\|LessThan8~57 254 COMB LCCOMB_X33_Y15_N24 1 " "Info: 254: + IC(0.000 ns) + CELL(0.071 ns) = 42.233 ns; Loc. = LCCOMB_X33_Y15_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.304 ns VotingControl:inst\|LessThan8~59 255 COMB LCCOMB_X33_Y15_N26 1 " "Info: 255: + IC(0.000 ns) + CELL(0.071 ns) = 42.304 ns; Loc. = LCCOMB_X33_Y15_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.375 ns VotingControl:inst\|LessThan8~61 256 COMB LCCOMB_X33_Y15_N28 1 " "Info: 256: + IC(0.000 ns) + CELL(0.071 ns) = 42.375 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.785 ns VotingControl:inst\|LessThan8~62 257 COMB LCCOMB_X33_Y15_N30 10 " "Info: 257: + IC(0.000 ns) + CELL(0.410 ns) = 42.785 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan8~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.271 ns) 43.819 ns VotingControl:inst\|currHighState~15 258 COMB LCCOMB_X34_Y12_N22 31 " "Info: 258: + IC(0.763 ns) + CELL(0.271 ns) = 43.819 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.659 ns) 45.564 ns VotingControl:inst\|h_count\[13\] 259 REG LCFF_X34_Y18_N9 2 " "Info: 259: + IC(1.086 ns) + CELL(0.659 ns) = 45.564 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.966 ns ( 61.38 % ) " "Info: Total cell delay = 27.966 ns ( 61.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.598 ns ( 38.62 % ) " "Info: Total interconnect delay = 17.598 ns ( 38.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "45.564 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 VotingControl:inst|Add1~3 VotingControl:inst|Add1~5 VotingControl:inst|Add1~7 VotingControl:inst|Add1~9 VotingControl:inst|Add1~11 VotingControl:inst|Add1~13 VotingControl:inst|Add1~15 VotingControl:inst|Add1~17 VotingControl:inst|Add1~19 VotingControl:inst|Add1~21 VotingControl:inst|Add1~23 VotingControl:inst|Add1~25 VotingControl:inst|Add1~27 VotingControl:inst|Add1~29 VotingControl:inst|Add1~31 VotingControl:inst|Add1~33 VotingControl:inst|Add1~35 VotingControl:inst|Add1~37 VotingControl:inst|Add1~39 VotingControl:inst|Add1~41 VotingControl:inst|Add1~43 VotingControl:inst|Add1~44 VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~62 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[3]~4 VotingControl:inst|LessThan8~7 VotingControl:inst|LessThan8~9 VotingControl:inst|LessThan8~11 VotingControl:inst|LessThan8~13 VotingControl:inst|LessThan8~15 VotingControl:inst|LessThan8~17 VotingControl:inst|LessThan8~19 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "45.564 ns" { VotingControl:inst|v1_count[0] {} VotingControl:inst|Add1~1 {} VotingControl:inst|Add1~3 {} VotingControl:inst|Add1~5 {} VotingControl:inst|Add1~7 {} VotingControl:inst|Add1~9 {} VotingControl:inst|Add1~11 {} VotingControl:inst|Add1~13 {} VotingControl:inst|Add1~15 {} VotingControl:inst|Add1~17 {} VotingControl:inst|Add1~19 {} VotingControl:inst|Add1~21 {} VotingControl:inst|Add1~23 {} VotingControl:inst|Add1~25 {} VotingControl:inst|Add1~27 {} VotingControl:inst|Add1~29 {} VotingControl:inst|Add1~31 {} VotingControl:inst|Add1~33 {} VotingControl:inst|Add1~35 {} VotingControl:inst|Add1~37 {} VotingControl:inst|Add1~39 {} VotingControl:inst|Add1~41 {} VotingControl:inst|Add1~43 {} VotingControl:inst|Add1~44 {} VotingControl:inst|LessThan1~45 {} VotingControl:inst|LessThan1~47 {} VotingControl:inst|LessThan1~49 {} VotingControl:inst|LessThan1~51 {} VotingControl:inst|LessThan1~53 {} VotingControl:inst|LessThan1~55 {} VotingControl:inst|LessThan1~57 {} VotingControl:inst|LessThan1~59 {} VotingControl:inst|LessThan1~61 {} VotingControl:inst|LessThan1~62 {} VotingControl:inst|h_count~62 {} VotingControl:inst|LessThan2~3 {} VotingControl:inst|LessThan2~5 {} VotingControl:inst|LessThan2~7 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~94 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~219 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[3]~4 {} VotingControl:inst|LessThan8~7 {} VotingControl:inst|LessThan8~9 {} VotingControl:inst|LessThan8~11 {} VotingControl:inst|LessThan8~13 {} VotingControl:inst|LessThan8~15 {} VotingControl:inst|LessThan8~17 {} VotingControl:inst|LessThan8~19 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~15 {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.010ns 1.001ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.774ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.043ns 1.519ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.267ns 1.213ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.077ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 0.279ns 0.775ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.763ns 1.086ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns VotingControl:inst\|h_count\[13\] 3 REG LCFF_X34_Y18_N9 2 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.675 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns VotingControl:inst\|v1_count\[0\] 3 REG LCFF_X32_Y12_N1 2 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X32_Y12_N1; Fanout = 2; REG Node = 'VotingControl:inst\|v1_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|v1_count[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|v1_count[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "45.564 ns" { VotingControl:inst|v1_count[0] VotingControl:inst|Add1~1 VotingControl:inst|Add1~3 VotingControl:inst|Add1~5 VotingControl:inst|Add1~7 VotingControl:inst|Add1~9 VotingControl:inst|Add1~11 VotingControl:inst|Add1~13 VotingControl:inst|Add1~15 VotingControl:inst|Add1~17 VotingControl:inst|Add1~19 VotingControl:inst|Add1~21 VotingControl:inst|Add1~23 VotingControl:inst|Add1~25 VotingControl:inst|Add1~27 VotingControl:inst|Add1~29 VotingControl:inst|Add1~31 VotingControl:inst|Add1~33 VotingControl:inst|Add1~35 VotingControl:inst|Add1~37 VotingControl:inst|Add1~39 VotingControl:inst|Add1~41 VotingControl:inst|Add1~43 VotingControl:inst|Add1~44 VotingControl:inst|LessThan1~45 VotingControl:inst|LessThan1~47 VotingControl:inst|LessThan1~49 VotingControl:inst|LessThan1~51 VotingControl:inst|LessThan1~53 VotingControl:inst|LessThan1~55 VotingControl:inst|LessThan1~57 VotingControl:inst|LessThan1~59 VotingControl:inst|LessThan1~61 VotingControl:inst|LessThan1~62 VotingControl:inst|h_count~62 VotingControl:inst|LessThan2~3 VotingControl:inst|LessThan2~5 VotingControl:inst|LessThan2~7 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[3]~4 VotingControl:inst|LessThan8~7 VotingControl:inst|LessThan8~9 VotingControl:inst|LessThan8~11 VotingControl:inst|LessThan8~13 VotingControl:inst|LessThan8~15 VotingControl:inst|LessThan8~17 VotingControl:inst|LessThan8~19 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "45.564 ns" { VotingControl:inst|v1_count[0] {} VotingControl:inst|Add1~1 {} VotingControl:inst|Add1~3 {} VotingControl:inst|Add1~5 {} VotingControl:inst|Add1~7 {} VotingControl:inst|Add1~9 {} VotingControl:inst|Add1~11 {} VotingControl:inst|Add1~13 {} VotingControl:inst|Add1~15 {} VotingControl:inst|Add1~17 {} VotingControl:inst|Add1~19 {} VotingControl:inst|Add1~21 {} VotingControl:inst|Add1~23 {} VotingControl:inst|Add1~25 {} VotingControl:inst|Add1~27 {} VotingControl:inst|Add1~29 {} VotingControl:inst|Add1~31 {} VotingControl:inst|Add1~33 {} VotingControl:inst|Add1~35 {} VotingControl:inst|Add1~37 {} VotingControl:inst|Add1~39 {} VotingControl:inst|Add1~41 {} VotingControl:inst|Add1~43 {} VotingControl:inst|Add1~44 {} VotingControl:inst|LessThan1~45 {} VotingControl:inst|LessThan1~47 {} VotingControl:inst|LessThan1~49 {} VotingControl:inst|LessThan1~51 {} VotingControl:inst|LessThan1~53 {} VotingControl:inst|LessThan1~55 {} VotingControl:inst|LessThan1~57 {} VotingControl:inst|LessThan1~59 {} VotingControl:inst|LessThan1~61 {} VotingControl:inst|LessThan1~62 {} VotingControl:inst|h_count~62 {} VotingControl:inst|LessThan2~3 {} VotingControl:inst|LessThan2~5 {} VotingControl:inst|LessThan2~7 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~94 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~219 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[3]~4 {} VotingControl:inst|LessThan8~7 {} VotingControl:inst|LessThan8~9 {} VotingControl:inst|LessThan8~11 {} VotingControl:inst|LessThan8~13 {} VotingControl:inst|LessThan8~15 {} VotingControl:inst|LessThan8~17 {} VotingControl:inst|LessThan8~19 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~15 {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.300ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.491ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.010ns 1.001ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.774ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.043ns 1.519ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.267ns 1.213ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.077ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 0.279ns 0.775ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.763ns 1.086ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.659ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { clk clk~clkctrl VotingControl:inst|v1_count[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|v1_count[0] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VotingControl:inst\|h_count\[13\] input\[4\] clk 48.258 ns register " "Info: tsu for register \"VotingControl:inst\|h_count\[13\]\" (data pin = \"input\[4\]\", clock pin = \"clk\") is 48.258 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "50.962 ns + Longest pin register " "Info: + Longest pin to register delay is 50.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns input\[4\] 1 PIN PIN_V3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V3; Fanout = 7; PIN Node = 'input\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.751 ns) + CELL(0.376 ns) 6.979 ns VotingControl:inst\|Equal7~0 2 COMB LCCOMB_X33_Y10_N26 4 " "Info: 2: + IC(5.751 ns) + CELL(0.376 ns) = 6.979 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 4; COMB Node = 'VotingControl:inst\|Equal7~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { input[4] VotingControl:inst|Equal7~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.413 ns) 8.636 ns VotingControl:inst\|Equal2~1 3 COMB LCCOMB_X36_Y12_N18 36 " "Info: 3: + IC(1.244 ns) + CELL(0.413 ns) = 8.636 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 36; COMB Node = 'VotingControl:inst\|Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.657 ns" { VotingControl:inst|Equal7~0 VotingControl:inst|Equal2~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.689 ns) + CELL(0.438 ns) 11.763 ns VotingControl:inst\|h_count~59 4 COMB LCCOMB_X31_Y17_N22 2 " "Info: 4: + IC(2.689 ns) + CELL(0.438 ns) = 11.763 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.127 ns" { VotingControl:inst|Equal2~1 VotingControl:inst|h_count~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.393 ns) 12.893 ns VotingControl:inst\|LessThan2~9 5 COMB LCCOMB_X31_Y16_N8 1 " "Info: 5: + IC(0.737 ns) + CELL(0.393 ns) = 12.893 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { VotingControl:inst|h_count~59 VotingControl:inst|LessThan2~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.964 ns VotingControl:inst\|LessThan2~11 6 COMB LCCOMB_X31_Y16_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 12.964 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.035 ns VotingControl:inst\|LessThan2~13 7 COMB LCCOMB_X31_Y16_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 13.035 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 13.194 ns VotingControl:inst\|LessThan2~15 8 COMB LCCOMB_X31_Y16_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 13.194 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.265 ns VotingControl:inst\|LessThan2~17 9 COMB LCCOMB_X31_Y16_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 13.265 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.336 ns VotingControl:inst\|LessThan2~19 10 COMB LCCOMB_X31_Y16_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 13.336 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.407 ns VotingControl:inst\|LessThan2~21 11 COMB LCCOMB_X31_Y16_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.407 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.478 ns VotingControl:inst\|LessThan2~23 12 COMB LCCOMB_X31_Y16_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.478 ns; Loc. = LCCOMB_X31_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.549 ns VotingControl:inst\|LessThan2~25 13 COMB LCCOMB_X31_Y16_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.549 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.620 ns VotingControl:inst\|LessThan2~27 14 COMB LCCOMB_X31_Y16_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.620 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.691 ns VotingControl:inst\|LessThan2~29 15 COMB LCCOMB_X31_Y16_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.691 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 13.837 ns VotingControl:inst\|LessThan2~31 16 COMB LCCOMB_X31_Y16_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 13.837 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.908 ns VotingControl:inst\|LessThan2~33 17 COMB LCCOMB_X31_Y15_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 13.908 ns; Loc. = LCCOMB_X31_Y15_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 13.979 ns VotingControl:inst\|LessThan2~35 18 COMB LCCOMB_X31_Y15_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 13.979 ns; Loc. = LCCOMB_X31_Y15_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.050 ns VotingControl:inst\|LessThan2~37 19 COMB LCCOMB_X31_Y15_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 14.050 ns; Loc. = LCCOMB_X31_Y15_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.121 ns VotingControl:inst\|LessThan2~39 20 COMB LCCOMB_X31_Y15_N6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 14.121 ns; Loc. = LCCOMB_X31_Y15_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.192 ns VotingControl:inst\|LessThan2~41 21 COMB LCCOMB_X31_Y15_N8 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 14.192 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.263 ns VotingControl:inst\|LessThan2~43 22 COMB LCCOMB_X31_Y15_N10 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 14.263 ns; Loc. = LCCOMB_X31_Y15_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.334 ns VotingControl:inst\|LessThan2~45 23 COMB LCCOMB_X31_Y15_N12 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 14.334 ns; Loc. = LCCOMB_X31_Y15_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.493 ns VotingControl:inst\|LessThan2~47 24 COMB LCCOMB_X31_Y15_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 14.493 ns; Loc. = LCCOMB_X31_Y15_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.564 ns VotingControl:inst\|LessThan2~49 25 COMB LCCOMB_X31_Y15_N16 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 14.564 ns; Loc. = LCCOMB_X31_Y15_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.635 ns VotingControl:inst\|LessThan2~51 26 COMB LCCOMB_X31_Y15_N18 1 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 14.635 ns; Loc. = LCCOMB_X31_Y15_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.706 ns VotingControl:inst\|LessThan2~53 27 COMB LCCOMB_X31_Y15_N20 1 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 14.706 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.777 ns VotingControl:inst\|LessThan2~55 28 COMB LCCOMB_X31_Y15_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 14.777 ns; Loc. = LCCOMB_X31_Y15_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.848 ns VotingControl:inst\|LessThan2~57 29 COMB LCCOMB_X31_Y15_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 14.848 ns; Loc. = LCCOMB_X31_Y15_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.919 ns VotingControl:inst\|LessThan2~59 30 COMB LCCOMB_X31_Y15_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 14.919 ns; Loc. = LCCOMB_X31_Y15_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.990 ns VotingControl:inst\|LessThan2~61 31 COMB LCCOMB_X31_Y15_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 14.990 ns; Loc. = LCCOMB_X31_Y15_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan2~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.400 ns VotingControl:inst\|LessThan2~62 32 COMB LCCOMB_X31_Y15_N30 34 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 15.400 ns; Loc. = LCCOMB_X31_Y15_N30; Fanout = 34; COMB Node = 'VotingControl:inst\|LessThan2~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.150 ns) 16.592 ns VotingControl:inst\|h_count~94 33 COMB LCCOMB_X35_Y12_N26 2 " "Info: 33: + IC(1.042 ns) + CELL(0.150 ns) = 16.592 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.393 ns) 17.977 ns VotingControl:inst\|LessThan3~3 34 COMB LCCOMB_X31_Y14_N2 1 " "Info: 34: + IC(0.992 ns) + CELL(0.393 ns) = 17.977 ns; Loc. = LCCOMB_X31_Y14_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.048 ns VotingControl:inst\|LessThan3~5 35 COMB LCCOMB_X31_Y14_N4 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 18.048 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.119 ns VotingControl:inst\|LessThan3~7 36 COMB LCCOMB_X31_Y14_N6 1 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 18.119 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.190 ns VotingControl:inst\|LessThan3~9 37 COMB LCCOMB_X31_Y14_N8 1 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 18.190 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.261 ns VotingControl:inst\|LessThan3~11 38 COMB LCCOMB_X31_Y14_N10 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 18.261 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.332 ns VotingControl:inst\|LessThan3~13 39 COMB LCCOMB_X31_Y14_N12 1 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 18.332 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.491 ns VotingControl:inst\|LessThan3~15 40 COMB LCCOMB_X31_Y14_N14 1 " "Info: 40: + IC(0.000 ns) + CELL(0.159 ns) = 18.491 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.562 ns VotingControl:inst\|LessThan3~17 41 COMB LCCOMB_X31_Y14_N16 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 18.562 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.633 ns VotingControl:inst\|LessThan3~19 42 COMB LCCOMB_X31_Y14_N18 1 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 18.633 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.704 ns VotingControl:inst\|LessThan3~21 43 COMB LCCOMB_X31_Y14_N20 1 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 18.704 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.775 ns VotingControl:inst\|LessThan3~23 44 COMB LCCOMB_X31_Y14_N22 1 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 18.775 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.846 ns VotingControl:inst\|LessThan3~25 45 COMB LCCOMB_X31_Y14_N24 1 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 18.846 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.917 ns VotingControl:inst\|LessThan3~27 46 COMB LCCOMB_X31_Y14_N26 1 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 18.917 ns; Loc. = LCCOMB_X31_Y14_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.988 ns VotingControl:inst\|LessThan3~29 47 COMB LCCOMB_X31_Y14_N28 1 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 18.988 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 19.134 ns VotingControl:inst\|LessThan3~31 48 COMB LCCOMB_X31_Y14_N30 1 " "Info: 48: + IC(0.000 ns) + CELL(0.146 ns) = 19.134 ns; Loc. = LCCOMB_X31_Y14_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.205 ns VotingControl:inst\|LessThan3~33 49 COMB LCCOMB_X31_Y13_N0 1 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 19.205 ns; Loc. = LCCOMB_X31_Y13_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.276 ns VotingControl:inst\|LessThan3~35 50 COMB LCCOMB_X31_Y13_N2 1 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 19.276 ns; Loc. = LCCOMB_X31_Y13_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.347 ns VotingControl:inst\|LessThan3~37 51 COMB LCCOMB_X31_Y13_N4 1 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 19.347 ns; Loc. = LCCOMB_X31_Y13_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.418 ns VotingControl:inst\|LessThan3~39 52 COMB LCCOMB_X31_Y13_N6 1 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 19.418 ns; Loc. = LCCOMB_X31_Y13_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.489 ns VotingControl:inst\|LessThan3~41 53 COMB LCCOMB_X31_Y13_N8 1 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 19.489 ns; Loc. = LCCOMB_X31_Y13_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.560 ns VotingControl:inst\|LessThan3~43 54 COMB LCCOMB_X31_Y13_N10 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 19.560 ns; Loc. = LCCOMB_X31_Y13_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.631 ns VotingControl:inst\|LessThan3~45 55 COMB LCCOMB_X31_Y13_N12 1 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 19.631 ns; Loc. = LCCOMB_X31_Y13_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 19.790 ns VotingControl:inst\|LessThan3~47 56 COMB LCCOMB_X31_Y13_N14 1 " "Info: 56: + IC(0.000 ns) + CELL(0.159 ns) = 19.790 ns; Loc. = LCCOMB_X31_Y13_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.861 ns VotingControl:inst\|LessThan3~49 57 COMB LCCOMB_X31_Y13_N16 1 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 19.861 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.932 ns VotingControl:inst\|LessThan3~51 58 COMB LCCOMB_X31_Y13_N18 1 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 19.932 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.003 ns VotingControl:inst\|LessThan3~53 59 COMB LCCOMB_X31_Y13_N20 1 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 20.003 ns; Loc. = LCCOMB_X31_Y13_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.074 ns VotingControl:inst\|LessThan3~55 60 COMB LCCOMB_X31_Y13_N22 1 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 20.074 ns; Loc. = LCCOMB_X31_Y13_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.145 ns VotingControl:inst\|LessThan3~57 61 COMB LCCOMB_X31_Y13_N24 1 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 20.145 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.216 ns VotingControl:inst\|LessThan3~59 62 COMB LCCOMB_X31_Y13_N26 1 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 20.216 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.287 ns VotingControl:inst\|LessThan3~61 63 COMB LCCOMB_X31_Y13_N28 1 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 20.287 ns; Loc. = LCCOMB_X31_Y13_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan3~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.697 ns VotingControl:inst\|LessThan3~62 64 COMB LCCOMB_X31_Y13_N30 35 " "Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 20.697 ns; Loc. = LCCOMB_X31_Y13_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan3~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.150 ns) 21.621 ns VotingControl:inst\|h_count~127 65 COMB LCCOMB_X30_Y12_N4 2 " "Info: 65: + IC(0.774 ns) + CELL(0.150 ns) = 21.621 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.207 ns) + CELL(0.393 ns) 23.221 ns VotingControl:inst\|LessThan4~1 66 COMB LCCOMB_X35_Y14_N0 1 " "Info: 66: + IC(1.207 ns) + CELL(0.393 ns) = 23.221 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.292 ns VotingControl:inst\|LessThan4~3 67 COMB LCCOMB_X35_Y14_N2 1 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 23.292 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.363 ns VotingControl:inst\|LessThan4~5 68 COMB LCCOMB_X35_Y14_N4 1 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 23.363 ns; Loc. = LCCOMB_X35_Y14_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.434 ns VotingControl:inst\|LessThan4~7 69 COMB LCCOMB_X35_Y14_N6 1 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 23.434 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.505 ns VotingControl:inst\|LessThan4~9 70 COMB LCCOMB_X35_Y14_N8 1 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 23.505 ns; Loc. = LCCOMB_X35_Y14_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.576 ns VotingControl:inst\|LessThan4~11 71 COMB LCCOMB_X35_Y14_N10 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 23.576 ns; Loc. = LCCOMB_X35_Y14_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.647 ns VotingControl:inst\|LessThan4~13 72 COMB LCCOMB_X35_Y14_N12 1 " "Info: 72: + IC(0.000 ns) + CELL(0.071 ns) = 23.647 ns; Loc. = LCCOMB_X35_Y14_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 23.806 ns VotingControl:inst\|LessThan4~15 73 COMB LCCOMB_X35_Y14_N14 1 " "Info: 73: + IC(0.000 ns) + CELL(0.159 ns) = 23.806 ns; Loc. = LCCOMB_X35_Y14_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.877 ns VotingControl:inst\|LessThan4~17 74 COMB LCCOMB_X35_Y14_N16 1 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 23.877 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.948 ns VotingControl:inst\|LessThan4~19 75 COMB LCCOMB_X35_Y14_N18 1 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 23.948 ns; Loc. = LCCOMB_X35_Y14_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.019 ns VotingControl:inst\|LessThan4~21 76 COMB LCCOMB_X35_Y14_N20 1 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 24.019 ns; Loc. = LCCOMB_X35_Y14_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.090 ns VotingControl:inst\|LessThan4~23 77 COMB LCCOMB_X35_Y14_N22 1 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 24.090 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.161 ns VotingControl:inst\|LessThan4~25 78 COMB LCCOMB_X35_Y14_N24 1 " "Info: 78: + IC(0.000 ns) + CELL(0.071 ns) = 24.161 ns; Loc. = LCCOMB_X35_Y14_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.232 ns VotingControl:inst\|LessThan4~27 79 COMB LCCOMB_X35_Y14_N26 1 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 24.232 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.303 ns VotingControl:inst\|LessThan4~29 80 COMB LCCOMB_X35_Y14_N28 1 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 24.303 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 24.449 ns VotingControl:inst\|LessThan4~31 81 COMB LCCOMB_X35_Y14_N30 1 " "Info: 81: + IC(0.000 ns) + CELL(0.146 ns) = 24.449 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.520 ns VotingControl:inst\|LessThan4~33 82 COMB LCCOMB_X35_Y13_N0 1 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 24.520 ns; Loc. = LCCOMB_X35_Y13_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.591 ns VotingControl:inst\|LessThan4~35 83 COMB LCCOMB_X35_Y13_N2 1 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 24.591 ns; Loc. = LCCOMB_X35_Y13_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.662 ns VotingControl:inst\|LessThan4~37 84 COMB LCCOMB_X35_Y13_N4 1 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 24.662 ns; Loc. = LCCOMB_X35_Y13_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.733 ns VotingControl:inst\|LessThan4~39 85 COMB LCCOMB_X35_Y13_N6 1 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 24.733 ns; Loc. = LCCOMB_X35_Y13_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.804 ns VotingControl:inst\|LessThan4~41 86 COMB LCCOMB_X35_Y13_N8 1 " "Info: 86: + IC(0.000 ns) + CELL(0.071 ns) = 24.804 ns; Loc. = LCCOMB_X35_Y13_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.875 ns VotingControl:inst\|LessThan4~43 87 COMB LCCOMB_X35_Y13_N10 1 " "Info: 87: + IC(0.000 ns) + CELL(0.071 ns) = 24.875 ns; Loc. = LCCOMB_X35_Y13_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 24.946 ns VotingControl:inst\|LessThan4~45 88 COMB LCCOMB_X35_Y13_N12 1 " "Info: 88: + IC(0.000 ns) + CELL(0.071 ns) = 24.946 ns; Loc. = LCCOMB_X35_Y13_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 25.105 ns VotingControl:inst\|LessThan4~47 89 COMB LCCOMB_X35_Y13_N14 1 " "Info: 89: + IC(0.000 ns) + CELL(0.159 ns) = 25.105 ns; Loc. = LCCOMB_X35_Y13_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.176 ns VotingControl:inst\|LessThan4~49 90 COMB LCCOMB_X35_Y13_N16 1 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 25.176 ns; Loc. = LCCOMB_X35_Y13_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.247 ns VotingControl:inst\|LessThan4~51 91 COMB LCCOMB_X35_Y13_N18 1 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 25.247 ns; Loc. = LCCOMB_X35_Y13_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.318 ns VotingControl:inst\|LessThan4~53 92 COMB LCCOMB_X35_Y13_N20 1 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 25.318 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.389 ns VotingControl:inst\|LessThan4~55 93 COMB LCCOMB_X35_Y13_N22 1 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 25.389 ns; Loc. = LCCOMB_X35_Y13_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.460 ns VotingControl:inst\|LessThan4~57 94 COMB LCCOMB_X35_Y13_N24 1 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 25.460 ns; Loc. = LCCOMB_X35_Y13_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.531 ns VotingControl:inst\|LessThan4~59 95 COMB LCCOMB_X35_Y13_N26 1 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 25.531 ns; Loc. = LCCOMB_X35_Y13_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.602 ns VotingControl:inst\|LessThan4~61 96 COMB LCCOMB_X35_Y13_N28 1 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 25.602 ns; Loc. = LCCOMB_X35_Y13_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan4~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.012 ns VotingControl:inst\|LessThan4~62 97 COMB LCCOMB_X35_Y13_N30 35 " "Info: 97: + IC(0.000 ns) + CELL(0.410 ns) = 26.012 ns; Loc. = LCCOMB_X35_Y13_N30; Fanout = 35; COMB Node = 'VotingControl:inst\|LessThan4~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.150 ns) 27.205 ns VotingControl:inst\|h_count~159 98 COMB LCCOMB_X30_Y12_N22 2 " "Info: 98: + IC(1.043 ns) + CELL(0.150 ns) = 27.205 ns; Loc. = LCCOMB_X30_Y12_N22; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~159'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.519 ns) + CELL(0.393 ns) 29.117 ns VotingControl:inst\|LessThan5~1 99 COMB LCCOMB_X36_Y17_N0 1 " "Info: 99: + IC(1.519 ns) + CELL(0.393 ns) = 29.117 ns; Loc. = LCCOMB_X36_Y17_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.188 ns VotingControl:inst\|LessThan5~3 100 COMB LCCOMB_X36_Y17_N2 1 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 29.188 ns; Loc. = LCCOMB_X36_Y17_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.259 ns VotingControl:inst\|LessThan5~5 101 COMB LCCOMB_X36_Y17_N4 1 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 29.259 ns; Loc. = LCCOMB_X36_Y17_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.330 ns VotingControl:inst\|LessThan5~7 102 COMB LCCOMB_X36_Y17_N6 1 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 29.330 ns; Loc. = LCCOMB_X36_Y17_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.401 ns VotingControl:inst\|LessThan5~9 103 COMB LCCOMB_X36_Y17_N8 1 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 29.401 ns; Loc. = LCCOMB_X36_Y17_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.472 ns VotingControl:inst\|LessThan5~11 104 COMB LCCOMB_X36_Y17_N10 1 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 29.472 ns; Loc. = LCCOMB_X36_Y17_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.543 ns VotingControl:inst\|LessThan5~13 105 COMB LCCOMB_X36_Y17_N12 1 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 29.543 ns; Loc. = LCCOMB_X36_Y17_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 29.702 ns VotingControl:inst\|LessThan5~15 106 COMB LCCOMB_X36_Y17_N14 1 " "Info: 106: + IC(0.000 ns) + CELL(0.159 ns) = 29.702 ns; Loc. = LCCOMB_X36_Y17_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.773 ns VotingControl:inst\|LessThan5~17 107 COMB LCCOMB_X36_Y17_N16 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 29.773 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.844 ns VotingControl:inst\|LessThan5~19 108 COMB LCCOMB_X36_Y17_N18 1 " "Info: 108: + IC(0.000 ns) + CELL(0.071 ns) = 29.844 ns; Loc. = LCCOMB_X36_Y17_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.915 ns VotingControl:inst\|LessThan5~21 109 COMB LCCOMB_X36_Y17_N20 1 " "Info: 109: + IC(0.000 ns) + CELL(0.071 ns) = 29.915 ns; Loc. = LCCOMB_X36_Y17_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.986 ns VotingControl:inst\|LessThan5~23 110 COMB LCCOMB_X36_Y17_N22 1 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 29.986 ns; Loc. = LCCOMB_X36_Y17_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.057 ns VotingControl:inst\|LessThan5~25 111 COMB LCCOMB_X36_Y17_N24 1 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 30.057 ns; Loc. = LCCOMB_X36_Y17_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.128 ns VotingControl:inst\|LessThan5~27 112 COMB LCCOMB_X36_Y17_N26 1 " "Info: 112: + IC(0.000 ns) + CELL(0.071 ns) = 30.128 ns; Loc. = LCCOMB_X36_Y17_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.199 ns VotingControl:inst\|LessThan5~29 113 COMB LCCOMB_X36_Y17_N28 1 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 30.199 ns; Loc. = LCCOMB_X36_Y17_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 30.345 ns VotingControl:inst\|LessThan5~31 114 COMB LCCOMB_X36_Y17_N30 1 " "Info: 114: + IC(0.000 ns) + CELL(0.146 ns) = 30.345 ns; Loc. = LCCOMB_X36_Y17_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.416 ns VotingControl:inst\|LessThan5~33 115 COMB LCCOMB_X36_Y16_N0 1 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 30.416 ns; Loc. = LCCOMB_X36_Y16_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.487 ns VotingControl:inst\|LessThan5~35 116 COMB LCCOMB_X36_Y16_N2 1 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 30.487 ns; Loc. = LCCOMB_X36_Y16_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.558 ns VotingControl:inst\|LessThan5~37 117 COMB LCCOMB_X36_Y16_N4 1 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 30.558 ns; Loc. = LCCOMB_X36_Y16_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.629 ns VotingControl:inst\|LessThan5~39 118 COMB LCCOMB_X36_Y16_N6 1 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 30.629 ns; Loc. = LCCOMB_X36_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.700 ns VotingControl:inst\|LessThan5~41 119 COMB LCCOMB_X36_Y16_N8 1 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 30.700 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.771 ns VotingControl:inst\|LessThan5~43 120 COMB LCCOMB_X36_Y16_N10 1 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 30.771 ns; Loc. = LCCOMB_X36_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.842 ns VotingControl:inst\|LessThan5~45 121 COMB LCCOMB_X36_Y16_N12 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 30.842 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 31.001 ns VotingControl:inst\|LessThan5~47 122 COMB LCCOMB_X36_Y16_N14 1 " "Info: 122: + IC(0.000 ns) + CELL(0.159 ns) = 31.001 ns; Loc. = LCCOMB_X36_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.072 ns VotingControl:inst\|LessThan5~49 123 COMB LCCOMB_X36_Y16_N16 1 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 31.072 ns; Loc. = LCCOMB_X36_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.143 ns VotingControl:inst\|LessThan5~51 124 COMB LCCOMB_X36_Y16_N18 1 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 31.143 ns; Loc. = LCCOMB_X36_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.214 ns VotingControl:inst\|LessThan5~53 125 COMB LCCOMB_X36_Y16_N20 1 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 31.214 ns; Loc. = LCCOMB_X36_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.285 ns VotingControl:inst\|LessThan5~55 126 COMB LCCOMB_X36_Y16_N22 1 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 31.285 ns; Loc. = LCCOMB_X36_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.356 ns VotingControl:inst\|LessThan5~57 127 COMB LCCOMB_X36_Y16_N24 1 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 31.356 ns; Loc. = LCCOMB_X36_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.427 ns VotingControl:inst\|LessThan5~59 128 COMB LCCOMB_X36_Y16_N26 1 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 31.427 ns; Loc. = LCCOMB_X36_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.498 ns VotingControl:inst\|LessThan5~61 129 COMB LCCOMB_X36_Y16_N28 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 31.498 ns; Loc. = LCCOMB_X36_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan5~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.908 ns VotingControl:inst\|LessThan5~62 130 COMB LCCOMB_X36_Y16_N30 37 " "Info: 130: + IC(0.000 ns) + CELL(0.410 ns) = 31.908 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 37; COMB Node = 'VotingControl:inst\|LessThan5~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.150 ns) 33.325 ns VotingControl:inst\|h_count~191 131 COMB LCCOMB_X30_Y12_N0 2 " "Info: 131: + IC(1.267 ns) + CELL(0.150 ns) = 33.325 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~191'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.393 ns) 34.931 ns VotingControl:inst\|LessThan6~1 132 COMB LCCOMB_X35_Y16_N0 1 " "Info: 132: + IC(1.213 ns) + CELL(0.393 ns) = 34.931 ns; Loc. = LCCOMB_X35_Y16_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.002 ns VotingControl:inst\|LessThan6~3 133 COMB LCCOMB_X35_Y16_N2 1 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 35.002 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.073 ns VotingControl:inst\|LessThan6~5 134 COMB LCCOMB_X35_Y16_N4 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 35.073 ns; Loc. = LCCOMB_X35_Y16_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.144 ns VotingControl:inst\|LessThan6~7 135 COMB LCCOMB_X35_Y16_N6 1 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 35.144 ns; Loc. = LCCOMB_X35_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.215 ns VotingControl:inst\|LessThan6~9 136 COMB LCCOMB_X35_Y16_N8 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 35.215 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.286 ns VotingControl:inst\|LessThan6~11 137 COMB LCCOMB_X35_Y16_N10 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 35.286 ns; Loc. = LCCOMB_X35_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.357 ns VotingControl:inst\|LessThan6~13 138 COMB LCCOMB_X35_Y16_N12 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 35.357 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 35.516 ns VotingControl:inst\|LessThan6~15 139 COMB LCCOMB_X35_Y16_N14 1 " "Info: 139: + IC(0.000 ns) + CELL(0.159 ns) = 35.516 ns; Loc. = LCCOMB_X35_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.587 ns VotingControl:inst\|LessThan6~17 140 COMB LCCOMB_X35_Y16_N16 1 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 35.587 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.658 ns VotingControl:inst\|LessThan6~19 141 COMB LCCOMB_X35_Y16_N18 1 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 35.658 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.729 ns VotingControl:inst\|LessThan6~21 142 COMB LCCOMB_X35_Y16_N20 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 35.729 ns; Loc. = LCCOMB_X35_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.800 ns VotingControl:inst\|LessThan6~23 143 COMB LCCOMB_X35_Y16_N22 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 35.800 ns; Loc. = LCCOMB_X35_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.871 ns VotingControl:inst\|LessThan6~25 144 COMB LCCOMB_X35_Y16_N24 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 35.871 ns; Loc. = LCCOMB_X35_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.942 ns VotingControl:inst\|LessThan6~27 145 COMB LCCOMB_X35_Y16_N26 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 35.942 ns; Loc. = LCCOMB_X35_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.013 ns VotingControl:inst\|LessThan6~29 146 COMB LCCOMB_X35_Y16_N28 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 36.013 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 36.159 ns VotingControl:inst\|LessThan6~31 147 COMB LCCOMB_X35_Y16_N30 1 " "Info: 147: + IC(0.000 ns) + CELL(0.146 ns) = 36.159 ns; Loc. = LCCOMB_X35_Y16_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.230 ns VotingControl:inst\|LessThan6~33 148 COMB LCCOMB_X35_Y15_N0 1 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 36.230 ns; Loc. = LCCOMB_X35_Y15_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.301 ns VotingControl:inst\|LessThan6~35 149 COMB LCCOMB_X35_Y15_N2 1 " "Info: 149: + IC(0.000 ns) + CELL(0.071 ns) = 36.301 ns; Loc. = LCCOMB_X35_Y15_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.372 ns VotingControl:inst\|LessThan6~37 150 COMB LCCOMB_X35_Y15_N4 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 36.372 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.443 ns VotingControl:inst\|LessThan6~39 151 COMB LCCOMB_X35_Y15_N6 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 36.443 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.514 ns VotingControl:inst\|LessThan6~41 152 COMB LCCOMB_X35_Y15_N8 1 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 36.514 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.585 ns VotingControl:inst\|LessThan6~43 153 COMB LCCOMB_X35_Y15_N10 1 " "Info: 153: + IC(0.000 ns) + CELL(0.071 ns) = 36.585 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.656 ns VotingControl:inst\|LessThan6~45 154 COMB LCCOMB_X35_Y15_N12 1 " "Info: 154: + IC(0.000 ns) + CELL(0.071 ns) = 36.656 ns; Loc. = LCCOMB_X35_Y15_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 36.815 ns VotingControl:inst\|LessThan6~47 155 COMB LCCOMB_X35_Y15_N14 1 " "Info: 155: + IC(0.000 ns) + CELL(0.159 ns) = 36.815 ns; Loc. = LCCOMB_X35_Y15_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.886 ns VotingControl:inst\|LessThan6~49 156 COMB LCCOMB_X35_Y15_N16 1 " "Info: 156: + IC(0.000 ns) + CELL(0.071 ns) = 36.886 ns; Loc. = LCCOMB_X35_Y15_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 36.957 ns VotingControl:inst\|LessThan6~51 157 COMB LCCOMB_X35_Y15_N18 1 " "Info: 157: + IC(0.000 ns) + CELL(0.071 ns) = 36.957 ns; Loc. = LCCOMB_X35_Y15_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.028 ns VotingControl:inst\|LessThan6~53 158 COMB LCCOMB_X35_Y15_N20 1 " "Info: 158: + IC(0.000 ns) + CELL(0.071 ns) = 37.028 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.099 ns VotingControl:inst\|LessThan6~55 159 COMB LCCOMB_X35_Y15_N22 1 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 37.099 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.170 ns VotingControl:inst\|LessThan6~57 160 COMB LCCOMB_X35_Y15_N24 1 " "Info: 160: + IC(0.000 ns) + CELL(0.071 ns) = 37.170 ns; Loc. = LCCOMB_X35_Y15_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.241 ns VotingControl:inst\|LessThan6~59 161 COMB LCCOMB_X35_Y15_N26 1 " "Info: 161: + IC(0.000 ns) + CELL(0.071 ns) = 37.241 ns; Loc. = LCCOMB_X35_Y15_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 37.312 ns VotingControl:inst\|LessThan6~61 162 COMB LCCOMB_X35_Y15_N28 1 " "Info: 162: + IC(0.000 ns) + CELL(0.071 ns) = 37.312 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan6~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.722 ns VotingControl:inst\|LessThan6~62 163 COMB LCCOMB_X35_Y15_N30 38 " "Info: 163: + IC(0.000 ns) + CELL(0.410 ns) = 37.722 ns; Loc. = LCCOMB_X35_Y15_N30; Fanout = 38; COMB Node = 'VotingControl:inst\|LessThan6~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.150 ns) 38.949 ns VotingControl:inst\|h_count~219 164 COMB LCCOMB_X31_Y17_N18 2 " "Info: 164: + IC(1.077 ns) + CELL(0.150 ns) = 38.949 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count~219'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.393 ns) 40.334 ns VotingControl:inst\|LessThan7~9 165 COMB LCCOMB_X33_Y14_N8 1 " "Info: 165: + IC(0.992 ns) + CELL(0.393 ns) = 40.334 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.405 ns VotingControl:inst\|LessThan7~11 166 COMB LCCOMB_X33_Y14_N10 1 " "Info: 166: + IC(0.000 ns) + CELL(0.071 ns) = 40.405 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.476 ns VotingControl:inst\|LessThan7~13 167 COMB LCCOMB_X33_Y14_N12 1 " "Info: 167: + IC(0.000 ns) + CELL(0.071 ns) = 40.476 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 40.635 ns VotingControl:inst\|LessThan7~15 168 COMB LCCOMB_X33_Y14_N14 1 " "Info: 168: + IC(0.000 ns) + CELL(0.159 ns) = 40.635 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.706 ns VotingControl:inst\|LessThan7~17 169 COMB LCCOMB_X33_Y14_N16 1 " "Info: 169: + IC(0.000 ns) + CELL(0.071 ns) = 40.706 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.777 ns VotingControl:inst\|LessThan7~19 170 COMB LCCOMB_X33_Y14_N18 1 " "Info: 170: + IC(0.000 ns) + CELL(0.071 ns) = 40.777 ns; Loc. = LCCOMB_X33_Y14_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.848 ns VotingControl:inst\|LessThan7~21 171 COMB LCCOMB_X33_Y14_N20 1 " "Info: 171: + IC(0.000 ns) + CELL(0.071 ns) = 40.848 ns; Loc. = LCCOMB_X33_Y14_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.919 ns VotingControl:inst\|LessThan7~23 172 COMB LCCOMB_X33_Y14_N22 1 " "Info: 172: + IC(0.000 ns) + CELL(0.071 ns) = 40.919 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.990 ns VotingControl:inst\|LessThan7~25 173 COMB LCCOMB_X33_Y14_N24 1 " "Info: 173: + IC(0.000 ns) + CELL(0.071 ns) = 40.990 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.061 ns VotingControl:inst\|LessThan7~27 174 COMB LCCOMB_X33_Y14_N26 1 " "Info: 174: + IC(0.000 ns) + CELL(0.071 ns) = 41.061 ns; Loc. = LCCOMB_X33_Y14_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.132 ns VotingControl:inst\|LessThan7~29 175 COMB LCCOMB_X33_Y14_N28 1 " "Info: 175: + IC(0.000 ns) + CELL(0.071 ns) = 41.132 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 41.278 ns VotingControl:inst\|LessThan7~31 176 COMB LCCOMB_X33_Y14_N30 1 " "Info: 176: + IC(0.000 ns) + CELL(0.146 ns) = 41.278 ns; Loc. = LCCOMB_X33_Y14_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.349 ns VotingControl:inst\|LessThan7~33 177 COMB LCCOMB_X33_Y13_N0 1 " "Info: 177: + IC(0.000 ns) + CELL(0.071 ns) = 41.349 ns; Loc. = LCCOMB_X33_Y13_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.420 ns VotingControl:inst\|LessThan7~35 178 COMB LCCOMB_X33_Y13_N2 1 " "Info: 178: + IC(0.000 ns) + CELL(0.071 ns) = 41.420 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.491 ns VotingControl:inst\|LessThan7~37 179 COMB LCCOMB_X33_Y13_N4 1 " "Info: 179: + IC(0.000 ns) + CELL(0.071 ns) = 41.491 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.562 ns VotingControl:inst\|LessThan7~39 180 COMB LCCOMB_X33_Y13_N6 1 " "Info: 180: + IC(0.000 ns) + CELL(0.071 ns) = 41.562 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.633 ns VotingControl:inst\|LessThan7~41 181 COMB LCCOMB_X33_Y13_N8 1 " "Info: 181: + IC(0.000 ns) + CELL(0.071 ns) = 41.633 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.704 ns VotingControl:inst\|LessThan7~43 182 COMB LCCOMB_X33_Y13_N10 1 " "Info: 182: + IC(0.000 ns) + CELL(0.071 ns) = 41.704 ns; Loc. = LCCOMB_X33_Y13_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 41.775 ns VotingControl:inst\|LessThan7~45 183 COMB LCCOMB_X33_Y13_N12 1 " "Info: 183: + IC(0.000 ns) + CELL(0.071 ns) = 41.775 ns; Loc. = LCCOMB_X33_Y13_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 41.934 ns VotingControl:inst\|LessThan7~47 184 COMB LCCOMB_X33_Y13_N14 1 " "Info: 184: + IC(0.000 ns) + CELL(0.159 ns) = 41.934 ns; Loc. = LCCOMB_X33_Y13_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.005 ns VotingControl:inst\|LessThan7~49 185 COMB LCCOMB_X33_Y13_N16 1 " "Info: 185: + IC(0.000 ns) + CELL(0.071 ns) = 42.005 ns; Loc. = LCCOMB_X33_Y13_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.076 ns VotingControl:inst\|LessThan7~51 186 COMB LCCOMB_X33_Y13_N18 1 " "Info: 186: + IC(0.000 ns) + CELL(0.071 ns) = 42.076 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.147 ns VotingControl:inst\|LessThan7~53 187 COMB LCCOMB_X33_Y13_N20 1 " "Info: 187: + IC(0.000 ns) + CELL(0.071 ns) = 42.147 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.218 ns VotingControl:inst\|LessThan7~55 188 COMB LCCOMB_X33_Y13_N22 1 " "Info: 188: + IC(0.000 ns) + CELL(0.071 ns) = 42.218 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.289 ns VotingControl:inst\|LessThan7~57 189 COMB LCCOMB_X33_Y13_N24 1 " "Info: 189: + IC(0.000 ns) + CELL(0.071 ns) = 42.289 ns; Loc. = LCCOMB_X33_Y13_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.360 ns VotingControl:inst\|LessThan7~59 190 COMB LCCOMB_X33_Y13_N26 1 " "Info: 190: + IC(0.000 ns) + CELL(0.071 ns) = 42.360 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 42.431 ns VotingControl:inst\|LessThan7~61 191 COMB LCCOMB_X33_Y13_N28 1 " "Info: 191: + IC(0.000 ns) + CELL(0.071 ns) = 42.431 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan7~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 42.841 ns VotingControl:inst\|LessThan7~62 192 COMB LCCOMB_X33_Y13_N30 10 " "Info: 192: + IC(0.000 ns) + CELL(0.410 ns) = 42.841 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan7~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 43.883 ns VotingControl:inst\|currHighState~0 193 COMB LCCOMB_X34_Y12_N16 31 " "Info: 193: + IC(0.767 ns) + CELL(0.275 ns) = 43.883 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.275 ns) 44.437 ns VotingControl:inst\|h_count\[3\]~4 194 COMB LCCOMB_X34_Y12_N12 2 " "Info: 194: + IC(0.279 ns) + CELL(0.275 ns) = 44.437 ns; Loc. = LCCOMB_X34_Y12_N12; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[3\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.554 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[3]~4 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.393 ns) 45.605 ns VotingControl:inst\|LessThan8~7 195 COMB LCCOMB_X33_Y16_N6 1 " "Info: 195: + IC(0.775 ns) + CELL(0.393 ns) = 45.605 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { VotingControl:inst|h_count[3]~4 VotingControl:inst|LessThan8~7 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.676 ns VotingControl:inst\|LessThan8~9 196 COMB LCCOMB_X33_Y16_N8 1 " "Info: 196: + IC(0.000 ns) + CELL(0.071 ns) = 45.676 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~7 VotingControl:inst|LessThan8~9 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.747 ns VotingControl:inst\|LessThan8~11 197 COMB LCCOMB_X33_Y16_N10 1 " "Info: 197: + IC(0.000 ns) + CELL(0.071 ns) = 45.747 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~9 VotingControl:inst|LessThan8~11 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 45.818 ns VotingControl:inst\|LessThan8~13 198 COMB LCCOMB_X33_Y16_N12 1 " "Info: 198: + IC(0.000 ns) + CELL(0.071 ns) = 45.818 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~11 VotingControl:inst|LessThan8~13 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 45.977 ns VotingControl:inst\|LessThan8~15 199 COMB LCCOMB_X33_Y16_N14 1 " "Info: 199: + IC(0.000 ns) + CELL(0.159 ns) = 45.977 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan8~13 VotingControl:inst|LessThan8~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.048 ns VotingControl:inst\|LessThan8~17 200 COMB LCCOMB_X33_Y16_N16 1 " "Info: 200: + IC(0.000 ns) + CELL(0.071 ns) = 46.048 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~15 VotingControl:inst|LessThan8~17 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.119 ns VotingControl:inst\|LessThan8~19 201 COMB LCCOMB_X33_Y16_N18 1 " "Info: 201: + IC(0.000 ns) + CELL(0.071 ns) = 46.119 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~17 VotingControl:inst|LessThan8~19 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.190 ns VotingControl:inst\|LessThan8~21 202 COMB LCCOMB_X33_Y16_N20 1 " "Info: 202: + IC(0.000 ns) + CELL(0.071 ns) = 46.190 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~19 VotingControl:inst|LessThan8~21 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.261 ns VotingControl:inst\|LessThan8~23 203 COMB LCCOMB_X33_Y16_N22 1 " "Info: 203: + IC(0.000 ns) + CELL(0.071 ns) = 46.261 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.332 ns VotingControl:inst\|LessThan8~25 204 COMB LCCOMB_X33_Y16_N24 1 " "Info: 204: + IC(0.000 ns) + CELL(0.071 ns) = 46.332 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.403 ns VotingControl:inst\|LessThan8~27 205 COMB LCCOMB_X33_Y16_N26 1 " "Info: 205: + IC(0.000 ns) + CELL(0.071 ns) = 46.403 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.474 ns VotingControl:inst\|LessThan8~29 206 COMB LCCOMB_X33_Y16_N28 1 " "Info: 206: + IC(0.000 ns) + CELL(0.071 ns) = 46.474 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 46.620 ns VotingControl:inst\|LessThan8~31 207 COMB LCCOMB_X33_Y16_N30 1 " "Info: 207: + IC(0.000 ns) + CELL(0.146 ns) = 46.620 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.691 ns VotingControl:inst\|LessThan8~33 208 COMB LCCOMB_X33_Y15_N0 1 " "Info: 208: + IC(0.000 ns) + CELL(0.071 ns) = 46.691 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.762 ns VotingControl:inst\|LessThan8~35 209 COMB LCCOMB_X33_Y15_N2 1 " "Info: 209: + IC(0.000 ns) + CELL(0.071 ns) = 46.762 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.833 ns VotingControl:inst\|LessThan8~37 210 COMB LCCOMB_X33_Y15_N4 1 " "Info: 210: + IC(0.000 ns) + CELL(0.071 ns) = 46.833 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.904 ns VotingControl:inst\|LessThan8~39 211 COMB LCCOMB_X33_Y15_N6 1 " "Info: 211: + IC(0.000 ns) + CELL(0.071 ns) = 46.904 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 46.975 ns VotingControl:inst\|LessThan8~41 212 COMB LCCOMB_X33_Y15_N8 1 " "Info: 212: + IC(0.000 ns) + CELL(0.071 ns) = 46.975 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.046 ns VotingControl:inst\|LessThan8~43 213 COMB LCCOMB_X33_Y15_N10 1 " "Info: 213: + IC(0.000 ns) + CELL(0.071 ns) = 47.046 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.117 ns VotingControl:inst\|LessThan8~45 214 COMB LCCOMB_X33_Y15_N12 1 " "Info: 214: + IC(0.000 ns) + CELL(0.071 ns) = 47.117 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 47.276 ns VotingControl:inst\|LessThan8~47 215 COMB LCCOMB_X33_Y15_N14 1 " "Info: 215: + IC(0.000 ns) + CELL(0.159 ns) = 47.276 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.347 ns VotingControl:inst\|LessThan8~49 216 COMB LCCOMB_X33_Y15_N16 1 " "Info: 216: + IC(0.000 ns) + CELL(0.071 ns) = 47.347 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.418 ns VotingControl:inst\|LessThan8~51 217 COMB LCCOMB_X33_Y15_N18 1 " "Info: 217: + IC(0.000 ns) + CELL(0.071 ns) = 47.418 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.489 ns VotingControl:inst\|LessThan8~53 218 COMB LCCOMB_X33_Y15_N20 1 " "Info: 218: + IC(0.000 ns) + CELL(0.071 ns) = 47.489 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.560 ns VotingControl:inst\|LessThan8~55 219 COMB LCCOMB_X33_Y15_N22 1 " "Info: 219: + IC(0.000 ns) + CELL(0.071 ns) = 47.560 ns; Loc. = LCCOMB_X33_Y15_N22; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.631 ns VotingControl:inst\|LessThan8~57 220 COMB LCCOMB_X33_Y15_N24 1 " "Info: 220: + IC(0.000 ns) + CELL(0.071 ns) = 47.631 ns; Loc. = LCCOMB_X33_Y15_N24; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.702 ns VotingControl:inst\|LessThan8~59 221 COMB LCCOMB_X33_Y15_N26 1 " "Info: 221: + IC(0.000 ns) + CELL(0.071 ns) = 47.702 ns; Loc. = LCCOMB_X33_Y15_N26; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 47.773 ns VotingControl:inst\|LessThan8~61 222 COMB LCCOMB_X33_Y15_N28 1 " "Info: 222: + IC(0.000 ns) + CELL(0.071 ns) = 47.773 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'VotingControl:inst\|LessThan8~61'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 48.183 ns VotingControl:inst\|LessThan8~62 223 COMB LCCOMB_X33_Y15_N30 10 " "Info: 223: + IC(0.000 ns) + CELL(0.410 ns) = 48.183 ns; Loc. = LCCOMB_X33_Y15_N30; Fanout = 10; COMB Node = 'VotingControl:inst\|LessThan8~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.271 ns) 49.217 ns VotingControl:inst\|currHighState~15 224 COMB LCCOMB_X34_Y12_N22 31 " "Info: 224: + IC(0.763 ns) + CELL(0.271 ns) = 49.217 ns; Loc. = LCCOMB_X34_Y12_N22; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.659 ns) 50.962 ns VotingControl:inst\|h_count\[13\] 225 REG LCFF_X34_Y18_N9 2 " "Info: 225: + IC(1.086 ns) + CELL(0.659 ns) = 50.962 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.745 ns ( 50.52 % ) " "Info: Total cell delay = 25.745 ns ( 50.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.217 ns ( 49.48 % ) " "Info: Total interconnect delay = 25.217 ns ( 49.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "50.962 ns" { input[4] VotingControl:inst|Equal7~0 VotingControl:inst|Equal2~1 VotingControl:inst|h_count~59 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[3]~4 VotingControl:inst|LessThan8~7 VotingControl:inst|LessThan8~9 VotingControl:inst|LessThan8~11 VotingControl:inst|LessThan8~13 VotingControl:inst|LessThan8~15 VotingControl:inst|LessThan8~17 VotingControl:inst|LessThan8~19 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "50.962 ns" { input[4] {} input[4]~combout {} VotingControl:inst|Equal7~0 {} VotingControl:inst|Equal2~1 {} VotingControl:inst|h_count~59 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~94 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~219 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[3]~4 {} VotingControl:inst|LessThan8~7 {} VotingControl:inst|LessThan8~9 {} VotingControl:inst|LessThan8~11 {} VotingControl:inst|LessThan8~13 {} VotingControl:inst|LessThan8~15 {} VotingControl:inst|LessThan8~17 {} VotingControl:inst|LessThan8~19 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~15 {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 5.751ns 1.244ns 2.689ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.774ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.043ns 1.519ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.267ns 1.213ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.077ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 0.279ns 0.775ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.763ns 1.086ns } { 0.000ns 0.852ns 0.376ns 0.413ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns VotingControl:inst\|h_count\[13\] 3 REG LCFF_X34_Y18_N9 2 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y18_N9; Fanout = 2; REG Node = 'VotingControl:inst\|h_count\[13\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "50.962 ns" { input[4] VotingControl:inst|Equal7~0 VotingControl:inst|Equal2~1 VotingControl:inst|h_count~59 VotingControl:inst|LessThan2~9 VotingControl:inst|LessThan2~11 VotingControl:inst|LessThan2~13 VotingControl:inst|LessThan2~15 VotingControl:inst|LessThan2~17 VotingControl:inst|LessThan2~19 VotingControl:inst|LessThan2~21 VotingControl:inst|LessThan2~23 VotingControl:inst|LessThan2~25 VotingControl:inst|LessThan2~27 VotingControl:inst|LessThan2~29 VotingControl:inst|LessThan2~31 VotingControl:inst|LessThan2~33 VotingControl:inst|LessThan2~35 VotingControl:inst|LessThan2~37 VotingControl:inst|LessThan2~39 VotingControl:inst|LessThan2~41 VotingControl:inst|LessThan2~43 VotingControl:inst|LessThan2~45 VotingControl:inst|LessThan2~47 VotingControl:inst|LessThan2~49 VotingControl:inst|LessThan2~51 VotingControl:inst|LessThan2~53 VotingControl:inst|LessThan2~55 VotingControl:inst|LessThan2~57 VotingControl:inst|LessThan2~59 VotingControl:inst|LessThan2~61 VotingControl:inst|LessThan2~62 VotingControl:inst|h_count~94 VotingControl:inst|LessThan3~3 VotingControl:inst|LessThan3~5 VotingControl:inst|LessThan3~7 VotingControl:inst|LessThan3~9 VotingControl:inst|LessThan3~11 VotingControl:inst|LessThan3~13 VotingControl:inst|LessThan3~15 VotingControl:inst|LessThan3~17 VotingControl:inst|LessThan3~19 VotingControl:inst|LessThan3~21 VotingControl:inst|LessThan3~23 VotingControl:inst|LessThan3~25 VotingControl:inst|LessThan3~27 VotingControl:inst|LessThan3~29 VotingControl:inst|LessThan3~31 VotingControl:inst|LessThan3~33 VotingControl:inst|LessThan3~35 VotingControl:inst|LessThan3~37 VotingControl:inst|LessThan3~39 VotingControl:inst|LessThan3~41 VotingControl:inst|LessThan3~43 VotingControl:inst|LessThan3~45 VotingControl:inst|LessThan3~47 VotingControl:inst|LessThan3~49 VotingControl:inst|LessThan3~51 VotingControl:inst|LessThan3~53 VotingControl:inst|LessThan3~55 VotingControl:inst|LessThan3~57 VotingControl:inst|LessThan3~59 VotingControl:inst|LessThan3~61 VotingControl:inst|LessThan3~62 VotingControl:inst|h_count~127 VotingControl:inst|LessThan4~1 VotingControl:inst|LessThan4~3 VotingControl:inst|LessThan4~5 VotingControl:inst|LessThan4~7 VotingControl:inst|LessThan4~9 VotingControl:inst|LessThan4~11 VotingControl:inst|LessThan4~13 VotingControl:inst|LessThan4~15 VotingControl:inst|LessThan4~17 VotingControl:inst|LessThan4~19 VotingControl:inst|LessThan4~21 VotingControl:inst|LessThan4~23 VotingControl:inst|LessThan4~25 VotingControl:inst|LessThan4~27 VotingControl:inst|LessThan4~29 VotingControl:inst|LessThan4~31 VotingControl:inst|LessThan4~33 VotingControl:inst|LessThan4~35 VotingControl:inst|LessThan4~37 VotingControl:inst|LessThan4~39 VotingControl:inst|LessThan4~41 VotingControl:inst|LessThan4~43 VotingControl:inst|LessThan4~45 VotingControl:inst|LessThan4~47 VotingControl:inst|LessThan4~49 VotingControl:inst|LessThan4~51 VotingControl:inst|LessThan4~53 VotingControl:inst|LessThan4~55 VotingControl:inst|LessThan4~57 VotingControl:inst|LessThan4~59 VotingControl:inst|LessThan4~61 VotingControl:inst|LessThan4~62 VotingControl:inst|h_count~159 VotingControl:inst|LessThan5~1 VotingControl:inst|LessThan5~3 VotingControl:inst|LessThan5~5 VotingControl:inst|LessThan5~7 VotingControl:inst|LessThan5~9 VotingControl:inst|LessThan5~11 VotingControl:inst|LessThan5~13 VotingControl:inst|LessThan5~15 VotingControl:inst|LessThan5~17 VotingControl:inst|LessThan5~19 VotingControl:inst|LessThan5~21 VotingControl:inst|LessThan5~23 VotingControl:inst|LessThan5~25 VotingControl:inst|LessThan5~27 VotingControl:inst|LessThan5~29 VotingControl:inst|LessThan5~31 VotingControl:inst|LessThan5~33 VotingControl:inst|LessThan5~35 VotingControl:inst|LessThan5~37 VotingControl:inst|LessThan5~39 VotingControl:inst|LessThan5~41 VotingControl:inst|LessThan5~43 VotingControl:inst|LessThan5~45 VotingControl:inst|LessThan5~47 VotingControl:inst|LessThan5~49 VotingControl:inst|LessThan5~51 VotingControl:inst|LessThan5~53 VotingControl:inst|LessThan5~55 VotingControl:inst|LessThan5~57 VotingControl:inst|LessThan5~59 VotingControl:inst|LessThan5~61 VotingControl:inst|LessThan5~62 VotingControl:inst|h_count~191 VotingControl:inst|LessThan6~1 VotingControl:inst|LessThan6~3 VotingControl:inst|LessThan6~5 VotingControl:inst|LessThan6~7 VotingControl:inst|LessThan6~9 VotingControl:inst|LessThan6~11 VotingControl:inst|LessThan6~13 VotingControl:inst|LessThan6~15 VotingControl:inst|LessThan6~17 VotingControl:inst|LessThan6~19 VotingControl:inst|LessThan6~21 VotingControl:inst|LessThan6~23 VotingControl:inst|LessThan6~25 VotingControl:inst|LessThan6~27 VotingControl:inst|LessThan6~29 VotingControl:inst|LessThan6~31 VotingControl:inst|LessThan6~33 VotingControl:inst|LessThan6~35 VotingControl:inst|LessThan6~37 VotingControl:inst|LessThan6~39 VotingControl:inst|LessThan6~41 VotingControl:inst|LessThan6~43 VotingControl:inst|LessThan6~45 VotingControl:inst|LessThan6~47 VotingControl:inst|LessThan6~49 VotingControl:inst|LessThan6~51 VotingControl:inst|LessThan6~53 VotingControl:inst|LessThan6~55 VotingControl:inst|LessThan6~57 VotingControl:inst|LessThan6~59 VotingControl:inst|LessThan6~61 VotingControl:inst|LessThan6~62 VotingControl:inst|h_count~219 VotingControl:inst|LessThan7~9 VotingControl:inst|LessThan7~11 VotingControl:inst|LessThan7~13 VotingControl:inst|LessThan7~15 VotingControl:inst|LessThan7~17 VotingControl:inst|LessThan7~19 VotingControl:inst|LessThan7~21 VotingControl:inst|LessThan7~23 VotingControl:inst|LessThan7~25 VotingControl:inst|LessThan7~27 VotingControl:inst|LessThan7~29 VotingControl:inst|LessThan7~31 VotingControl:inst|LessThan7~33 VotingControl:inst|LessThan7~35 VotingControl:inst|LessThan7~37 VotingControl:inst|LessThan7~39 VotingControl:inst|LessThan7~41 VotingControl:inst|LessThan7~43 VotingControl:inst|LessThan7~45 VotingControl:inst|LessThan7~47 VotingControl:inst|LessThan7~49 VotingControl:inst|LessThan7~51 VotingControl:inst|LessThan7~53 VotingControl:inst|LessThan7~55 VotingControl:inst|LessThan7~57 VotingControl:inst|LessThan7~59 VotingControl:inst|LessThan7~61 VotingControl:inst|LessThan7~62 VotingControl:inst|currHighState~0 VotingControl:inst|h_count[3]~4 VotingControl:inst|LessThan8~7 VotingControl:inst|LessThan8~9 VotingControl:inst|LessThan8~11 VotingControl:inst|LessThan8~13 VotingControl:inst|LessThan8~15 VotingControl:inst|LessThan8~17 VotingControl:inst|LessThan8~19 VotingControl:inst|LessThan8~21 VotingControl:inst|LessThan8~23 VotingControl:inst|LessThan8~25 VotingControl:inst|LessThan8~27 VotingControl:inst|LessThan8~29 VotingControl:inst|LessThan8~31 VotingControl:inst|LessThan8~33 VotingControl:inst|LessThan8~35 VotingControl:inst|LessThan8~37 VotingControl:inst|LessThan8~39 VotingControl:inst|LessThan8~41 VotingControl:inst|LessThan8~43 VotingControl:inst|LessThan8~45 VotingControl:inst|LessThan8~47 VotingControl:inst|LessThan8~49 VotingControl:inst|LessThan8~51 VotingControl:inst|LessThan8~53 VotingControl:inst|LessThan8~55 VotingControl:inst|LessThan8~57 VotingControl:inst|LessThan8~59 VotingControl:inst|LessThan8~61 VotingControl:inst|LessThan8~62 VotingControl:inst|currHighState~15 VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "50.962 ns" { input[4] {} input[4]~combout {} VotingControl:inst|Equal7~0 {} VotingControl:inst|Equal2~1 {} VotingControl:inst|h_count~59 {} VotingControl:inst|LessThan2~9 {} VotingControl:inst|LessThan2~11 {} VotingControl:inst|LessThan2~13 {} VotingControl:inst|LessThan2~15 {} VotingControl:inst|LessThan2~17 {} VotingControl:inst|LessThan2~19 {} VotingControl:inst|LessThan2~21 {} VotingControl:inst|LessThan2~23 {} VotingControl:inst|LessThan2~25 {} VotingControl:inst|LessThan2~27 {} VotingControl:inst|LessThan2~29 {} VotingControl:inst|LessThan2~31 {} VotingControl:inst|LessThan2~33 {} VotingControl:inst|LessThan2~35 {} VotingControl:inst|LessThan2~37 {} VotingControl:inst|LessThan2~39 {} VotingControl:inst|LessThan2~41 {} VotingControl:inst|LessThan2~43 {} VotingControl:inst|LessThan2~45 {} VotingControl:inst|LessThan2~47 {} VotingControl:inst|LessThan2~49 {} VotingControl:inst|LessThan2~51 {} VotingControl:inst|LessThan2~53 {} VotingControl:inst|LessThan2~55 {} VotingControl:inst|LessThan2~57 {} VotingControl:inst|LessThan2~59 {} VotingControl:inst|LessThan2~61 {} VotingControl:inst|LessThan2~62 {} VotingControl:inst|h_count~94 {} VotingControl:inst|LessThan3~3 {} VotingControl:inst|LessThan3~5 {} VotingControl:inst|LessThan3~7 {} VotingControl:inst|LessThan3~9 {} VotingControl:inst|LessThan3~11 {} VotingControl:inst|LessThan3~13 {} VotingControl:inst|LessThan3~15 {} VotingControl:inst|LessThan3~17 {} VotingControl:inst|LessThan3~19 {} VotingControl:inst|LessThan3~21 {} VotingControl:inst|LessThan3~23 {} VotingControl:inst|LessThan3~25 {} VotingControl:inst|LessThan3~27 {} VotingControl:inst|LessThan3~29 {} VotingControl:inst|LessThan3~31 {} VotingControl:inst|LessThan3~33 {} VotingControl:inst|LessThan3~35 {} VotingControl:inst|LessThan3~37 {} VotingControl:inst|LessThan3~39 {} VotingControl:inst|LessThan3~41 {} VotingControl:inst|LessThan3~43 {} VotingControl:inst|LessThan3~45 {} VotingControl:inst|LessThan3~47 {} VotingControl:inst|LessThan3~49 {} VotingControl:inst|LessThan3~51 {} VotingControl:inst|LessThan3~53 {} VotingControl:inst|LessThan3~55 {} VotingControl:inst|LessThan3~57 {} VotingControl:inst|LessThan3~59 {} VotingControl:inst|LessThan3~61 {} VotingControl:inst|LessThan3~62 {} VotingControl:inst|h_count~127 {} VotingControl:inst|LessThan4~1 {} VotingControl:inst|LessThan4~3 {} VotingControl:inst|LessThan4~5 {} VotingControl:inst|LessThan4~7 {} VotingControl:inst|LessThan4~9 {} VotingControl:inst|LessThan4~11 {} VotingControl:inst|LessThan4~13 {} VotingControl:inst|LessThan4~15 {} VotingControl:inst|LessThan4~17 {} VotingControl:inst|LessThan4~19 {} VotingControl:inst|LessThan4~21 {} VotingControl:inst|LessThan4~23 {} VotingControl:inst|LessThan4~25 {} VotingControl:inst|LessThan4~27 {} VotingControl:inst|LessThan4~29 {} VotingControl:inst|LessThan4~31 {} VotingControl:inst|LessThan4~33 {} VotingControl:inst|LessThan4~35 {} VotingControl:inst|LessThan4~37 {} VotingControl:inst|LessThan4~39 {} VotingControl:inst|LessThan4~41 {} VotingControl:inst|LessThan4~43 {} VotingControl:inst|LessThan4~45 {} VotingControl:inst|LessThan4~47 {} VotingControl:inst|LessThan4~49 {} VotingControl:inst|LessThan4~51 {} VotingControl:inst|LessThan4~53 {} VotingControl:inst|LessThan4~55 {} VotingControl:inst|LessThan4~57 {} VotingControl:inst|LessThan4~59 {} VotingControl:inst|LessThan4~61 {} VotingControl:inst|LessThan4~62 {} VotingControl:inst|h_count~159 {} VotingControl:inst|LessThan5~1 {} VotingControl:inst|LessThan5~3 {} VotingControl:inst|LessThan5~5 {} VotingControl:inst|LessThan5~7 {} VotingControl:inst|LessThan5~9 {} VotingControl:inst|LessThan5~11 {} VotingControl:inst|LessThan5~13 {} VotingControl:inst|LessThan5~15 {} VotingControl:inst|LessThan5~17 {} VotingControl:inst|LessThan5~19 {} VotingControl:inst|LessThan5~21 {} VotingControl:inst|LessThan5~23 {} VotingControl:inst|LessThan5~25 {} VotingControl:inst|LessThan5~27 {} VotingControl:inst|LessThan5~29 {} VotingControl:inst|LessThan5~31 {} VotingControl:inst|LessThan5~33 {} VotingControl:inst|LessThan5~35 {} VotingControl:inst|LessThan5~37 {} VotingControl:inst|LessThan5~39 {} VotingControl:inst|LessThan5~41 {} VotingControl:inst|LessThan5~43 {} VotingControl:inst|LessThan5~45 {} VotingControl:inst|LessThan5~47 {} VotingControl:inst|LessThan5~49 {} VotingControl:inst|LessThan5~51 {} VotingControl:inst|LessThan5~53 {} VotingControl:inst|LessThan5~55 {} VotingControl:inst|LessThan5~57 {} VotingControl:inst|LessThan5~59 {} VotingControl:inst|LessThan5~61 {} VotingControl:inst|LessThan5~62 {} VotingControl:inst|h_count~191 {} VotingControl:inst|LessThan6~1 {} VotingControl:inst|LessThan6~3 {} VotingControl:inst|LessThan6~5 {} VotingControl:inst|LessThan6~7 {} VotingControl:inst|LessThan6~9 {} VotingControl:inst|LessThan6~11 {} VotingControl:inst|LessThan6~13 {} VotingControl:inst|LessThan6~15 {} VotingControl:inst|LessThan6~17 {} VotingControl:inst|LessThan6~19 {} VotingControl:inst|LessThan6~21 {} VotingControl:inst|LessThan6~23 {} VotingControl:inst|LessThan6~25 {} VotingControl:inst|LessThan6~27 {} VotingControl:inst|LessThan6~29 {} VotingControl:inst|LessThan6~31 {} VotingControl:inst|LessThan6~33 {} VotingControl:inst|LessThan6~35 {} VotingControl:inst|LessThan6~37 {} VotingControl:inst|LessThan6~39 {} VotingControl:inst|LessThan6~41 {} VotingControl:inst|LessThan6~43 {} VotingControl:inst|LessThan6~45 {} VotingControl:inst|LessThan6~47 {} VotingControl:inst|LessThan6~49 {} VotingControl:inst|LessThan6~51 {} VotingControl:inst|LessThan6~53 {} VotingControl:inst|LessThan6~55 {} VotingControl:inst|LessThan6~57 {} VotingControl:inst|LessThan6~59 {} VotingControl:inst|LessThan6~61 {} VotingControl:inst|LessThan6~62 {} VotingControl:inst|h_count~219 {} VotingControl:inst|LessThan7~9 {} VotingControl:inst|LessThan7~11 {} VotingControl:inst|LessThan7~13 {} VotingControl:inst|LessThan7~15 {} VotingControl:inst|LessThan7~17 {} VotingControl:inst|LessThan7~19 {} VotingControl:inst|LessThan7~21 {} VotingControl:inst|LessThan7~23 {} VotingControl:inst|LessThan7~25 {} VotingControl:inst|LessThan7~27 {} VotingControl:inst|LessThan7~29 {} VotingControl:inst|LessThan7~31 {} VotingControl:inst|LessThan7~33 {} VotingControl:inst|LessThan7~35 {} VotingControl:inst|LessThan7~37 {} VotingControl:inst|LessThan7~39 {} VotingControl:inst|LessThan7~41 {} VotingControl:inst|LessThan7~43 {} VotingControl:inst|LessThan7~45 {} VotingControl:inst|LessThan7~47 {} VotingControl:inst|LessThan7~49 {} VotingControl:inst|LessThan7~51 {} VotingControl:inst|LessThan7~53 {} VotingControl:inst|LessThan7~55 {} VotingControl:inst|LessThan7~57 {} VotingControl:inst|LessThan7~59 {} VotingControl:inst|LessThan7~61 {} VotingControl:inst|LessThan7~62 {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[3]~4 {} VotingControl:inst|LessThan8~7 {} VotingControl:inst|LessThan8~9 {} VotingControl:inst|LessThan8~11 {} VotingControl:inst|LessThan8~13 {} VotingControl:inst|LessThan8~15 {} VotingControl:inst|LessThan8~17 {} VotingControl:inst|LessThan8~19 {} VotingControl:inst|LessThan8~21 {} VotingControl:inst|LessThan8~23 {} VotingControl:inst|LessThan8~25 {} VotingControl:inst|LessThan8~27 {} VotingControl:inst|LessThan8~29 {} VotingControl:inst|LessThan8~31 {} VotingControl:inst|LessThan8~33 {} VotingControl:inst|LessThan8~35 {} VotingControl:inst|LessThan8~37 {} VotingControl:inst|LessThan8~39 {} VotingControl:inst|LessThan8~41 {} VotingControl:inst|LessThan8~43 {} VotingControl:inst|LessThan8~45 {} VotingControl:inst|LessThan8~47 {} VotingControl:inst|LessThan8~49 {} VotingControl:inst|LessThan8~51 {} VotingControl:inst|LessThan8~53 {} VotingControl:inst|LessThan8~55 {} VotingControl:inst|LessThan8~57 {} VotingControl:inst|LessThan8~59 {} VotingControl:inst|LessThan8~61 {} VotingControl:inst|LessThan8~62 {} VotingControl:inst|currHighState~15 {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 5.751ns 1.244ns 2.689ns 0.737ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.042ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.774ns 1.207ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.043ns 1.519ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.267ns 1.213ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.077ns 0.992ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.767ns 0.279ns 0.775ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.763ns 1.086ns } { 0.000ns 0.852ns 0.376ns 0.413ns 0.438ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.659ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|h_count[13] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[13] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[2\] VotingControl:inst\|out\[2\] 8.969 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[2\]\" through register \"VotingControl:inst\|out\[2\]\" is 8.969 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns VotingControl:inst\|out\[2\] 3 REG LCFF_X35_Y17_N19 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X35_Y17_N19; Fanout = 1; REG Node = 'VotingControl:inst\|out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl VotingControl:inst|out[2] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|out[2] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.051 ns + Longest register pin " "Info: + Longest register to pin delay is 6.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VotingControl:inst\|out\[2\] 1 REG LCFF_X35_Y17_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N19; Fanout = 1; REG Node = 'VotingControl:inst\|out\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VotingControl:inst|out[2] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.409 ns) + CELL(2.642 ns) 6.051 ns output\[2\] 2 PIN PIN_T9 0 " "Info: 2: + IC(3.409 ns) + CELL(2.642 ns) = 6.051 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.051 ns" { VotingControl:inst|out[2] output[2] } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 480 656 176 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 43.66 % ) " "Info: Total cell delay = 2.642 ns ( 43.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.409 ns ( 56.34 % ) " "Info: Total interconnect delay = 3.409 ns ( 56.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.051 ns" { VotingControl:inst|out[2] output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.051 ns" { VotingControl:inst|out[2] {} output[2] {} } { 0.000ns 3.409ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl VotingControl:inst|out[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|out[2] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.051 ns" { VotingControl:inst|out[2] output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.051 ns" { VotingControl:inst|out[2] {} output[2] {} } { 0.000ns 3.409ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VotingControl:inst\|h_count\[6\] input\[6\] clk -0.674 ns register " "Info: th for register \"VotingControl:inst\|h_count\[6\]\" (data pin = \"input\[6\]\", clock pin = \"clk\") is -0.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.646 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 337 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 337; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 176 32 200 192 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns VotingControl:inst\|h_count\[6\] 3 REG LCFF_X34_Y12_N27 3 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X34_Y12_N27; Fanout = 3; REG Node = 'VotingControl:inst\|h_count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { clk~clkctrl VotingControl:inst|h_count[6] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.586 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns input\[6\] 1 PIN PIN_D13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; PIN Node = 'input\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } } { "VotingMachine.bdf" "" { Schematic "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingMachine.bdf" { { 160 32 200 176 "input\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.150 ns) 2.866 ns VotingControl:inst\|currHighState~0 2 COMB LCCOMB_X34_Y12_N16 31 " "Info: 2: + IC(1.737 ns) + CELL(0.150 ns) = 2.866 ns; Loc. = LCCOMB_X34_Y12_N16; Fanout = 31; COMB Node = 'VotingControl:inst\|currHighState~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { input[6] VotingControl:inst|currHighState~0 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.150 ns) 3.502 ns VotingControl:inst\|h_count\[6\]~1 3 COMB LCCOMB_X34_Y12_N26 2 " "Info: 3: + IC(0.486 ns) + CELL(0.150 ns) = 3.502 ns; Loc. = LCCOMB_X34_Y12_N26; Fanout = 2; COMB Node = 'VotingControl:inst\|h_count\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { VotingControl:inst|currHighState~0 VotingControl:inst|h_count[6]~1 } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.586 ns VotingControl:inst\|h_count\[6\] 4 REG LCFF_X34_Y12_N27 3 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.586 ns; Loc. = LCFF_X34_Y12_N27; Fanout = 3; REG Node = 'VotingControl:inst\|h_count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VotingControl:inst|h_count[6]~1 VotingControl:inst|h_count[6] } "NODE_NAME" } } { "VotingControl.v" "" { Text "C:/Documents and Settings/carlos.lazo/Desktop/ELDP/UNIV/Classes/ECE 574 - Verilog Modeling and Synthesis/Exams/Midterm/Pt 3/VotingControl.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.363 ns ( 38.01 % ) " "Info: Total cell delay = 1.363 ns ( 38.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.223 ns ( 61.99 % ) " "Info: Total interconnect delay = 2.223 ns ( 61.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { input[6] VotingControl:inst|currHighState~0 VotingControl:inst|h_count[6]~1 VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { input[6] {} input[6]~combout {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[6]~1 {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 1.737ns 0.486ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { clk clk~clkctrl VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { clk {} clk~combout {} clk~clkctrl {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { input[6] VotingControl:inst|currHighState~0 VotingControl:inst|h_count[6]~1 VotingControl:inst|h_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.586 ns" { input[6] {} input[6]~combout {} VotingControl:inst|currHighState~0 {} VotingControl:inst|h_count[6]~1 {} VotingControl:inst|h_count[6] {} } { 0.000ns 0.000ns 1.737ns 0.486ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 22:01:30 2010 " "Info: Processing ended: Tue Mar 09 22:01:30 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
