#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Tue Oct  9 16:11:37 2018
# Process ID: 9589
# Current directory: /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1
# Command line: vivado -log PmodKeypad.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source PmodKeypad.tcl -notrace
# Log file: /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad.vdi
# Journal file: /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source PmodKeypad.tcl -notrace
Command: link_design -top PmodKeypad -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1618.871 ; gain = 249.051 ; free physical = 3208 ; free virtual = 21491
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 8 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.887 ; gain = 53.016 ; free physical = 3200 ; free virtual = 21483

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b409a5ec

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2115.387 ; gain = 443.500 ; free physical = 2814 ; free virtual = 21115

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b409a5ec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2814 ; free virtual = 21115
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b409a5ec

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2814 ; free virtual = 21115
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 188f649c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2814 ; free virtual = 21115
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 188f649c9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2813 ; free virtual = 21114
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2054510c6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2813 ; free virtual = 21114
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2054510c6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2813 ; free virtual = 21114
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2812 ; free virtual = 21114
Ending Logic Optimization Task | Checksum: 2054510c6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2812 ; free virtual = 21113

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2054510c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2810 ; free virtual = 21112

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2054510c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2115.387 ; gain = 0.000 ; free physical = 2810 ; free virtual = 21112
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 40 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2115.387 ; gain = 496.516 ; free physical = 2810 ; free virtual = 21112
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2147.402 ; gain = 0.000 ; free physical = 2804 ; free virtual = 21107
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PmodKeypad_drc_opted.rpt -pb PmodKeypad_drc_opted.pb -rpx PmodKeypad_drc_opted.rpx
Command: report_drc -file PmodKeypad_drc_opted.rpt -pb PmodKeypad_drc_opted.pb -rpx PmodKeypad_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port JA[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2762 ; free virtual = 21065
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12cc2d49c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2762 ; free virtual = 21065
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2762 ; free virtual = 21065

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3c0827cb

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2765 ; free virtual = 21071

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1313827ae

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2764 ; free virtual = 21070

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1313827ae

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2764 ; free virtual = 21070
Phase 1 Placer Initialization | Checksum: 1313827ae

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2764 ; free virtual = 21070

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1313827ae

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2763 ; free virtual = 21069
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 53b3e598

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2756 ; free virtual = 21063

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 53b3e598

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2756 ; free virtual = 21063

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 758f33dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2756 ; free virtual = 21063

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7ac2dc1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2756 ; free virtual = 21063

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7ac2dc1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2756 ; free virtual = 21063

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2752 ; free virtual = 21060

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2752 ; free virtual = 21060

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2752 ; free virtual = 21060
Phase 3 Detail Placement | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2752 ; free virtual = 21060

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2752 ; free virtual = 21060

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2753 ; free virtual = 21061

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f42f4a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2753 ; free virtual = 21061

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24ad043e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2753 ; free virtual = 21061
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24ad043e7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2753 ; free virtual = 21061
Ending Placer Task | Checksum: 15b7d054e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2759 ; free virtual = 21067
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 49 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2758 ; free virtual = 21067
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PmodKeypad_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2753 ; free virtual = 21062
INFO: [runtcl-4] Executing : report_utilization -file PmodKeypad_utilization_placed.rpt -pb PmodKeypad_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2760 ; free virtual = 21068
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PmodKeypad_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.426 ; gain = 0.000 ; free physical = 2760 ; free virtual = 21068
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f16ef45e ConstDB: 0 ShapeSum: 6a0e10f0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1abed3726

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.039 ; gain = 58.613 ; free physical = 2654 ; free virtual = 20962
Post Restoration Checksum: NetGraph: b3450633 NumContArr: f8a830f3 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1abed3726

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2269.039 ; gain = 73.613 ; free physical = 2638 ; free virtual = 20947

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1abed3726

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2269.039 ; gain = 73.613 ; free physical = 2638 ; free virtual = 20947
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 197e4ec14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2620 ; free virtual = 20929

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 135126d56

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2619 ; free virtual = 20928

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2618 ; free virtual = 20928
Phase 4 Rip-up And Reroute | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2618 ; free virtual = 20928

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2618 ; free virtual = 20928

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2618 ; free virtual = 20928
Phase 6 Post Hold Fix | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2618 ; free virtual = 20928

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0763773 %
  Global Horizontal Routing Utilization  = 0.0760021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 17.1171%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.039 ; gain = 81.613 ; free physical = 2618 ; free virtual = 20928

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c521204c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.039 ; gain = 83.613 ; free physical = 2619 ; free virtual = 20928

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9ce83437

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.039 ; gain = 83.613 ; free physical = 2619 ; free virtual = 20928
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.039 ; gain = 83.613 ; free physical = 2635 ; free virtual = 20944

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 49 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2279.039 ; gain = 83.613 ; free physical = 2635 ; free virtual = 20944
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2279.039 ; gain = 0.000 ; free physical = 2633 ; free virtual = 20944
INFO: [Common 17-1381] The checkpoint '/home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PmodKeypad_drc_routed.rpt -pb PmodKeypad_drc_routed.pb -rpx PmodKeypad_drc_routed.rpx
Command: report_drc -file PmodKeypad_drc_routed.rpt -pb PmodKeypad_drc_routed.pb -rpx PmodKeypad_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PmodKeypad_methodology_drc_routed.rpt -pb PmodKeypad_methodology_drc_routed.pb -rpx PmodKeypad_methodology_drc_routed.rpx
Command: report_methodology -file PmodKeypad_methodology_drc_routed.rpt -pb PmodKeypad_methodology_drc_routed.pb -rpx PmodKeypad_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/exposedbuckle48/Documents/Semester_5/DSD/Lab_7/Lab_7_Project/Lab_7_Project.runs/impl_1/PmodKeypad_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PmodKeypad_power_routed.rpt -pb PmodKeypad_power_summary_routed.pb -rpx PmodKeypad_power_routed.rpx
Command: report_power -file PmodKeypad_power_routed.rpt -pb PmodKeypad_power_summary_routed.pb -rpx PmodKeypad_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 50 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PmodKeypad_route_status.rpt -pb PmodKeypad_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PmodKeypad_timing_summary_routed.rpt -pb PmodKeypad_timing_summary_routed.pb -rpx PmodKeypad_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file PmodKeypad_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PmodKeypad_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PmodKeypad_bus_skew_routed.rpt -pb PmodKeypad_bus_skew_routed.pb -rpx PmodKeypad_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 16:12:43 2018...
