
*** Running vivado
    with args -log dist_iram_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_iram_ip.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dist_iram_ip.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 285.078 ; gain = 75.465
INFO: [Synth 8-638] synthesizing module 'dist_iram_ip' [l:/CPU54/CPU54.srcs/sources_1/ip/dist_iram_ip/synth/dist_iram_ip.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'dist_iram_ip' (4#1) [l:/CPU54/CPU54.srcs/sources_1/ip/dist_iram_ip/synth/dist_iram_ip.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 355.027 ; gain = 145.414
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 355.027 ; gain = 145.414
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 546.633 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 546.633 ; gain = 337.020
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 546.633 ; gain = 337.020
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 546.633 ; gain = 337.020
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 546.633 ; gain = 337.020
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 556.211 ; gain = 346.598
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+--------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                             | Depth x Width | Implemented As | 
+---------------------+--------------------------------------------------------+---------------+----------------+
|rom                  | rom[2047]                                              | 2048x32       | LUT            | 
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[2047] | 2048x32       | LUT            | 
+---------------------+--------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 580.055 ; gain = 370.441
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 580.055 ; gain = 370.441
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 590.742 ; gain = 381.129
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     1|
|2     |LUT3  |     4|
|3     |LUT4  |     7|
|4     |LUT5  |    26|
|5     |LUT6  |    81|
|6     |MUXF7 |    14|
|7     |MUXF8 |     7|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 590.742 ; gain = 381.129
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 615.395 ; gain = 405.637
