m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vcounter
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1741622733
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IXIJKMf`:B4YML5]A6W4c03
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv
!i122 364
L0 1 26
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1741622733.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/counter.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vFIR_Filter
R0
!s110 1740626492
!i10b 1
!s100 cJ7Ig=[GMU3_W>d[]l?1f0
R2
I?=8JOd>Tn?>44MmA=2gj`1
R3
S1
Z9 dC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign
w1740626419
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv
!i122 94
Z10 L0 1 54
R5
r1
!s85 0
31
!s108 1740626492.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!i113 1
R7
R8
n@f@i@r_@filter
vFIR_Filter_L2_Top
R0
!s110 1741384759
!i10b 1
!s100 [zmGe5g8`Cb[V^ShYBcV^2
R2
IWg@T7>K_Cm[`6gR4IAgc`1
R3
S1
R9
w1741384708
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv
!i122 352
R10
R5
r1
!s85 0
31
Z11 !s108 1741384759.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/FIR_Filter_L2_Top.sv|
!i113 1
R7
R8
n@f@i@r_@filter_@l2_@top
vFIR_Filter_tb
R0
R1
!i10b 1
!s100 <k_KB1V>iBQH3Ng?0Y=N;1
R2
IN2fWAIhBY]khW^@?L^Cg@3
R3
S1
R4
w1740633447
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
!i122 365
L0 2 75
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!i113 1
R7
R8
n@f@i@r_@filter_tb
vfir_parallel
R0
!s110 1741384760
!i10b 1
!s100 khOQRKlFZ3LD7`e1gSOoA1
R2
IjQ13ai6I8b@m^nSk<0hGF1
R3
S1
R9
w1741384756
8C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv
!i122 354
L0 1 67
R5
r1
!s85 0
31
R11
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=2/VerilogFilterArchitectureDesign/fir_parallel.sv|
!i113 1
R7
R8
vfir_pipeline
R0
R1
!i10b 1
!s100 W9SGUlgA`aho?;>N^7RU>1
R2
Ikz4RdjlM4][e[ak=SblG@3
R3
S1
R4
w1741395454
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv
!i122 366
L0 1 85
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv|
!i113 1
R7
R8
vSineWave
R0
R1
!i10b 1
!s100 PY8S93F_C1kOgUofFWbZ;2
R2
I758YXkhzjl292QjmZ^ZSR3
R3
S1
R4
w1740633532
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv
!i122 367
L0 1 14
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv|
!i113 1
R7
R8
n@sine@wave
