Model {
  Name			  "sampleModel714"
  System {
    Name		    "sampleModel714"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "49"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Abs
      Name		      "cfblk1"
      SID		      "1"
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk10"
      SID		      "35"
      Ports		      [3, 3]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk10"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "36"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "44"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "45"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "3"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk3"
	  SID			  "38"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "39"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk5"
	  SID			  "40"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  Signum
	  Name			  "cfblk6"
	  SID			  "41"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk7"
	  SID			  "42"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk8"
	  SID			  "43"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Value			  "[-149326169.078292]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "37"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "46"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "47"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 115; -240, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 165, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    8
	    Points		    [0, -35; -400, 0]
	    DstBlock		    "cfblk4"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    12
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk5"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 115; -1040, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk11"
      SID		      "48"
      Ports		      [1, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk12"
      SID		      "49"
      Ports		      [1, 1]
      Position		      [190, 180, 250, 240]
      ZOrder		      12
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Rounding
      Name		      "cfblk2"
      SID		      "2"
      Position		      [190, 30, 250, 90]
      ZOrder		      2
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk4"
      SID		      "4"
      Ports		      [2]
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [0, 1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Band-Limited\nWhite Noise"
      SourceType	      "Band-Limited White Noise."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      Cov		      "[566361808.132349]"
      Ts		      "0.1"
      seed		      "[3507442266.000000]"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Counter\nLimited"
      SourceType	      "Counter Limited"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      uplimit		      "[503.000000]"
      tsamp		      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [0, 1]
      Position		      [990, 30, 1050, 90]
      ZOrder		      7
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nInterpolated"
      SourceType	      "Repeating Sequence Interpolated"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      OutValues		      "[794835539.050343, 115586114.932315, 986638823.875894, 5793622.484683, 646381310.777259]"
      TimeValues	      "[0 0.1 0.5 0.6 1].'"
      LookUpMeth	      "Use Input Nearest"
      tsamp		      "0.01"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "double"
      OutputDataTypeScalingMode	"double"
      OutDataType	      "fixdt(0,8)"
      OutScaling	      "2^-10"
      LockScale		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "8"
      Ports		      [2, 2]
      Position		      [1150, 30, 1210, 90]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "9"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "19"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  11
	  Port			  "2"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk10"
	  SID			  "18"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  10
	  Value			  "[-424888604.045137]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk3"
	  SID			  "11"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "12"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Math\nOperations/Slider\nGain"
	  SourceType		  "Slider Gain"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  gain			  1
	  low			  0
	  high			  2
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk7"
	  SID			  "15"
	  Ports			  [2, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  7
	  ShowName		  off
	  Inputs		  "|++"
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk8"
	  SID			  "16"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  8
	}
	Block {
	  BlockType		  ComplexToMagnitudeAngle
	  Name			  "cfblk9"
	  SID			  "17"
	  Ports			  [1, 2]
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  9
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "10"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "20"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  12
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 315, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 40; -560, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [85, 0; 0, -110; 955, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [70, 0; 0, -45; 490, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 40; -1040, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -20; -1040, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 45]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk9"
	  SrcPort		  2
	  Points		  [0, 100; -1200, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk9"
      SID		      "21"
      Ports		      [1, 1]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk9"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "22"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk10"
	  SID			  "31"
	  Ports			  [1, 1]
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk11"
	  SID			  "32"
	  Ports			  [1, 1]
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk12"
	  SID			  "33"
	  Ports			  [1, 1]
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "34"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  11
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "24"
	  Ports			  [2, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Continuous/PID Controller (2DOF)"
	  SourceType		  "PID 2dof"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  Controller		  PID
	  TimeDomain		  "Discrete-time"
	  SampleTime		  1
	  IntegratorMethod	  "Forward Euler"
	  FilterMethod		  "Forward Euler"
	  Form			  Parallel
	  UseFilter		  on
	  ControllerParametersSource internal
	  P			  1
	  I			  1
	  D			  0
	  N			  100
	  b			  1
	  c			  1
	  InitialConditionSource  internal
	  InitialConditionForIntegrator	0
	  InitialConditionForFilter 0
	  ExternalReset		  none
	  IgnoreLimit		  off
	  ZeroCross		  on
	  LimitOutput		  off
	  UpperSaturationLimit	  inf
	  LowerSaturationLimit	  "-inf"
	  LinearizeAsGain	  off
	  AntiWindupMode	  none
	  Kb			  1
	  TrackingMode		  off
	  Kt			  1
	  RndMeth		  Floor
	  SaturateOnIntegerOverflow off
	  LockScale		  off
	  PParamMin		  []
	  PParamMax		  []
	  PParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  IParamMin		  []
	  IParamMax		  []
	  IParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  DParamMin		  []
	  DParamMax		  []
	  DParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  NParamMin		  []
	  NParamMax		  []
	  NParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  bParamMin		  []
	  bParamMax		  []
	  bParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  cParamMin		  []
	  cParamMax		  []
	  cParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbParamMin		  []
	  KbParamMax		  []
	  KbParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtParamMin		  []
	  KtParamMax		  []
	  KtParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  POutMin		  []
	  POutMax		  []
	  POutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  PProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IOutMin		  []
	  IOutMax		  []
	  IOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DOutMin		  []
	  DOutMax		  []
	  DOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  DProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NOutMin		  []
	  NOutMax		  []
	  NOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  NProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bOutMin		  []
	  bOutMax		  []
	  bOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  bProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cOutMin		  []
	  cOutMax		  []
	  cOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cGainOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  cProdOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KbOutMin		  []
	  KbOutMax		  []
	  KbOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  KtOutMin		  []
	  KtOutMax		  []
	  KtOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  IntegratorOutMin	  []
	  IntegratorOutMax	  []
	  IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
	  FilterOutMin		  []
	  FilterOutMax		  []
	  FilterOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumOutMin		  []
	  SumOutMax		  []
	  SumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1OutMin		  []
	  Sum1OutMax		  []
	  Sum1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2OutMin		  []
	  Sum2OutMax		  []
	  Sum2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3OutMin		  []
	  Sum3OutMax		  []
	  Sum3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1OutMin		  []
	  SumI1OutMax		  []
	  SumI1OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2OutMin		  []
	  SumI2OutMax		  []
	  SumI2OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3OutMin		  []
	  SumI3OutMax		  []
	  SumI3OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDOutMin		  []
	  SumDOutMax		  []
	  SumDOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  Sum3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI1AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI2AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumI3AccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumDAccumDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturationOutMin	  []
	  SaturationOutMax	  []
	  SaturationOutDataTypeStr "Inherit: Same as input"
	  IntegratorContinuousStateAttributes "''"
	  IntegratorStateMustResolveToSignalObject off
	  IntegratorRTWStateStorageClass Auto
	  FilterContinuousStateAttributes "''"
	  FilterStateMustResolveToSignalObject off
	  FilterRTWStateStorageClass Auto
	  DifferentiatorICPrevScaledInput 0
	  DifferentiatorOutMin	  []
	  DifferentiatorOutMax	  []
	  DifferentiatorOutDataTypeStr "Inherit: Inherit via internal rule"
	  InitialConditionSetting Auto
	  FilterDiffNumProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenProductOutputDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffNumAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffDenAccumDataTypeStr	"Inherit: Inherit via internal rule"
	  FilterDiffOutCoefMin	  []
	  FilterDiffOutCoefMax	  []
	  FilterDiffOutCoefDataTypeStr "Inherit: Inherit via internal rule"
	  SumDenAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumDenOutMin		  []
	  SumDenOutMax		  []
	  SumDenOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SumNumAccumDataTypeStr  "Inherit: Inherit via internal rule"
	  SumNumOutMin		  []
	  SumNumOutMax		  []
	  SumNumOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  ReciprocalOutMin	  []
	  ReciprocalOutMax	  []
	  ReciprocalOutDataTypeStr "Inherit: Inherit via internal rule"
	  DivideOutMin		  []
	  DivideOutMax		  []
	  DivideOutDataTypeStr	  "Inherit: Inherit via internal rule"
	  TunerSelectOption	  "Transfer Function Based (PID Tuner App)"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "25"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFilter
	  Name			  "cfblk5"
	  SID			  "26"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "27"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nLead or Lag"
	  SourceType		  "Lead or Lag Compensator"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ZeroZ			  0.75
	  ICPrevOutput		  0.0
	  ICPrevInput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "28"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk8"
	  SID			  "29"
	  Ports			  [1, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nFirst Order"
	  SourceType		  "First Order Transfer Fcn"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  PoleZ			  0.95
	  ICPrevOutput		  0.0
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  UnaryMinus
	  Name			  "cfblk9"
	  SID			  "30"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "23"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    2
	    Points		    [85, 0; 0, -35; 635, 0]
	    DstBlock		    "cfblk9"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [75, 0; 0, -35; 325, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -880, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, -35; 330, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  21
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    20
	    Points		    [0, 115; -720, 0]
	    DstBlock		    "cfblk11"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    22
	    Points		    [0, 115; -560, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 165, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 155, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  14
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  15
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -1040, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [235, 0; 0, -165]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  23
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  2
	}
	Line {
	  ZOrder		  24
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -880, 0]
	  DstBlock		  "cfblk13"
	  DstPort		  1
	}
	Line {
	  ZOrder		  25
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Outport
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [90, 0; 0, -35; 630, 0]
      DstBlock		      "cfblk10"
      DstPort		      1
    }
    Line {
      ZOrder		      2
      SrcBlock		      "cfblk9"
      SrcPort		      1
      DstBlock		      "cfblk10"
      DstPort		      2
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 955, 0]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, -35; -400, 0]
      DstBlock		      "cfblk4"
      DstPort		      1
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, -20; -880, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      8
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [75, 0; 0, 35; 1125, 0]
      DstBlock		      "cfblk10"
      DstPort		      3
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk8"
      SrcPort		      2
      Points		      [0, 20; -1040, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk10"
      SrcPort		      3
      Points		      [0, 15; -1040, 0]
      DstBlock		      "cfblk4"
      DstPort		      2
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [75, 0; 0, -35; 165, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [5, 0; 0, 135; -1525, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [1040, 0]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      14
      SrcBlock		      "cfblk10"
      SrcPort		      2
      Points		      [5, 0; 0, 115; -1365, 0]
      DstBlock		      "cfblk12"
      DstPort		      1
    }
    Line {
      ZOrder		      15
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [0, 35; -250, 0; 0, -185]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
