<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>AES_ECB_encrypt</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>105</Best-caseLatency>
            <Average-caseLatency>105</Average-caseLatency>
            <Worst-caseLatency>105</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.050 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
            <Interval-min>106</Interval-min>
            <Interval-max>106</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../../tiny-AES-c-mod/aes.c:470</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <FF>24180</FF>
            <LUT>41360</LUT>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>AES_ECB_encrypt</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ctx</name>
            <Object>ctx</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1536</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_address0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_ce0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_we0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_d0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_q0</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_address1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_ce1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_we1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_d1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>buf_r_q1</name>
            <Object>buf_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>AES_ECB_encrypt</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_Cipher_fu_34</InstName>
                    <ModuleName>Cipher</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>34</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_281</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>281</ID>
                            <BindInstances>icmp_ln240_fu_101_p2 add_ln240_2_fu_107_p2 add_ln240_fu_124_p2 icmp_ln242_fu_130_p2 select_ln239_fu_136_p3 select_ln240_fu_144_p3 add_ln244_fu_186_p2 lshr_ln244_fu_209_p2 xor_ln244_fu_218_p2 add_ln242_fu_160_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_289</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>289</ID>
                            <BindInstances>icmp_ln254_fu_105_p2 add_ln254_1_fu_111_p2 add_ln254_fu_128_p2 icmp_ln256_fu_134_p2 select_ln253_fu_140_p3 select_ln254_fu_152_p3 add_ln258_fu_172_p2 add_ln256_fu_183_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_424_1_fu_297</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_424_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>297</ID>
                            <BindInstances>icmp_ln428_fu_697_p2 Tm_fu_829_p2 xor_ln307_1_fu_1031_p2 Tmp_fu_1036_p2 Tm_1_fu_1047_p2 Tm_2_fu_1058_p2 Tm_3_fu_1070_p2 Tm_4_fu_835_p2 xor_ln307_3_fu_1081_p2 Tmp_1_fu_1086_p2 Tm_5_fu_1097_p2 Tm_6_fu_1108_p2 Tm_7_fu_1120_p2 Tm_8_fu_841_p2 xor_ln307_5_fu_1131_p2 Tmp_2_fu_1136_p2 Tm_9_fu_1147_p2 Tm_10_fu_1158_p2 Tm_11_fu_1170_p2 Tm_12_fu_847_p2 xor_ln307_7_fu_1181_p2 Tmp_3_fu_1186_p2 Tm_13_fu_1197_p2 Tm_14_fu_1208_p2 Tm_15_fu_1220_p2 lshr_ln244_fu_864_p2 select_ln244_fu_1241_p3 xor_ln244_fu_1249_p2 xor_ln244_1_fu_1254_p2 xor_ln244_2_fu_1260_p2 xor_ln244_3_fu_1266_p2 lshr_ln244_1_fu_872_p2 select_ln244_1_fu_1283_p3 xor_ln244_4_fu_1291_p2 xor_ln244_5_fu_1296_p2 xor_ln244_6_fu_1302_p2 xor_ln244_7_fu_1308_p2 add_ln244_fu_715_p2 lshr_ln244_2_fu_880_p2 select_ln244_2_fu_1325_p3 xor_ln244_8_fu_1333_p2 xor_ln244_9_fu_1339_p2 xor_ln244_10_fu_1344_p2 xor_ln244_11_fu_1350_p2 lshr_ln244_3_fu_888_p2 select_ln244_3_fu_1367_p3 xor_ln244_12_fu_1375_p2 xor_ln244_13_fu_1381_p2 xor_ln244_14_fu_1387_p2 add_ln244_1_fu_733_p2 lshr_ln244_4_fu_896_p2 select_ln244_4_fu_1403_p3 xor_ln244_15_fu_1411_p2 xor_ln244_16_fu_1416_p2 xor_ln244_17_fu_1422_p2 xor_ln244_18_fu_1428_p2 add_ln244_2_fu_739_p2 lshr_ln244_5_fu_904_p2 select_ln244_5_fu_1445_p3 xor_ln244_19_fu_1453_p2 xor_ln244_20_fu_1458_p2 xor_ln244_21_fu_1464_p2 xor_ln244_22_fu_1470_p2 add_ln244_3_fu_745_p2 lshr_ln244_6_fu_912_p2 select_ln244_6_fu_1487_p3 xor_ln244_23_fu_1495_p2 xor_ln244_24_fu_1501_p2 xor_ln244_25_fu_1506_p2 xor_ln244_26_fu_1512_p2 lshr_ln244_7_fu_920_p2 select_ln244_7_fu_1529_p3 xor_ln244_27_fu_1537_p2 xor_ln244_28_fu_1543_p2 xor_ln244_29_fu_1549_p2 add_ln244_4_fu_763_p2 lshr_ln244_8_fu_928_p2 select_ln244_8_fu_1565_p3 xor_ln244_30_fu_1573_p2 xor_ln244_31_fu_1578_p2 xor_ln244_32_fu_1584_p2 xor_ln244_33_fu_1590_p2 add_ln244_5_fu_769_p2 lshr_ln244_9_fu_936_p2 select_ln244_9_fu_1607_p3 xor_ln244_34_fu_1615_p2 xor_ln244_35_fu_1620_p2 xor_ln244_36_fu_1626_p2 xor_ln244_37_fu_1632_p2 add_ln244_6_fu_775_p2 lshr_ln244_10_fu_944_p2 select_ln244_10_fu_1649_p3 xor_ln244_38_fu_1657_p2 xor_ln244_39_fu_1663_p2 xor_ln244_40_fu_1668_p2 xor_ln244_41_fu_1674_p2 add_ln244_7_fu_781_p2 lshr_ln244_11_fu_952_p2 select_ln244_11_fu_1691_p3 xor_ln244_42_fu_1699_p2 xor_ln244_43_fu_1705_p2 xor_ln244_44_fu_1711_p2 add_ln244_8_fu_787_p2 lshr_ln244_12_fu_960_p2 select_ln244_12_fu_1727_p3 xor_ln244_45_fu_1735_p2 xor_ln244_46_fu_1740_p2 xor_ln244_47_fu_1746_p2 xor_ln244_48_fu_1752_p2 add_ln244_9_fu_793_p2 lshr_ln244_13_fu_968_p2 select_ln244_13_fu_1769_p3 xor_ln244_49_fu_1777_p2 xor_ln244_50_fu_1782_p2 xor_ln244_51_fu_1788_p2 xor_ln244_52_fu_1794_p2 add_ln244_10_fu_799_p2 lshr_ln244_14_fu_976_p2 select_ln244_14_fu_1811_p3 xor_ln244_53_fu_1819_p2 xor_ln244_54_fu_1825_p2 xor_ln244_55_fu_1830_p2 xor_ln244_56_fu_1836_p2 lshr_ln244_15_fu_992_p2 select_ln244_15_fu_1853_p3 xor_ln244_57_fu_1861_p2 xor_ln244_58_fu_1867_p2 xor_ln244_59_fu_1873_p2 add_ln424_fu_997_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_338</InstName>
                            <ModuleName>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>338</ID>
                            <BindInstances>icmp_ln240_fu_103_p2 add_ln240_fu_109_p2 add_ln240_1_fu_126_p2 icmp_ln242_fu_132_p2 select_ln239_fu_138_p3 select_ln240_fu_146_p3 add_ln244_fu_188_p2 lshr_ln244_fu_223_p2 xor_ln244_fu_232_p2 add_ln242_fu_162_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sbox_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
            <Loops>
                <VITIS_LOOP_240_1_VITIS_LOOP_242_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                        <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:239~../../tiny-AES-c-mod/aes.c:418</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                            <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:240~../../tiny-AES-c-mod/aes.c:418</SourceLocation>
                        </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2316</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_101_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_2_fu_107_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_124_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_130_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln239_fu_136_p3" SOURCE="../../tiny-AES-c-mod/aes.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln240_fu_144_p3" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_186_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_fu_209_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_fu_218_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_160_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
            <Loops>
                <VITIS_LOOP_254_1_VITIS_LOOP_256_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                        <Name>VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:253~../../tiny-AES-c-mod/aes.c:426</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                            <Name>VITIS_LOOP_254_1_VITIS_LOOP_256_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:254~../../tiny-AES-c-mod/aes.c:426</SourceLocation>
                        </VITIS_LOOP_254_1_VITIS_LOOP_256_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln254_fu_105_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_1_fu_111_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_128_p2" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln256_fu_134_p2" SOURCE="../../tiny-AES-c-mod/aes.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln253_fu_140_p3" SOURCE="../../tiny-AES-c-mod/aes.c:253" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln254_fu_152_p3" SOURCE="../../tiny-AES-c-mod/aes.c:254" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln254" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_172_p2" SOURCE="../../tiny-AES-c-mod/aes.c:258" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_256_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_183_p2" SOURCE="../../tiny-AES-c-mod/aes.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_424_1</Name>
            <Loops>
                <VITIS_LOOP_424_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.422</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>21</Average-caseLatency>
                    <Worst-caseLatency>21</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.210 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.210 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.210 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_424_1>
                        <Name>VITIS_LOOP_424_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>19</Latency>
                        <AbsoluteTimeLatency>0.190 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_424_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:237~../../tiny-AES-c-mod/aes.c:432</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_424_1>
                            <Name>VITIS_LOOP_424_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:424</SourceLocation>
                        </VITIS_LOOP_424_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23921</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>35923</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>67</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln428_fu_697_p2" SOURCE="../../tiny-AES-c-mod/aes.c:428" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln428" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_fu_829_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln307_1_fu_1031_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln307_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tmp_fu_1036_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_1_fu_1047_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_2_fu_1058_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_3_fu_1070_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_4_fu_835_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln307_3_fu_1081_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln307_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tmp_1_fu_1086_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_5_fu_1097_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_6_fu_1108_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_7_fu_1120_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_8_fu_841_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln307_5_fu_1131_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln307_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tmp_2_fu_1136_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_9_fu_1147_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_10_fu_1158_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_11_fu_1170_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_12_fu_847_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln307_7_fu_1181_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln307_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tmp_3_fu_1186_p2" SOURCE="../../tiny-AES-c-mod/aes.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="Tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_13_fu_1197_p2" SOURCE="../../tiny-AES-c-mod/aes.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_14_fu_1208_p2" SOURCE="../../tiny-AES-c-mod/aes.c:310" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="Tm_15_fu_1220_p2" SOURCE="../../tiny-AES-c-mod/aes.c:311" STORAGESUBTYPE="" URAM="0" VARIABLE="Tm_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_fu_864_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_fu_1241_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_fu_1249_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_1_fu_1254_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_2_fu_1260_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_3_fu_1266_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_1_fu_872_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_1_fu_1283_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_4_fu_1291_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_5_fu_1296_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_6_fu_1302_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_7_fu_1308_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_715_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_2_fu_880_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_2_fu_1325_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_8_fu_1333_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_9_fu_1339_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_10_fu_1344_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_11_fu_1350_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_3_fu_888_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_3_fu_1367_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_12_fu_1375_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_13_fu_1381_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_14_fu_1387_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_1_fu_733_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_4_fu_896_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_4_fu_1403_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_15_fu_1411_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_16_fu_1416_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_17_fu_1422_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_18_fu_1428_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_2_fu_739_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_5_fu_904_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_5_fu_1445_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_19_fu_1453_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_20_fu_1458_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_21_fu_1464_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_22_fu_1470_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_3_fu_745_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_6_fu_912_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_6_fu_1487_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_23_fu_1495_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_24_fu_1501_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_25_fu_1506_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_26_fu_1512_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_7_fu_920_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_7_fu_1529_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_27_fu_1537_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_28_fu_1543_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_29_fu_1549_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_4_fu_763_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_8_fu_928_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_8_fu_1565_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_30_fu_1573_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_31_fu_1578_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_32_fu_1584_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_33_fu_1590_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_5_fu_769_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_9_fu_936_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_9_fu_1607_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_34_fu_1615_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_35_fu_1620_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_36_fu_1626_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_37_fu_1632_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_6_fu_775_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_10_fu_944_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_10_fu_1649_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_38_fu_1657_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_39_fu_1663_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_40_fu_1668_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_41_fu_1674_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_7_fu_781_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_11_fu_952_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_11_fu_1691_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_42_fu_1699_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_43_fu_1705_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_44_fu_1711_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_8_fu_787_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_12_fu_960_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_12_fu_1727_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_45_fu_1735_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_46_fu_1740_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_47_fu_1746_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_48_fu_1752_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_9_fu_793_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_13_fu_968_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_13_fu_1769_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_49_fu_1777_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_50_fu_1782_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_51_fu_1788_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_52_fu_1794_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_10_fu_799_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_14_fu_976_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_14_fu_1811_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_53_fu_1819_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_54_fu_1825_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_55_fu_1830_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_56_fu_1836_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_15_fu_992_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_15_fu_1853_p3" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln244_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_57_fu_1861_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_58_fu_1867_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_59_fu_1873_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_424_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln424_fu_997_p2" SOURCE="../../tiny-AES-c-mod/aes.c:424" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln424" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22</Name>
            <Loops>
                <VITIS_LOOP_240_1_VITIS_LOOP_242_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.944</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                        <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:239~../../tiny-AES-c-mod/aes.c:435</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                            <Name>VITIS_LOOP_240_1_VITIS_LOOP_242_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../../tiny-AES-c-mod/aes.c:240~../../tiny-AES-c-mod/aes.c:435</SourceLocation>
                        </VITIS_LOOP_240_1_VITIS_LOOP_242_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2316</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_103_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_109_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_1_fu_126_p2" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln242_fu_132_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln239_fu_138_p3" SOURCE="../../tiny-AES-c-mod/aes.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln240_fu_146_p3" SOURCE="../../tiny-AES-c-mod/aes.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_188_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln244_fu_223_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln244_fu_232_p2" SOURCE="../../tiny-AES-c-mod/aes.c:244" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_1_VITIS_LOOP_242_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_162_p2" SOURCE="../../tiny-AES-c-mod/aes.c:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Cipher</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:271~../../tiny-AES-c-mod/aes.c:427</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>24177</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>41346</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>77</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="sbox_U" SOURCE="" STORAGESIZE="8 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="sbox" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AES_ECB_encrypt</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.687</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>105</Best-caseLatency>
                    <Average-caseLatency>105</Average-caseLatency>
                    <Worst-caseLatency>105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>106</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../../tiny-AES-c-mod/aes.c:470</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>24180</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>22</UTIL_FF>
                    <LUT>41360</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>77</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_array_partition complete_threshold="258"/>
        <config_cosim trace_level="all"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ctx" index="0" direction="in" srcType="AES_ctx const *" srcSize="1536">
            <hwRefs>
                <hwRef type="port" interface="ctx" name="ctx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="buf" index="1" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="buf_r_address0" name="buf_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="buf_r_ce0" name="buf_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_we0" name="buf_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_d0" name="buf_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="buf_r_q0" name="buf_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="buf_r_address1" name="buf_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="buf_r_ce1" name="buf_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_we1" name="buf_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="buf_r_d1" name="buf_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="buf_r_q1" name="buf_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ctx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1536">
            <portMaps>
                <portMap portMapName="ctx">DATA</portMap>
            </portMaps>
            <ports>
                <port>ctx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ctx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="buf_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="buf_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="buf_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="buf_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>buf_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="buf"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="buf_r_address0">out, 4</column>
                    <column name="buf_r_address1">out, 4</column>
                    <column name="buf_r_d0">out, 8</column>
                    <column name="buf_r_d1">out, 8</column>
                    <column name="buf_r_q0">in, 8</column>
                    <column name="buf_r_q1">in, 8</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ctx">ap_none, in, 1536</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ctx">in, AES_ctx const *</column>
                    <column name="buf">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ctx">ctx, port, </column>
                    <column name="buf">buf_r_address0, port, offset</column>
                    <column name="buf">buf_r_ce0, port, </column>
                    <column name="buf">buf_r_we0, port, </column>
                    <column name="buf">buf_r_d0, port, </column>
                    <column name="buf">buf_r_q0, port, </column>
                    <column name="buf">buf_r_address1, port, offset</column>
                    <column name="buf">buf_r_ce1, port, </column>
                    <column name="buf">buf_r_we1, port, </column>
                    <column name="buf">buf_r_d1, port, </column>
                    <column name="buf">buf_r_q1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

