
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
        <meta name="author" content="WJK">
      
      
        <link rel="canonical" href="https://ohgagagaga.github.io/blog/System/Digital%20Logic/">
      
      
        <link rel="prev" href="../../Data%20Structure/ADS%20Notes/">
      
      
        <link rel="next" href="../Computer%20Organization/">
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.14">
    
    
  <title>WJK's Blog</title>
  <meta name="google-site-verification" content="pIp9DE0w0TACTUygKSTruXXoy1WCic7gBMHPGeQb27E" />

    
      <link rel="stylesheet" href="../../assets/stylesheets/main.10ba22f1.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  
  
    
  
  <meta property="og:type" content="website" />
  <meta property="og:title" content="WJK's Docs - Digital Logic" />
  <meta property="og:description" content="None" />
  <meta property="og:url" content="https://ohgagagaga.github.io/blog/System/Digital%20Logic/" />
  <meta property="og:image" content="<url>" />
  <meta property="og:image:type" content="image/png" />
  <meta property="og:image:width" content="1200" />
  <meta property="og:image:height" content="630" />

  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="Teal" data-md-color-accent="Teal">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#introduction" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="../.." title="WJK&#39;s Docs" class="md-header__button md-logo" aria-label="WJK's Docs" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9 11.75A1.25 1.25 0 0 0 7.75 13 1.25 1.25 0 0 0 9 14.25 1.25 1.25 0 0 0 10.25 13 1.25 1.25 0 0 0 9 11.75m6 0A1.25 1.25 0 0 0 13.75 13 1.25 1.25 0 0 0 15 14.25 1.25 1.25 0 0 0 16.25 13 1.25 1.25 0 0 0 15 11.75M12 2A10 10 0 0 0 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2m0 18a8 8 0 0 1-8-8 4.12 4.12 0 0 1 0-.86 10.05 10.05 0 0 0 5.26-5.37A9.985 9.985 0 0 0 17.42 10c.76 0 1.51-.09 2.25-.26 1.25 4.26-1.17 8.69-5.41 9.93-.76.22-1.5.33-2.26.33M0 2a2 2 0 0 1 2-2h4v2H2v4H0V2m24 20a2 2 0 0 1-2 2h-4v-2h4v-4h2v4M2 24a2 2 0 0 1-2-2v-4h2v4h4v2H2M22 0a2 2 0 0 1 2 2v4h-2V2h-4V0h4Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            WJK's Docs
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Digital Logic
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="(prefers-color-scheme: light)" data-md-color-scheme="default" data-md-color-primary="Teal" data-md-color-accent="Teal"  aria-label="切换到深色模式"  type="radio" name="__palette" id="__palette_0">
    
      <label class="md-header__button md-icon" title="切换到深色模式" for="__palette_1" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m3.55 19.09 1.41 1.41 1.8-1.79-1.42-1.42M12 6c-3.31 0-6 2.69-6 6s2.69 6 6 6 6-2.69 6-6c0-3.32-2.69-6-6-6m8 7h3v-2h-3m-2.76 7.71 1.8 1.79 1.41-1.41-1.79-1.8M20.45 5l-1.41-1.4-1.8 1.79 1.42 1.42M13 1h-2v3h2M6.76 5.39 4.96 3.6 3.55 5l1.79 1.81 1.42-1.42M1 13h3v-2H1m12 9h-2v3h2"/></svg>
      </label>
    
  
    
    
    
    <input class="md-option" data-md-color-media="(prefers-color-scheme: dark)" data-md-color-scheme="slate" data-md-color-primary="indigo" data-md-color-accent="Blue"  aria-label="切换到浅色模式"  type="radio" name="__palette" id="__palette_1">
    
      <label class="md-header__button md-icon" title="切换到浅色模式" for="__palette_0" hidden>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="m17.75 4.09-2.53 1.94.91 3.06-2.63-1.81-2.63 1.81.91-3.06-2.53-1.94L12.44 4l1.06-3 1.06 3 3.19.09m3.5 6.91-1.64 1.25.59 1.98-1.7-1.17-1.7 1.17.59-1.98L15.75 11l2.06-.05L18.5 9l.69 1.95 2.06.05m-2.28 4.95c.83-.08 1.72 1.1 1.19 1.85-.32.45-.66.87-1.08 1.27C15.17 23 8.84 23 4.94 19.07c-3.91-3.9-3.91-10.24 0-14.14.4-.4.82-.76 1.27-1.08.75-.53 1.93.36 1.85 1.19-.27 2.86.69 5.83 2.89 8.02a9.96 9.96 0 0 0 8.02 2.89m-1.64 2.02a12.08 12.08 0 0 1-7.8-3.47c-2.17-2.19-3.33-5-3.49-7.82-2.81 3.14-2.7 7.96.31 10.98 3.02 3.01 7.84 3.12 10.98.31Z"/></svg>
      </label>
    
  
</form>
      
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



  

<nav class="md-nav md-nav--primary md-nav--integrated" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="WJK&#39;s Docs" class="md-nav__button md-logo" aria-label="WJK's Docs" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9 11.75A1.25 1.25 0 0 0 7.75 13 1.25 1.25 0 0 0 9 14.25 1.25 1.25 0 0 0 10.25 13 1.25 1.25 0 0 0 9 11.75m6 0A1.25 1.25 0 0 0 13.75 13 1.25 1.25 0 0 0 15 14.25 1.25 1.25 0 0 0 16.25 13 1.25 1.25 0 0 0 15 11.75M12 2A10 10 0 0 0 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2m0 18a8 8 0 0 1-8-8 4.12 4.12 0 0 1 0-.86 10.05 10.05 0 0 0 5.26-5.37A9.985 9.985 0 0 0 17.42 10c.76 0 1.51-.09 2.25-.26 1.25 4.26-1.17 8.69-5.41 9.93-.76.22-1.5.33-2.26.33M0 2a2 2 0 0 1 2-2h4v2H2v4H0V2m24 20a2 2 0 0 1-2 2h-4v-2h4v-4h2v4M2 24a2 2 0 0 1-2-2v-4h2v4h4v2H2M22 0a2 2 0 0 1 2 2v4h-2V2h-4V0h4Z"/></svg>

    </a>
    WJK's Docs
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Introduction
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../MkDocs/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Building Blog
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
        
          
          <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    LeetCode
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_3">
            <span class="md-nav__icon md-icon"></span>
            LeetCode
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/Tips/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Tips
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/1-2sum3sum/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 1 & 15
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/Problem-7/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 7
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/Problem-10/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 10
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/Problem-11%2616/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 11 & 16
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/135-greedy/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 135
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/466-string/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 466
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/1553-Search.md" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 1553
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../LeetCode/Problem-2013/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Problem 2013
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Bit-DP.md" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    位运算及状压DP
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
        
          
          <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Tips
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_4">
            <span class="md-nav__icon md-icon"></span>
            Tips
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Tips/Shell/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Shell
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Tips/Git/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Git
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
        
          
          <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Data Structure
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_5">
            <span class="md-nav__icon md-icon"></span>
            Data Structure
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Data%20Structure/Notes/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Fundamental
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Data%20Structure/ADS%20Notes/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Advanced
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" checked>
        
          
          <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    System
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            System
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Digital Logic
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Digital Logic
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#introduction" class="md-nav__link">
    <span class="md-ellipsis">
      Introduction
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#system" class="md-nav__link">
    <span class="md-ellipsis">
      System
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    <span class="md-ellipsis">
      存储数据
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#cpu" class="md-nav__link">
    <span class="md-ellipsis">
      CPU
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_2" class="md-nav__link">
    <span class="md-ellipsis">
      课程相关
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#_3" class="md-nav__link">
    <span class="md-ellipsis">
      成绩
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#computer-system-and-information-representation" class="md-nav__link">
    <span class="md-ellipsis">
      Computer System and Information Representation
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Computer System and Information Representation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#introduction-to-computer-system" class="md-nav__link">
    <span class="md-ellipsis">
      Introduction to Computer System
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#binary-number-representation" class="md-nav__link">
    <span class="md-ellipsis">
      Binary number representation
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#arithmetic-operation" class="md-nav__link">
    <span class="md-ellipsis">
      Arithmetic operation
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#representation-of-numeric-data" class="md-nav__link">
    <span class="md-ellipsis">
      Representation of numeric data
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#representation-of-non-numeric-data-data-width-and-storage" class="md-nav__link">
    <span class="md-ellipsis">
      Representation of non numeric data, data width and storage
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#foundations-of-digital-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Foundations of Digital Logic
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Foundations of Digital Logic">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#introduction_1" class="md-nav__link">
    <span class="md-ellipsis">
      Introduction
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#binary-logic-and-gates" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Logic and Gates
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#digital-abstraction" class="md-nav__link">
    <span class="md-ellipsis">
      Digital abstraction
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#transistors" class="md-nav__link">
    <span class="md-ellipsis">
      Transistors 晶体管
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#boolean-algebra" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Algebra
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#logic-functions" class="md-nav__link">
    <span class="md-ellipsis">
      Logic functions
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#simplification-of-logic-functions" class="md-nav__link">
    <span class="md-ellipsis">
      Simplification of logic functions
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#combinational-logic-design" class="md-nav__link">
    <span class="md-ellipsis">
      Combinational Logic Design
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Combinational Logic Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#introduction-to-verilog-hdl" class="md-nav__link">
    <span class="md-ellipsis">
      Introduction to Verilog HDL
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#about-combinational-logic-circuits" class="md-nav__link">
    <span class="md-ellipsis">
      About combinational logic circuits
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#some-classicbasic-designs" class="md-nav__link">
    <span class="md-ellipsis">
      Some classic/basic designs
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#timing-analysis" class="md-nav__link">
    <span class="md-ellipsis">
      Timing analysis
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#computational-operations-units" class="md-nav__link">
    <span class="md-ellipsis">
      Computational Operations &amp; Units
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Computational Operations & Units">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#basic-computational-units" class="md-nav__link">
    <span class="md-ellipsis">
      Basic computational units
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#fixed-number-operations" class="md-nav__link">
    <span class="md-ellipsis">
      Fixed number operations
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#arithmetic-logic-unit-alu" class="md-nav__link">
    <span class="md-ellipsis">
      Arithmetic logic unit (ALU)
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequential-logic-design" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential Logic Design
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Sequential Logic Design">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#introduction-to-sequential-circuits" class="md-nav__link">
    <span class="md-ellipsis">
      Introduction to sequential circuits
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#basic-sequential-logic-elements" class="md-nav__link">
    <span class="md-ellipsis">
      Basic sequential logic elements
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#sequential-logic-design_1" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential logic design
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#classic-sequential-logic-elements" class="md-nav__link">
    <span class="md-ellipsis">
      Classic sequential logic elements
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../Computer%20Organization/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Computer Organization
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../Operating System.md" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Operating System
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" >
        
          
          <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    Statistics
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7">
            <span class="md-nav__icon md-icon"></span>
            Statistics
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Statistics/TSA-Reviewing/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Time Series Analysis
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Statistics/perceptron/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Perceptron
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Statistics/LSE-MLE/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    LSE & MLE
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Statistics/Quadratic%20Form/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Quadratic Form
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Statistics/Sample%20Variance/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Sample Variance
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../Deep Learning" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    None
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
  
                  


  <h1>Digital Logic</h1>

<h2 id="introduction">Introduction<a class="headerlink" href="#introduction" title="Permanent link">&para;</a></h2>
<p>Every problem in computer science can be solved by adding another level of indirection. </p>
<p>对于解决不了的问题，可以多加一层来解决。</p>
<h3 id="system">System<a class="headerlink" href="#system" title="Permanent link">&para;</a></h3>
<p>操作系统 - Operating System</p>
<p>体系结构 - ISA 位指令集结构 Instruction Set Architecture</p>
<p>计算机组成 - Computer Organization</p>
<p>数字逻辑电路 - Register Transfer Level, Digital Logic Circuit</p>
<p>系统Ⅰ：简单指令(单周期CPU) -&gt; 简单指令(流水线) -&gt; 基本指令 + kernel</p>
<p>冯诺伊曼架构 数据和指令混在一起不区分</p>
<h3 id="_1">存储数据<a class="headerlink" href="#_1" title="Permanent link">&para;</a></h3>
<p>0: Zero Voltage(电压), 1: Positive Voltage，物理实现中，是在某一范围波动都认为是某一值</p>
<p>bit: smallest unit of information 0/1</p>
<h3 id="cpu">CPU<a class="headerlink" href="#cpu" title="Permanent link">&para;</a></h3>
<p><u>A</u>rithmetic and <u>L</u>ogic <u>U</u>nit 算术和逻辑运算单元；Control Unit 控制单元；寄存器(包括program counter 当前指令的下一条地址, current instruction 当前指令)</p>
<h3 id="_2">课程相关<a class="headerlink" href="#_2" title="Permanent link">&para;</a></h3>
<p>数字逻辑与计算机组成 袁春风、武港山等 机械工业出版社</p>
<p>Computer Organization and Design, RISC-V Edition, 1<sup>st</sup> Edition</p>
<p>参考：CSAPP 深入理解计算机系统</p>
<p>实验不分组</p>
<h3 id="_3">成绩<a class="headerlink" href="#_3" title="Permanent link">&para;</a></h3>
<p>期末 30% + 7 Labs 55% + 作业 10%</p>
<p>Lab Bonus 10%</p>
<p>迟交一天，扣 5%</p>
<h2 id="computer-system-and-information-representation">Computer System and Information Representation<a class="headerlink" href="#computer-system-and-information-representation" title="Permanent link">&para;</a></h2>
<h3 id="introduction-to-computer-system">Introduction to Computer System<a class="headerlink" href="#introduction-to-computer-system" title="Permanent link">&para;</a></h3>
<p>CPU：控制部件、Data Pass 数据总线（很多设备共享同一条线，达到更高利用率）</p>
<p>控制部件（一些寄存器）：</p>
<ul>
<li>
<p>MAR: Memory Address Register 向内存中写数据</p>
</li>
<li>
<p>MDR: Memory Data Register 从内存中读写数据</p>
</li>
<li>
<p>PC: Program Counter 当前指令的下一条<u>地址</u></p>
</li>
<li>
<p>IR: 当前<u>指令</u></p>
</li>
</ul>
<p>把高级语言变成机器型语言：</p>
<p><strong>Translator</strong>: Assembler, Interpreter, Compiler</p>
<p>Interpreter: 解释器，把程序变成字节码之后，由解释器运行（平台无关）</p>
<p>Compiler: 编译器，把程序变成某个CPU/系统可以直接运行的机器码（平台相关）</p>
<p>5阶段：</p>
<p><u>I</u>nstruction <u>F</u>etch -&gt; <u>I</u>nstruction <u>D</u>ecode -&gt; <u>Exe</u>cute -&gt; <u>Mem</u>ory Access -&gt; <u>W</u>rite <u>B</u>ack</p>
<p>一般采用流水线的方式，第一阶段干完了不会等着最后一个干完，而是马上开始干下一个任务</p>
<h3 id="binary-number-representation">Binary number representation<a class="headerlink" href="#binary-number-representation" title="Permanent link">&para;</a></h3>
<p>二进制表示</p>
<p>模拟电路（Analog），数字电路（Digital）</p>
<p>数字电路中又分为异步（Asynchronous）时间连续、值离散；同步（Synchronous）时间离散、值离散，一般使用异步数字电路和一个时间信号做与/或运算得到</p>
<p>高电平代表1，低电平代表0，中间有一部分电平代表无效区间</p>
<p><strong>计数系统 Carry Counting System</strong></p>
<p>基：Radix，十进制与二进制浮点数的数学表示
$$
3A.C\Leftrightarrow3\times16^1+ 10\times 16^0 + 12\times 16^{-1} = 58.75
$$
短除法 整数部分，十进制转二进制</p>
<p>连乘法 小数部分。十进制转二进制
$$
0.65\times 2 = \mathbf{1}.3\
0.3\times 2 = \mathbf{0}.6\
0.6\times 2 = \mathbf{1}.2\
0.2\times 2 = \mathbf{0}.4\
0.4\times 2 = \mathbf{0}.8\
0.8\times 2 = \mathbf{1}.6\
\cdots
$$
四进制/八进制/十六进制 直接并排写出即可</p>
<h3 id="arithmetic-operation">Arithmetic operation<a class="headerlink" href="#arithmetic-operation" title="Permanent link">&para;</a></h3>
<p><code>Z</code> means the carry/borrow flag before this calc. </p>
<p>Single Bit Binary Addition with Carry: List every conditions, <code>C</code> means carry flag</p>
<p>Single Bit Binary Subtraction with Borrow: <code>B</code> means borrow flag</p>
<p>Binary Multiplication, Division</p>
<h3 id="representation-of-numeric-data">Representation of numeric data<a class="headerlink" href="#representation-of-numeric-data" title="Permanent link">&para;</a></h3>
<p>三要素：进位系统、数字表示（定点数 Fixed-point Number、浮点数 Float-point Number）、编码方法</p>
<p><strong>Fixed-Point Number Representation</strong></p>
<p><strong><em>PPT 中的 两个概念？</em></strong></p>
<p>假设有 <span class="arithmatex"><span class="MathJax_Preview">n</span><script type="math/tex">n</script></span> 位，对于无符号整型：最大到 <span class="arithmatex"><span class="MathJax_Preview">2^n - 1</span><script type="math/tex">2^n - 1</script></span>；对于有符号整型：取决于 Encoding Methods</p>
<p><strong>Encoding Methods</strong></p>
<p>原码 Original Code  补码 Complement Code  反码 Inverse Code  转码 Frameshift Code</p>
<p>Original Code - Sign and Magnitude Representation</p>
<p>符号位 + 数值位：绝对值相同的数，后 <span class="arithmatex"><span class="MathJax_Preview">n - 1</span><script type="math/tex">n - 1</script></span> 位相同，只有第 <span class="arithmatex"><span class="MathJax_Preview">1</span><script type="math/tex">1</script></span> 位不同。</p>
<p>问题：<span class="arithmatex"><span class="MathJax_Preview">+0\neq -0</span><script type="math/tex">+0\neq -0</script></span>，有两种表达 <span class="arithmatex"><span class="MathJax_Preview">0</span><script type="math/tex">0</script></span> 的方式，导致不能仅凭符号位判定正负，而且运算时符号位和数值位要分开处理。</p>
<p>Complement Code - 2's complement</p>
<p>仍然使用符号位，但对于数值位使用同余的关系，在同余系（<span class="arithmatex"><span class="MathJax_Preview">n-1</span><script type="math/tex">n-1</script></span> 个 Bit 的数值位系统，Modulo 为 <span class="arithmatex"><span class="MathJax_Preview">2^{n-1}</span><script type="math/tex">2^{n-1}</script></span>）内做运算：把溢出部分丢掉，把负数全部替换为对应的非负数
$$
[X_T]_C = 2^n + X_T(-2^{n-1}\leq X_T&lt;2^{n-1}, \mod 2^n)
$$
小问题：Overflow, 且之后后 <span class="arithmatex"><span class="MathJax_Preview">n</span><script type="math/tex">n</script></span> 位才能表示实际的计算结果，<span class="arithmatex"><span class="MathJax_Preview">n+1</span><script type="math/tex">n+1</script></span> 或更高位无法表示真实计算结果。</p>
<p>为什么 <span class="arithmatex"><span class="MathJax_Preview">X_T&lt;2^{n-1}</span><script type="math/tex">X_T<2^{n-1}</script></span>：
$$
\begin{aligned}[]
[2^{n-1}]_C &amp;= 2^n + 2^{n - 1} \mod{2^n} \
&amp;= 2^{n-1}\
\end{aligned}
$$</p>
<div class="arithmatex">
<div class="MathJax_Preview">
\begin{aligned}[]
[-2^{n-1}]_C &amp;= 2^n - 2^{n - 1} \mod{2^n} \\
&amp;= 2^{n-1}\\
\end{aligned}
</div>
<script type="math/tex; mode=display">
\begin{aligned}[]
[-2^{n-1}]_C &= 2^n - 2^{n - 1} \mod{2^n} \\
&= 2^{n-1}\\
\end{aligned}
</script>
</div>
<p>运算 Shortcut：对于负数，取反加一；如果需要将少位扩展为多位，只需要把原来的符号位复制到新位，即
$$
(1001)\rightarrow (1111 1001)
$$</p>
<p>Inverse Code - 1's complement</p>
<p>主要问题：无法快速解决循环借位：End-around carry/borrow</p>
<p>Frameshift Code</p>
<p>符号位 + 幂次 + 小数点后的位</p>
<p>最终补码脱颖而出。补码在存储中，有无符号的存储方式是一致的，只是在解释 (Interpret) 时会赋予它特定含义。</p>
<p>在 C 里，不要将无符号整型和有符号整型直接比较，因为 C90 标准里是视作无符号整型比较的，C99 标准中是视作有符号整型比较的。</p>
<p><strong>C 中的位运算</strong></p>
<div class="highlight"><pre><span></span><code><span class="n">x</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">y</span><span class="p">;</span>
<span class="n">y</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">y</span><span class="p">;</span>
<span class="n">x</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">y</span><span class="p">;</span>
</code></pre></div>
<p>右移分为逻辑右移（针对无符号数，补0），算数右移（针对有符号数，补符号位）</p>
<p><strong>补码运算时的统一性</strong>
$$
B2U = \sum_{i = 0}^{w-1}x_i\times 2^i, B2T = -x_{w-1}\times 2<sup>{w-1}+\sum_{i=0}</sup>{w-2}x_i\times 2^i
$$
有符号的运算，和无符号的运算，过程和结果在机器码层面是一致的。</p>
<p><strong>C 语言中数据最值</strong></p>
<div class="highlight"><pre><span></span><code><span class="c1">// #include &lt;limits.h&gt;, All platform the SAME</span>
<span class="cp">#define INT_MAX 2147483647</span>
<span class="cp">#define INT_MIN (-INT_MAX-1)</span>
<span class="cp">#define UINT_MAX 0xffffffff</span>
<span class="c1">// Values platform specific, e.g. x64 LONG_MAX = 2^63 - 1</span>
<span class="cp">#define ULONG_MAX</span>
<span class="cp">#define LONG_MAX</span>
<span class="cp">#define LONG_MIN (-LONG_MAX-1)</span>
</code></pre></div>
<p><strong>符号型与非符号型的转换</strong>
$$
u_x = \begin{cases}
s_x, &amp; x\geq 0\
s_x + 2^n, &amp; x \lt 0\
\end{cases}
$$</p>
<p>当 <span class="arithmatex"><span class="MathJax_Preview">s_x\gt 0</span><script type="math/tex">s_x\gt 0</script></span> 时，可以通过减法计算取负：</p>
<div class="arithmatex">
<div class="MathJax_Preview">
-s_x = 0 - s_x = 2^n - s_x
</div>
<script type="math/tex; mode=display">
-s_x = 0 - s_x = 2^n - s_x
</script>
</div>
<p>C 语言中，当无符号类型和有符号类型进行大小比较时，将它们转化为无符号类型再进行比较。</p>
<p><strong>信息泄露攻击</strong></p>
<div class="highlight"><pre><span></span><code><span class="cm">/* Kernel memory region holding user accessible data */</span>
<span class="cp">#define KSIZE 1024</span>
<span class="kt">char</span><span class="w"> </span><span class="n">kbuf</span><span class="p">[</span><span class="n">KSIZE</span><span class="p">];</span>

<span class="cm">/* Copy at most maxlen bytes from kernel region to user buffer */</span>
<span class="kt">int</span><span class="w"> </span><span class="nf">copy_from_kernel</span><span class="p">(</span><span class="kt">void</span><span class="w"> </span><span class="n">user_dest</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">maxlen</span><span class="p">)</span>
<span class="w">    </span><span class="cm">/* Byte count len is minimum of buffer size and maxlen*/</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">len</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">KSIZE</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">maxlen</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">KSIZE</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">maxlen</span><span class="p">;</span>
<span class="w">    </span><span class="n">memcpy</span><span class="p">(</span><span class="n">user_dest</span><span class="p">,</span><span class="w"> </span><span class="n">kbuf</span><span class="p">,</span><span class="w"> </span><span class="n">len</span><span class="p">);</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Declaration of library function memcpy */</span>
<span class="cm">/* void *memcpy(void *dest, void *src, size_t n); */</span>
</code></pre></div>
<p><code>memcpy</code> 的第三参数是 <code>size_t</code>，是无符号的。如果传入的 <code>maxlen &lt; 0</code>，会导致远远多于 <code>KSIZE</code> 的数据被泄露到 <code>user_dest</code>  中。 </p>
<p><strong><em>怎样解决？</em></strong></p>
<p><strong>符号扩展 Sign Extension</strong></p>
<p>对于符号数，把 <span class="arithmatex"><span class="MathJax_Preview">w</span><script type="math/tex">w</script></span> 位补为 <span class="arithmatex"><span class="MathJax_Preview">w+k</span><script type="math/tex">w+k</script></span> 位：后 <span class="arithmatex"><span class="MathJax_Preview">w</span><script type="math/tex">w</script></span> 位不动，前 <span class="arithmatex"><span class="MathJax_Preview">k</span><script type="math/tex">k</script></span> 位补符号位。</p>
<p><strong><em>Signed Truncating ???</em></strong></p>
<p>有符号加法和无符号加法都可以构成阿贝尔群，且有转化：</p>
<p><strong>乘法</strong></p>
<p>-128 * -1 = -128</p>
<p>对未分配的内存存入数据</p>
<div class="highlight"><pre><span></span><code><span class="kt">void</span><span class="o">*</span><span class="w"> </span><span class="nf">copy_elements</span><span class="p">(</span><span class="kt">void</span><span class="w"> </span><span class="n">ele_src</span><span class="w"> </span><span class="p">[],</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">ele_cnt</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="kt">size_t</span><span class="w"> </span><span class="n">ele_size</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="cm">/*</span>
<span class="cm">    * Allocate buffer for ele_cnt objects, each of ele_size bytes</span>
<span class="cm">    * and copy from locations designated by ele_src</span>
<span class="cm">    */</span>
<span class="w">    </span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">result</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">malloc</span><span class="p">(</span><span class="n">ele_cnt</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">ele_size</span><span class="p">);</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">result</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="nb">NULL</span><span class="p">)</span>
<span class="w">        </span><span class="cm">/* malloc failed */</span>
<span class="w">        </span><span class="k">return</span><span class="w"> </span><span class="nb">NULL</span><span class="p">;</span>
<span class="w">    </span><span class="kt">void</span><span class="w"> </span><span class="o">*</span><span class="n">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>
<span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="p">;</span>
<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">ele_cnt</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">        </span><span class="cm">/* Copy object i to destination */</span>
<span class="w">        </span><span class="n">memcpy</span><span class="p">(</span><span class="n">next</span><span class="p">,</span><span class="w"> </span><span class="n">ele_src</span><span class="p">[</span><span class="n">i</span><span class="p">],</span><span class="w"> </span><span class="n">ele_size</span><span class="p">);</span><span class="w"> </span>
<span class="w">        </span><span class="cm">/* Move pointer to next memory region */</span>
<span class="w">        </span><span class="n">next</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="n">ele_size</span><span class="p">;</span>
<span class="w">    </span><span class="p">}</span>
<span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">result</span><span class="p">;</span>
<span class="p">}</span>
</code></pre></div>
<p>只用 <code>malloc</code> 分配了 <code>ele_cnt * ele_size % 2^32</code> 的空间，但是逐次使用了 <code>ele_cnt * ele_size</code> 的空间。</p>
<p>乘法位运算</p>
<p><code>(u &lt;&lt; 5) - (u &lt;&lt; 3)</code> <span class="arithmatex"><span class="MathJax_Preview">\Leftrightarrow</span><script type="math/tex">\Leftrightarrow</script></span> <code>u * 24</code></p>
<p><strong>除法</strong>
$$
x = qy + r, 0\leq r &lt; y\
\frac{x+y-1}{y} = q + (r + y - 1)/y\
\lfloor\frac{x+y-1}{y}\rfloor = q + \lfloor(r + y - 1)/y\rfloor
$$
<strong><em>再看</em>，除法使用右移来计算，由此产生的偏差用取整来弥补</strong></p>
<p>和算术运算都是环，但是不满足 <span class="arithmatex"><span class="MathJax_Preview">u&gt;0\Rightarrow u+v&gt;v</span><script type="math/tex">u>0\Rightarrow u+v>v</script></span>，<span class="arithmatex"><span class="MathJax_Preview">u&gt;0,v&gt;0\Rightarrow uv&gt;0</span><script type="math/tex">u>0,v>0\Rightarrow uv>0</script></span></p>
<p>为什么要用无符号？</p>
<p>需要用作边界条件的时候不要用无符号</p>
<div class="highlight"><pre><span></span><code><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cnt</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">-=</span><span class="w"> </span><span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">));</span>
</code></pre></div>
<p>会停不下来的。</p>
<p>多精度问题时/位操作时，需要使用无符号</p>
<p><strong>浮点数</strong></p>
<p>二进制的性质决定它会使用很多无限循环小数来表达很多十进制中常见的有理数。</p>
<p>如果直接固定小数点的位置，整数部分小数部分分别转换成二进制进行存储，会出现浪费</p>
<p>IEEE Standard 754
$$
(-1)^s \times M \times 2^E
$$
32位，符号 s 1 位，exp 8 位，frac 23 位</p>
<p>64位，符号 s 1 位，exp 11 位，frac 52 位</p>
<p>80位，符号 s 1 位，exp  位，frac  位（Intel CPU）</p>
<p><span class="arithmatex"><span class="MathJax_Preview">M</span><script type="math/tex">M</script></span> 和 <span class="arithmatex"><span class="MathJax_Preview">E</span><script type="math/tex">E</script></span> 不直接对应，但是是有对应关系的</p>
<p><span class="arithmatex"><span class="MathJax_Preview">E</span><script type="math/tex">E</script></span> 会加上一个 Bias，一般是 <span class="arithmatex"><span class="MathJax_Preview">2^{k-1}-1</span><script type="math/tex">2^{k-1}-1</script></span>，如 32 位的阶码位数为 8，<span class="arithmatex"><span class="MathJax_Preview">2^7-1 = 127</span><script type="math/tex">2^7-1 = 127</script></span>。<span class="arithmatex"><span class="MathJax_Preview">E = \exp - Bias</span><script type="math/tex">E = \exp - Bias</script></span>。</p>
<p>为什么IEEE编码要减 1？为了使用阶码为 0 的情形来表示 0 附近的数，为了使用阶码全是 1 的情形来表示无穷大和 NaN（Not A Number，在这种情形下一般的计算是不成立的）。</p>
<p><span class="arithmatex"><span class="MathJax_Preview">M\in [1,2)</span><script type="math/tex">M\in [1,2)</script></span> 会把最前面的 "<span class="arithmatex"><span class="MathJax_Preview">1.</span><script type="math/tex">1.</script></span>" 去掉。</p>
<p>由于如果只使用上面的规则，没有办法很好的处理 0 的问题，以至于在 0 附近出现很大的 Gap：最小只能是 <span class="arithmatex"><span class="MathJax_Preview">1\times 2^{-126}</span><script type="math/tex">1\times 2^{-126}</script></span>，它和 0 直接相差 <span class="arithmatex"><span class="MathJax_Preview">2^{-126}</span><script type="math/tex">2^{-126}</script></span>，但是比他大的那个数是 <span class="arithmatex"><span class="MathJax_Preview">(1+2^{-23})\times 3^{-126}</span><script type="math/tex">(1+2^{-23})\times 3^{-126}</script></span>，距离只有 <span class="arithmatex"><span class="MathJax_Preview">2^{-149}</span><script type="math/tex">2^{-149}</script></span>，这会导致两边距离差距太大，所以要引入特殊情形 Denormalized Values。</p>
<p>0 附近的（exp = 0）：</p>
<p>仍然使用 <span class="arithmatex"><span class="MathJax_Preview">2^{1-Bias}=2^{-126}</span><script type="math/tex">2^{1-Bias}=2^{-126}</script></span> 的阶，但是把 <span class="arithmatex"><span class="MathJax_Preview">M</span><script type="math/tex">M</script></span> 的 <span class="arithmatex"><span class="MathJax_Preview">1.</span><script type="math/tex">1.</script></span> 变为 <span class="arithmatex"><span class="MathJax_Preview">0.</span><script type="math/tex">0.</script></span>，此时的 <span class="arithmatex"><span class="MathJax_Preview">E\neq 0-Bias</span><script type="math/tex">E\neq 0-Bias</script></span>，而是 <span class="arithmatex"><span class="MathJax_Preview">E = 1-Bias</span><script type="math/tex">E = 1-Bias</script></span>。</p>
<p>frac = 0时，都是 0。会产生 <span class="arithmatex"><span class="MathJax_Preview">+0</span><script type="math/tex">+0</script></span> 和 <span class="arithmatex"><span class="MathJax_Preview">-0</span><script type="math/tex">-0</script></span> 的问题，要额外考虑。</p>
<p>无穷/NaN（exp 全是 1）：</p>
<p>当 frac = 0 时，表示无穷，当 frac ≠ 0 时，表示 NaN。</p>
<p><code>nan</code> 在逻辑表达式中，得到的全都是 False。存储中，它比任何数都大。</p>
<p>分为两种，<u>Q</u>uiet <u>NaN</u>（不会异常），<u>S</u>ignaling <u>NaN</u>（会发生异常）</p>
<p><strong>运算</strong></p>
<p>首先计算精确值，再存入期望的精度：frac 左移/右移，对应 exp +1/-1</p>
<p>exp 过长时，会产生溢出</p>
<p>frac 过长时，需要取整：如果取证位后面是 10000，那就在取证位上取**最近的偶数**，具有更好的统计效果。</p>
<p>乘法时，符号位异或，主要的麻烦在于 <span class="arithmatex"><span class="MathJax_Preview">M_1\times M_2</span><script type="math/tex">M_1\times M_2</script></span></p>
<p>加法时，首先计算精确值，再存入期望的精度</p>
<p>这样定义的加法不是阿贝尔群：（乘法也不是环，类似）</p>
<ul>
<li>
<p>不封闭（可能产生 inf 或 NaN）</p>
</li>
<li>
<p>可交换</p>
</li>
<li>
<p>不满足结合律（<span class="arithmatex"><span class="MathJax_Preview">(a+b)+c\neq a+(b+c)</span><script type="math/tex">(a+b)+c\neq a+(b+c)</script></span>），比如 <span class="arithmatex"><span class="MathJax_Preview">(3.14+1^{-10})-1^{-10}</span><script type="math/tex">(3.14+1^{-10})-1^{-10}</script></span> 可能不是 <span class="arithmatex"><span class="MathJax_Preview">3.14</span><script type="math/tex">3.14</script></span>，因为可能会 Round；但是 <span class="arithmatex"><span class="MathJax_Preview">3.14+(1^{-10}-1^{-10})</span><script type="math/tex">3.14+(1^{-10}-1^{-10})</script></span> 一定是 <span class="arithmatex"><span class="MathJax_Preview">3.14</span><script type="math/tex">3.14</script></span>。</p>
</li>
<li>
<p>有零元，但是 inf 和 nan 没有逆元</p>
</li>
<li>
<p>单调性 <span class="arithmatex"><span class="MathJax_Preview">a\geq b\Rightarrow a+c\geq b+c</span><script type="math/tex">a\geq b\Rightarrow a+c\geq b+c</script></span>，但是对 inf 和 nan 不成立</p>
</li>
</ul>
<p>Multiplication distributes over addition? 
Possibility of overflow, inexactness of rounding</p>
<p>比较 C 中是否有精度损失：</p>
<p><code>int</code> 精度比 <code>float</code> 中的 M 的位数要多，所以会损失</p>
<p><strong>Binary Codes for Decimal Digits</strong></p>
<p>用二进制表达十进制数，BCD: Binary Coded Decimal</p>
<p>Weight BCD Code (common used: 8421 code), No weight BCD Code (Gray code, Excess3 code 余3码)</p>
<p>Excess3 Code: 在 8421 基础上加 3（0 用 0011 表示）</p>
<p>格林码：相邻数字之间只有一个 bit 不一样</p>
<h3 id="representation-of-non-numeric-data-data-width-and-storage">Representation of non numeric data, data width and storage<a class="headerlink" href="#representation-of-non-numeric-data-data-width-and-storage" title="Permanent link">&para;</a></h3>
<p>bits / characters</p>
<p>American Standard Code for Information Interchange: 7 bits</p>
<p>32 位系统中，<code>int</code>, <code>long</code> 都是 4 位；64 位系统中，<code>long</code> 是 8 位。</p>
<p>Least Significant Bit vs. Least Significant Byte 最低位/最低 Byte</p>
<p>Big Endian: Least Significant Byte has highest address; Little Endian</p>
<h2 id="foundations-of-digital-logic">Foundations of Digital Logic<a class="headerlink" href="#foundations-of-digital-logic" title="Permanent link">&para;</a></h2>
<h3 id="introduction_1">Introduction<a class="headerlink" href="#introduction_1" title="Permanent link">&para;</a></h3>
<p>输入时模拟信号到数字信号，数字信号处理，再转换为模拟信号输出</p>
<p>模拟信号只有一些经验表达式，没有太多公式推导</p>
<h3 id="binary-logic-and-gates">Binary Logic and Gates<a class="headerlink" href="#binary-logic-and-gates" title="Permanent link">&para;</a></h3>
<p>逻辑运算：AND(<span class="arithmatex"><span class="MathJax_Preview">\cdot</span><script type="math/tex">\cdot</script></span>), OR(<span class="arithmatex"><span class="MathJax_Preview">+</span><script type="math/tex">+</script></span>), NOT(<span class="arithmatex"><span class="MathJax_Preview">\bar{A}, A', \sim A</span><script type="math/tex">\bar{A}, A', \sim A</script></span>), XOR(<span class="arithmatex"><span class="MathJax_Preview">\oplus</span><script type="math/tex">\oplus</script></span>)</p>
<p>一些符号，元件图</p>
<p>inversion (NOT), buffer(0 通过之后就是 0，1 通过之后就是 1), AND, OR, XOR, NAND, NOR, XNOR.</p>
<h3 id="digital-abstraction">Digital abstraction<a class="headerlink" href="#digital-abstraction" title="Permanent link">&para;</a></h3>
<p>GND Ground 接地，电压为 0。</p>
<p><span class="arithmatex"><span class="MathJax_Preview">V_{CC}</span><script type="math/tex">V_{CC}</script></span> 源电压（CMOS 中也会用 <span class="arithmatex"><span class="MathJax_Preview">V_{DD}/V_{SS}</span><script type="math/tex">V_{DD}/V_{SS}</script></span>，一般5V）</p>
<p><span class="arithmatex"><span class="MathJax_Preview">V_{IH}, V_{IL}, V_{OH}, V_{OL}</span><script type="math/tex">V_{IH}, V_{IL}, V_{OH}, V_{OL}</script></span> 逻辑电平，代表哪些电压范围代表1，哪些电压状态代表0</p>
<p>由于输出后，在传输过程中会有损耗，所以 <span class="arithmatex"><span class="MathJax_Preview">V_{IH} = V_{OH} - NM_{H}</span><script type="math/tex">V_{IH} = V_{OH} - NM_{H}</script></span>，这里的 <span class="arithmatex"><span class="MathJax_Preview">NM_{H}</span><script type="math/tex">NM_{H}</script></span> 是我们可以容忍的噪声的限度，指噪声对信号产生的最大影响</p>
<p><img alt="image-20220316141419062" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203161414178.png" /></p>
<p>选取时，取斜率为1的点进行测量？</p>
<h3 id="transistors">Transistors 晶体管<a class="headerlink" href="#transistors" title="Permanent link">&para;</a></h3>
<p>早期 TTL 功耗大</p>
<p>CMOS 整体架构：gate 栅极 source 源极 drain 漏极，具体可以分为 2 类 - nMOS, pMOS</p>
<p>nMOS 可以保证 gate 输入是 0 的时候，无论 source 是什么，drain 输出都是 0（不通）；但是 gate 输入是 1 的时候，得到的 drain 是被削弱的了 source。</p>
<p>pMOS 可以保证 gate 输入是 1 的时候，不通；但是 gate 输入是 0 时，通。（传 1 不会削弱，传 0 会削弱）</p>
<p>所以，nMOS 接地，pMOS 接电源。</p>
<p>非门：</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203161448710.png" alt="image-20220316144813649" style="zoom:33%;" /></p>
<p>一般的多输入的门：一个 MOS 串联，一个 MOS 并联</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203161449298.png" alt="image-20220316144951233" style="zoom:50%;" /></p>
<p>Buffer 相当于两个非门相连，可以创造延迟</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203161448571.png" alt="image-20220316144834523" style="zoom:33%;" /></p>
<p>Transmission Gate</p>
<p>A 是高电平，所以两个晶体管都导通；IN 为 1 时，主要由 pMOS 起作用，IN 为 0 时 主要由 nMOS 起作用。高阻值状态：Z。</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203161448098.png" alt="image-20220316144856048" style="zoom:33%;" /></p>
<p><strong>Propagation delay (tpd)</strong></p>
<p>在电路传输过程中，可能出现一些延迟。</p>
<p>当从 input 电平变化时开始计起，output 显现从 output 的高电平到低电平的变化所需的时间为 <span class="arithmatex"><span class="MathJax_Preview">t_{\text{PHL}}</span><script type="math/tex">t_{\text{PHL}}</script></span>；当从 input 电平变化时计起，output 显现这个从 output 的低电平到高电平的变化所需的时间为 <span class="arithmatex"><span class="MathJax_Preview">t_\text{PLH}</span><script type="math/tex">t_\text{PLH}</script></span>。</p>
<p>一般来讲传输的电压和延时是负相关的，但是如果电压高了功耗又高了。</p>
<p><strong>Rise and Fall Time (<span class="arithmatex"><span class="MathJax_Preview">T_r</span><script type="math/tex">T_r</script></span> , <span class="arithmatex"><span class="MathJax_Preview">T_f</span><script type="math/tex">T_f</script></span>)</strong></p>
<p>对于信号而言，也需要时间去达到输出的电平，分别记从低到高为 <span class="arithmatex"><span class="MathJax_Preview">t_r</span><script type="math/tex">t_r</script></span>，从高到低为 <span class="arithmatex"><span class="MathJax_Preview">t_f</span><script type="math/tex">t_f</script></span></p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203161502269.png" alt="image-20220316150242182" style="zoom:67%;" /></p>
<p><strong>Power dissipation</strong></p>
<p>功率损耗</p>
<p>静态功率损耗：由于泄露的电流而产生的功率损耗 <span class="arithmatex"><span class="MathJax_Preview">P_s = I_{DD}V_{CC}</span><script type="math/tex">P_s = I_{DD}V_{CC}</script></span>，对于 CMOS 而言很小。</p>
<p>动态功率损耗：由于状态改变，会充放电，不可避免的有功耗损耗</p>
<p><span class="arithmatex"><span class="MathJax_Preview">C_{PD}</span><script type="math/tex">C_{PD}</script></span> 信号变化时电能的功率损耗</p>
<p><span class="arithmatex"><span class="MathJax_Preview">C_L</span><script type="math/tex">C_L</script></span> 用来驱动其他设备的负载电容</p>
<p><span class="arithmatex"><span class="MathJax_Preview">f</span><script type="math/tex">f</script></span> 0.5倍的每秒输出变化频次</p>
<p><span class="arithmatex"><span class="MathJax_Preview">P_D = (C_{PD} + C_L)\times V_{CC}^2\times f</span><script type="math/tex">P_D = (C_{PD} + C_L)\times V_{CC}^2\times f</script></span></p>
<p><strong>Fan in and Fan out</strong></p>
<p>对于一个晶体管，几个输入能驱动几个输出是有上界的。</p>
<h3 id="boolean-algebra">Boolean Algebra<a class="headerlink" href="#boolean-algebra" title="Permanent link">&para;</a></h3>
<p>布尔代数不只是 Switching Algebra（二值逻辑），可以是多值的</p>
<p>我们只研究 Switching Algebra 中的两阶段逻辑：Two Level Logic</p>
<p><strong>公理及定理</strong>：</p>
<p>5条公理及其5条对偶（and 换成 or，01互换）</p>
<p>5条单变量定理及其4条对偶</p>
<p>6条多变量定理及其6条对偶</p>
<p>T8D: <span class="arithmatex"><span class="MathJax_Preview">X + YZ = (X + Y)(X + Z)</span><script type="math/tex">X + YZ = (X + Y)(X + Z)</script></span>，或的两边出现互为取反的表达式时，可以消掉一个</p>
<p>T9/T9D: <span class="arithmatex"><span class="MathJax_Preview">X + XY = X</span><script type="math/tex">X + XY = X</script></span>, <span class="arithmatex"><span class="MathJax_Preview">X(X + Y) = X</span><script type="math/tex">X(X + Y) = X</script></span>，可以去掉某个变量，消除冗余项</p>
<p>T11: <span class="arithmatex"><span class="MathJax_Preview">XY + \overline{X}Z+ YZ= XY + \overline{X}Z</span><script type="math/tex">XY + \overline{X}Z+ YZ= XY + \overline{X}Z</script></span>，消除冗余项</p>
<p>T11D: <span class="arithmatex"><span class="MathJax_Preview">(X + Y)(\overline{X} + Z)(Y + Z) = (X + Y)(\overline{X} + Z)</span><script type="math/tex">(X + Y)(\overline{X} + Z)(Y + Z) = (X + Y)(\overline{X} + Z)</script></span>，消除冗余项</p>
<p>4条n变量定理及其3条对偶</p>
<p>T13, T13D 是德摩根律一般形态，T14 是其推广并抽象化，证明：
$$
X+Y + \overline{X}\cdot\overline{Y} = (X+Y+\overline{X})(X+Y+\overline{Y}) = (1+X)(1+Y) = 1\
(X+Y)(\overline{X}\cdot\overline{Y}) = 0\cdot \overline{Y} + 0\cdot\overline{X} = 0
$$</p>
<p>T15, T15D 香农定理：可以减少输入，类似条件概率</p>
<p>T15D 为什么对？
$$
F(X_1, \cdots, X_n) = X_1F(1,\cdots, X_n)+\overline{X}_1F(0,\cdots, X_n)
$$</p>
<div class="arithmatex">
<div class="MathJax_Preview">
F(X_1, \cdots, X_n) = [X_1+F(1,\cdots, X_n)][\overline{X}_1+F(0,\cdots, X_n)]
</div>
<script type="math/tex; mode=display">
F(X_1, \cdots, X_n) = [X_1+F(1,\cdots, X_n)][\overline{X}_1+F(0,\cdots, X_n)]
</script>
</div>
<p><strong>优先级</strong>：括号、NOT、AND、OR</p>
<p><strong>对偶</strong>：</p>
<p>and 换成 or，01互换，<strong>不会互换取反</strong>；即使是有 and or 在取反号里，也是简单的互换</p>
<p>自对偶：自己的对偶还是自己</p>
<p>一个等式，可以左右同时取对偶，等式依然成立
$$
\overline{X}\overline{Y}Z+X\overline{Y} = \overline{Y}(X+\overline{X}Z)\xlongequal{\text{T8D}}\overline{Y}(X+\overline{X})(X+Z) = \overline{Y}(X + Z)
$$</p>
<h3 id="logic-functions">Logic functions<a class="headerlink" href="#logic-functions" title="Permanent link">&para;</a></h3>
<p><strong>真值表</strong>：假定哪个是 1 哪个是 0（if, if, if, ...），实在不行的时候可以利用真值表证明相等</p>
<p>布尔表达式不是唯一的，但是真值表是唯一的</p>
<p>函数的取反：对偶 + 变量也取反</p>
<p>布尔表达式的**规范型** Canonical Forms</p>
<p>minterm: 每个变量严格只出现一次的乘项</p>
<p>maxterm: 每个变量严格只出现一次的加项</p>
<p>每一个最小项都可以对应一个二进制数，<span class="arithmatex"><span class="MathJax_Preview">\overline{X}YZ=011</span><script type="math/tex">\overline{X}YZ=011</script></span>，这相当依次在真值表中读取一种变量 01 排列；</p>
<p>每一个最大项也可以对应一个二进制数，<span class="arithmatex"><span class="MathJax_Preview">X+\overline{Y}+\overline{Z}=011</span><script type="math/tex">X+\overline{Y}+\overline{Z}=011</script></span>。</p>
<p><strong>规范型</strong>：唯一的最小项之和（最小项全部加起来得到的是1），或是唯一的最大项之积（最大项全部乘起来是0）</p>
<p>可以由真值表，直接确定规范型</p>
<p>布尔表达式的**标准型**  Standard Forms</p>
<p>规范型中要求每一个最小项/最大项中，每个变量都出现，所以可能有冗余，标准型中去掉了这种冗余。标准型也是不唯一的。</p>
<p>把标准型化为规范型：补 1 或补 0。
$$
\begin{aligned}
f(x,y,z) &amp;= \overline{x}\overline{y}z + y\overline{z} + x\overline{z}\
&amp;= \overline{x}\overline{y}z + (x+\overline{x})y\overline{z} + x\overline{z}\
\end{aligned}
$$
$$
\begin{aligned}
F(X,Y,Z) &amp;= \sum m(1,2,4,6)\
&amp;= \sum m(001, 010, 100, 110)\
&amp;= \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XY\overline{Z}
\end{aligned}
$$</p>
<p>使用 maxterm 时，<span class="arithmatex"><span class="MathJax_Preview">F = \prod M(0,3,5,7)</span><script type="math/tex">F = \prod M(0,3,5,7)</script></span></p>
<p><strong>Circuit Optimization</strong></p>
<p><strong>Literal</strong> cost (L)</p>
<p>数数变量出现多少个，下例中 L=8
$$
BD+A\overline{B}C+A\overline{C}\overline{D}
$$
Gate input cost (G)</p>
<p>不管最外层的与门/或门，只是在 Literal Cost 的基础上加上项数，下例中 L=9, G=12
$$
BD+A\overline{B}C+A\overline{C}\overline{D}+C
$$
Gate input cost with NOTs (GN)</p>
<p>再加上 Not，下例中 L = 10, G = 14, GN = 17
$$
(A+B)(A+D)(B+C+\overline{D})(\overline{B}+\overline{C}+D)
$$</p>
<h3 id="simplification-of-logic-functions">Simplification of logic functions<a class="headerlink" href="#simplification-of-logic-functions" title="Permanent link">&para;</a></h3>
<p>Algebra Method, Use the theorems; </p>
<p><strong>Karnaugh Map</strong>, Graphical representations</p>
<p>使用类似格雷码的编码，相邻格子之间只有一位不同，原理：<span class="arithmatex"><span class="MathJax_Preview">AB+A\overline{B} = A</span><script type="math/tex">AB+A\overline{B} = A</script></span></p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203180925086.png" alt="image-20220318092526872" style="zoom:67%;" /></p>
<p>一般超过 4 个就不再使用，用法就是画最大的圈圈，最小值的话就是把圈里的加起来，这样就化简很多。画圈圈一般画 2 的倍数（因为是 prime 的），不要忘记考虑边界和四个角也是可以拼起来的。</p>
<p><strong>蕴含项 Implicant</strong>: Product of literals ABC, AC, BC, 每一种可能的圈，圈的大小是 <span class="arithmatex"><span class="MathJax_Preview">2^n</span><script type="math/tex">2^n</script></span>。</p>
<p><strong>Prime Implicant</strong>: implicant corresponding to the largest circle in a K map, i.e., is a product term obtained by combining the maximum possible number of adjacent squares in the map into a
rectangle with the number of squares a power of 2. 没有其他更大的蕴含项可以 Cover 它的蕴含项。</p>
<p><strong>Essential Prime Implicant</strong>: A prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms. 必须含有至少一个没被包含在其它蕴含项中的项，而且它一定得也是 PI。</p>
<p>找质蕴含项（PI）：</p>
<p><img alt="image-20220323143144736" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231431849.png" />
$$
F(A,B,C,D) = A+\overline{B}\overline{D}+\overline{B}C
$$
找实质蕴含项（EPI），然后再找一些 Selected PI 覆盖所有的项：</p>
<p><img alt="image-20220323143349390" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231433464.png" /></p>
<p>先把那些所有项都被其他质蕴含项 Cover 的去掉，得到图2，然后再把那些没被 Cover 的质蕴含项加回去作为 Selected PI。</p>
<p>如果有 don't case 的项 <code>x</code>，可以把它当成 1 来看，但是不额外加 Selected PI。即，如果加上他可以让 4 个变 8 个，就加，要不然丢在外面也可以。</p>
<p><strong>De Morgan's Theorem in Circuit</strong></p>
<p><img alt="image-20220323144444433" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231444538.png" /></p>
<h2 id="combinational-logic-design">Combinational Logic Design<a class="headerlink" href="#combinational-logic-design" title="Permanent link">&para;</a></h2>
<h3 id="introduction-to-verilog-hdl">Introduction to Verilog HDL<a class="headerlink" href="#introduction-to-verilog-hdl" title="Permanent link">&para;</a></h3>
<p>FPGA, ASIC(专用集成电路) 硬件描述语言，并非类似 CPU, GPU 的软硬件分开</p>
<p>CPU 等通过指令操作硬件，增加了通用性但是牺牲了效率。</p>
<p>HDL: Hardware description language</p>
<p>设计流程：Logic design with HDL, Simulation, Synthesis 形成逻辑电路上的整合, Physical Design 物理设计（布局、布线、静态时序分析 Delay）, Final step 流片</p>
<p><strong>Modeling methods</strong></p>
<p>Structured Modeling: Module level, Gate level, Switch level</p>
<p>Dataflow Modeling: 数据在电路中流动的方向，组合逻辑电路</p>
<p>一般设计 Gate Level 编程的方法：画真值表，然后简化表达，然后画图</p>
<p><img alt="image-20220323152157991" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231521075.png" /></p>
<p>门级：</p>
<p><img alt="image-20220323152223462" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231522676.png" /></p>
<p>数据流：</p>
<p><img alt="image-20220323152714975" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231527173.png" /></p>
<p>条件：</p>
<p><img alt="image-20220323152746498" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231527626.png" /></p>
<p><img alt="image-20220323152758917" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231527079.png" /></p>
<p>行为级（可能出现不了解的错误）：</p>
<p><img alt="image-20220323152808430" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/imgs/2022/03/202203231528556.png" /></p>
<h3 id="about-combinational-logic-circuits">About combinational logic circuits<a class="headerlink" href="#about-combinational-logic-circuits" title="Permanent link">&para;</a></h3>
<p>数字逻辑电路，可以理解成一些输入 -&gt; 一些输出</p>
<p>组合 Combinational 逻辑电路：当前输出只取决于当前输入</p>
<p>时序 Sequential 逻辑电路：结果由当前输入和以前的状态共同决定</p>
<p>性质：</p>
<ul>
<li>
<p>每个 Element 都可以表达成一个组合逻辑电路</p>
</li>
<li>
<p>Node 节点：指的是线相交的地方，它只能作为一个 Element 的输出</p>
</li>
<li>
<p>组合逻辑电路中不能有回路 Loop</p>
</li>
</ul>
<p>Design Choice：</p>
<p>理论上来讲，所有逻辑电路都可以通过规范型，来形成一个只有 2 层的电路，例如，若使用 minterm，第一层全是 AND，第二层是一个大 OR。有时候某个门的输入太多，所以实际上还是需要使用多级电路 Multi-Level。</p>
<h3 id="some-classicbasic-designs">Some classic/basic designs<a class="headerlink" href="#some-classicbasic-designs" title="Permanent link">&para;</a></h3>
<p>Encoder and decoder</p>
<p><strong>多路选择器 Multiplexer</strong></p>
<p><img alt="image-20220330141257398" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301413381.png" /></p>
<p>对应的布尔表达式：
$$
F = \overline{S_0}\overline{S_0}A + \overline{S_0}S_1B + S_0\overline{S_1}C + S_0S_1D
$$
如果拆分成 Decoder 和 AND-OR，相当于上式加括号，可以减小复杂度，而且更清晰。</p>
<p><strong>多路分配器 Demultiplexer</strong></p>
<p><img alt="image-20220330142331853" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301423942.png" /></p>
<p>D 只能出现在 D1, D2, D3, D4 中的一个</p>
<p>把多个输入端输入到总线上，再在输出时从主线通过分配器分配信号</p>
<p><strong>半加器 Half Adder</strong></p>
<p>不考虑进位输入</p>
<p><img alt="image-20220330150146929" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301501004.png" /></p>
<p>$$
F = A\oplus B, C_{out} = AB
$$
<strong>全加器 Full Adder</strong></p>
<p><img alt="image-20220330143236492" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301432587.png" /></p>
<p>只需要按照真值表，把指为 1 的加起来：
$$
\begin{aligned}
F &amp;= \overline{A}\overline{B}C_{in}+ \overline{A}B\overline{C_{in}}+ A\overline{B}\overline{C_{in}} + ABC_{in}\
&amp;\xlongequal{\triangle}A\oplus B\oplus C_{in}\
\end{aligned}
$$
异或运算中，取 1 的变量值个数是奇数。
$$
\begin{aligned}
C_{out} &amp;= \overline{A}BC_{in} + A\overline{B}C_{in} + AB\overline{C_{in}} + ABC_{in}\
&amp;= BC_{in} + A\overline{B}C_{in} + AB\overline{C_{in}}\
&amp;= (B + A\overline{B})C_{in} + AB\overline{C_{in}}\
&amp;= (B + A)(B + \overline{B})C_{in} + AB\overline{C_{in}}\
&amp;= AC_{in} + BC_{in} + AB\overline{C_{in}}\
&amp;= A(C_{in} + B\overline{C_{in}}) + BC_{in}\
&amp;= A(B + C_{in}) + BC_{in}\
&amp;= AB + (A + B)C_{in}\
\end{aligned}
$$
如果一个变量和它的取反同时出现在加号两边，可以使用 T8D。</p>
<p>利用半加器实现全加器：一种画法清晰的方法 - 对于进位使用全加器，对于这一位的输出使用半加器。</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301446967.png" alt="image-20220330144642857" style="zoom: 33%;" /></p>
<p>直接复用：</p>
<p>首先看逻辑表达式，<span class="arithmatex"><span class="MathJax_Preview">AB + (A + B)C_{in} = AB + (A \oplus B)C_{in}</span><script type="math/tex">AB + (A + B)C_{in} = AB + (A \oplus B)C_{in}</script></span>，下证
$$
\begin{aligned}
AB + (A + B)C_{in} &amp;= AB + ((AB + A\overline{B}) + (BA + B\overline{A}))C_{in}\
&amp;= AB(1 + C_{in}) + (A\overline{B} + \overline{A}B)C_{in}\
&amp;= AB + (A \oplus B)C_{in}\
\end{aligned}
$$
所以也是类似半加器的，与门 + 复用异或，最后加一个或。全加器是 2 级电路（化为最小项就是 2，可以用多输入的门）。</p>
<h3 id="timing-analysis">Timing analysis<a class="headerlink" href="#timing-analysis" title="Permanent link">&para;</a></h3>
<p>Propagation delay <span class="arithmatex"><span class="MathJax_Preview">T_{pd}</span><script type="math/tex">T_{pd}</script></span> = max delay from input to output，所有的输出都稳定下来</p>
<p>Contamination delay <span class="arithmatex"><span class="MathJax_Preview">T_{cd}</span><script type="math/tex">T_{cd}</script></span> = min delay from input to output，只要有一个输出发生改变了</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301506506.png" alt="image-20220330150617375" style="zoom:67%;" /></p>
<p>Race Hazard 可能出现的现象：</p>
<p>如果 A 的输入从 0 到 1，不会有变化；但是 Ａ 的输入从 1 到 0，就会有变化。</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301510217.png" alt="image-20220330151051136" style="zoom:50%;" /></p>
<h2 id="computational-operations-units">Computational Operations &amp; Units<a class="headerlink" href="#computational-operations-units" title="Permanent link">&para;</a></h2>
<h3 id="basic-computational-units">Basic computational units<a class="headerlink" href="#basic-computational-units" title="Permanent link">&para;</a></h3>
<p><strong>Multibit Carry Propagate Adders (CPA)</strong></p>
<p>加法器的优化</p>
<ul>
<li>Ripple-carry - Slow 串行</li>
<li>Carry-lookahead - Fast</li>
<li>Prefix - Faster</li>
</ul>
<p><strong>Ripple Carry Adder (RCA)</strong></p>
<p>行xing波，把各个一位全加器串起来，前一位的 <span class="arithmatex"><span class="MathJax_Preview">C_{out}</span><script type="math/tex">C_{out}</script></span> 作为下一位的 <span class="arithmatex"><span class="MathJax_Preview">C_{in}</span><script type="math/tex">C_{in}</script></span>。</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">FA</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">x</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span><span class="w"> </span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">s</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span>
<span class="p">);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">s</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">x</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">y</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">x</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cin</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="p">(</span><span class="n">y</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">cin</span><span class="p">);</span>
<span class="k">endmodule</span>

<span class="k">module</span><span class="w"> </span><span class="n">RCA</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">x</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">s</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="n">cout</span><span class="p">,</span>
<span class="p">);</span>
<span class="w">    </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="w">    </span><span class="n">FA</span><span class="w"> </span><span class="n">fa0</span><span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">y</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">s</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">1</span><span class="p">]);</span>
<span class="w">    </span><span class="n">FA</span><span class="w"> </span><span class="n">fa1</span><span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">y</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">s</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">2</span><span class="p">]);</span>
<span class="w">    </span><span class="n">FA</span><span class="w"> </span><span class="n">fa2</span><span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">y</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">s</span><span class="p">[</span><span class="mh">2</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">3</span><span class="p">]);</span>
<span class="w">    </span><span class="n">FA</span><span class="w"> </span><span class="n">fa3</span><span class="p">(</span><span class="n">x</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">y</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">s</span><span class="p">[</span><span class="mh">3</span><span class="p">],</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">4</span><span class="p">]);</span>
<span class="w">    </span><span class="k">assign</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">c</span><span class="p">[</span><span class="mh">4</span><span class="p">];</span>
<span class="k">endmodule</span>
</code></pre></div>
<p><strong>Carry Lookahead Adder (CLA)</strong></p>
<p>如果把上面的依赖调用展开，就可以避免依赖</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202203301530537.png" alt="image-20220330153012458" style="zoom:67%;" /></p>
<p>进一步地，如果使用下面的变量替换：</p>
<p><span class="arithmatex"><span class="MathJax_Preview">G_i = A_iB_i</span><script type="math/tex">G_i = A_iB_i</script></span> 作为生成进位的功能</p>
<p><span class="arithmatex"><span class="MathJax_Preview">P_i = A_i \oplus B_i</span><script type="math/tex">P_i = A_i \oplus B_i</script></span> 作为传播进位的功能</p>
<p><span class="arithmatex"><span class="MathJax_Preview">C_{i + 1} = A_iB_i + (A_i + B_i)C_i = G_i + P_i C_i</span><script type="math/tex">C_{i + 1} = A_iB_i + (A_i + B_i)C_i = G_i + P_i C_i</script></span>。<span class="arithmatex"><span class="MathJax_Preview">S_i = P_i\oplus C_i</span><script type="math/tex">S_i = P_i\oplus C_i</script></span></p>
<p>这样可以有
$$
\begin{aligned}
C_4 &amp;= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0\
&amp;= G_3+P_3(G_2+P_2(G_1+P_1G_0)) + P_3 P_2 P_1 P_0 C_0\
&amp;= G_{3:0}+P_{3:0}C_0
\end{aligned}
$$
所以每个 FA（全加器）都可以独立并行产生 <span class="arithmatex"><span class="MathJax_Preview">G_i, P_i</span><script type="math/tex">G_i, P_i</script></span>，然后全部提供给 CLU 来计算 <span class="arithmatex"><span class="MathJax_Preview">C_{i}</span><script type="math/tex">C_{i}</script></span>。之后再计算 <span class="arithmatex"><span class="MathJax_Preview">S_i</span><script type="math/tex">S_i</script></span> 时需要 <span class="arithmatex"><span class="MathJax_Preview">C_{in_i}</span><script type="math/tex">C_{in_i}</script></span>，可以由 CLU 提供，是可以并行计算的。</p>
<p><img alt="image-20220401083454564" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204010834764.png" /></p>
<p>CLU 是 3 级门电路，最小项的2 + G,P计算时的1 = 3</p>
<p><span class="arithmatex"><span class="MathJax_Preview">S_i</span><script type="math/tex">S_i</script></span> 是在 <span class="arithmatex"><span class="MathJax_Preview">C_{i}</span><script type="math/tex">C_{i}</script></span> 基础上算的，所以是 3+1 = 4</p>
<p>实际使用时，不能让流入门的电路过多，所以要分成一个个 Block：例如，每4位算一次</p>
<p>如，定义
$$
G_{i:j} = G_i+P_i(G_{i-1}+P_{i-1}(G_{i-2}+P_{i-2}G_j))\
P_{i:j} = P_{i}P_{i-1}P_{i-2}P_{j}\
C_{i+1} = G_{i:j} + P_{i:j}C_j
$$
则有
$$
C_4 = G_{3:0} + P_{3:0}C_0\
C_8 = G_{7:4} + P_{7:4}C_4\
C_{12} = G_{11:8} + P_{11:8}C_8\
C_{16} = G_{15:12} + P_{15:12}C_{12}\
$$
相当于每个 Block 内部是并行的，但是用串行的方式再组合起来。</p>
<p><strong>Prefix Adder</strong></p>
<p>由于 <span class="arithmatex"><span class="MathJax_Preview">C_i</span><script type="math/tex">C_i</script></span> 可以看作从最低位一直到 <span class="arithmatex"><span class="MathJax_Preview">i</span><script type="math/tex">i</script></span> 位的进位 Generate，所以我们定义 <span class="arithmatex"><span class="MathJax_Preview">C_{i} = G_{i:-1}</span><script type="math/tex">C_{i} = G_{i:-1}</script></span>，然后有
$$
G_{i:j}=G_{i:k}+P_{i:k}G_{k-1:j}\
P_{i:j} = P_{i:k}P_{k-1:j}
$$
然后利用树形结构（复杂度是 <span class="arithmatex"><span class="MathJax_Preview">\log</span><script type="math/tex">\log</script></span> 的），用类似前缀和的方式计算？</p>
<p><strong>Half Subtractor</strong>
$$
D = X\oplus Y, B_{out} = \overline{X}Y
$$
<strong>Full Subtractor</strong>
$$
D = X\oplus Y\oplus B_{in}, B_{out} = \overline{X}Y + (\overline{X} + Y)B_{in}
$$
另一种全减器，利用补码性质：<span class="arithmatex"><span class="MathJax_Preview">X-Y = X + \overline{Y} + 1</span><script type="math/tex">X-Y = X + \overline{Y} + 1</script></span>，这个 <span class="arithmatex"><span class="MathJax_Preview">1</span><script type="math/tex">1</script></span> 放在 <span class="arithmatex"><span class="MathJax_Preview">C_{in}</span><script type="math/tex">C_{in}</script></span> 来读入进去</p>
<h3 id="fixed-number-operations">Fixed number operations<a class="headerlink" href="#fixed-number-operations" title="Permanent link">&para;</a></h3>
<p>Adder-Subtractors 加减器</p>
<p>S 本身也被作为 <span class="arithmatex"><span class="MathJax_Preview">C_0</span><script type="math/tex">C_0</script></span> 输入</p>
<p>Flags: Overflow Flag, Carry Flag, Zero Flag, Sign Flag</p>
<p>溢出 Overflow，只针对有符号的运算而言的</p>
<p>有符号的溢出的定义：对应了正+正=负，以及负+负=正两种情况，只要有了溢出，那结果一定不对；正数加负数一定是没有溢出的。</p>
<p>进位 Carry Flag 的定义：是否多了一位，代表的是比高位更高一位的数</p>
<p>不能依靠是否进位来判断是否溢出，比如 <span class="arithmatex"><span class="MathJax_Preview">(-1) + 7 = 6</span><script type="math/tex">(-1) + 7 = 6</script></span>，即 <span class="arithmatex"><span class="MathJax_Preview">1111 + 0111 = 10110</span><script type="math/tex">1111 + 0111 = 10110</script></span>，虽然有进位，但是后 4 位结果是对的，并没有溢出。</p>
<p>ZF：<code>~(|S)</code>，所有 bits 都是 0 的时候，取反才是 1。</p>
<p>SF：最高位</p>
<p>OF：1. 符号位发生正正得负或负负得正；2. <span class="arithmatex"><span class="MathJax_Preview">OF = C_{n - 1} \oplus C_{n}</span><script type="math/tex">OF = C_{n - 1} \oplus C_{n}</script></span>
$$
\begin{aligned}
OF &amp;= A_{n-1}B_{n-1}\overline{F}<em>{n-1}+\overline{A}</em>{n-1}\overline{B}<em>{n-1}{F}</em>{n-1}\
&amp;= C_{n - 1} \oplus C_{n}
\end{aligned}
$$
可以通过真值表证明。如果 <span class="arithmatex"><span class="MathJax_Preview">C_{n-1}=1</span><script type="math/tex">C_{n-1}=1</script></span>，<span class="arithmatex"><span class="MathJax_Preview">C_n=0</span><script type="math/tex">C_n=0</script></span>，意味着正正得负溢出（从 <span class="arithmatex"><span class="MathJax_Preview">n-2</span><script type="math/tex">n-2</script></span>  位进上来一个 1，然后反而不再进位了，就相当于 <span class="arithmatex"><span class="MathJax_Preview">n-1</span><script type="math/tex">n-1</script></span> 位（符号位）都是 0，但结果是 1）</p>
<p>CF：对于加法或者直接做减法，CF=1就意味着有进位/借位，CF=0意味着没有进位/借位；对于把减数取反加一再用加法的方式的减法而言，CF=1意味着没有进位，CF=0意味着有进位。</p>
<p>所以，对于取反加一的这种减法，对 Carry 后面的结果而言是相同的，但是会把 Carry 给取反。</p>
<p>实际应用时，用 <span class="arithmatex"><span class="MathJax_Preview">C_0=1</span><script type="math/tex">C_0=1</script></span> 来表示进行减法运算（传入的是 <span class="arithmatex"><span class="MathJax_Preview">A</span><script type="math/tex">A</script></span> 和 <span class="arithmatex"><span class="MathJax_Preview">\sim B</span><script type="math/tex">\sim B</script></span> ），用 <span class="arithmatex"><span class="MathJax_Preview">C_0=0</span><script type="math/tex">C_0=0</script></span> 进行加法运算，那么就有 <span class="arithmatex"><span class="MathJax_Preview">CF = C_{n}\oplus C_0</span><script type="math/tex">CF = C_{n}\oplus C_0</script></span>。</p>
<h3 id="arithmetic-logic-unit-alu">Arithmetic logic unit (ALU)<a class="headerlink" href="#arithmetic-logic-unit-alu" title="Permanent link">&para;</a></h3>
<p>可以实现 AND, OR, ADD 等</p>
<p>ALU 进行了很多运算后，有许多可以有的输出，ALU 中是逻辑门、全加器和多路选择器的结合，通过多路选择器选择到底输出哪一个 Result。</p>
<p>定义运算符 <strong>SLT</strong> (Set Less Than)：如果 <span class="arithmatex"><span class="MathJax_Preview">A&lt;B</span><script type="math/tex">A<B</script></span>，输出 1；如果 <span class="arithmatex"><span class="MathJax_Preview">A\ge B</span><script type="math/tex">A\ge B</script></span>，输出 0。只需要在减之后的结果上，对最高位进行 0 扩展（Zero Extend）即可输出（最终输出为 <code>0x00000001</code> 或 <code>0x00000000</code>）。</p>
<p><strong>Shift</strong>：逻辑左移右移、算数左移右移、循环左移右移</p>
<p><code>shamt</code>: Shift Amount，移动几位；实现方式：多路选择器 + 连导线</p>
<p><strong>Multiplication</strong></p>
<p>被乘数：Multiplicand；乘数：Multiplier；部分积（竖式的中间结果）：Partial Products</p>
<p>由于二进制表示中，只有 0 和 1，那其实相当于被乘数左移某些位数之后，再加起来；乘数的作用是为了确定这个“某些位数”。如果乘数中每一位是 0，那对应的部分积中的那一行一定都是 0，对结果是没有影响的。</p>
<p><strong>法1</strong>：由于把所有的 Partial Product 是要全加起来的，如果单独保存会占用大量内存空间，所以采用 Partial Sum 的方式，每一步都将被乘数左移一次、把乘数右移一次，然后看乘数最低位如果是 1，则把对应的被乘数加到 Partial Sum 里。</p>
<p>这个过程中，假设原数的位数是 <span class="arithmatex"><span class="MathJax_Preview">x</span><script type="math/tex">x</script></span> bit，那部分和、被乘数以及积都需要 <span class="arithmatex"><span class="MathJax_Preview">2x</span><script type="math/tex">2x</script></span> bit（还需要左移），乘数需要 <span class="arithmatex"><span class="MathJax_Preview">x</span><script type="math/tex">x</script></span> bit（因为只需要右移）。</p>
<p>缺陷：ALU和被乘数需要的位数过大，需要 <span class="arithmatex"><span class="MathJax_Preview">2x</span><script type="math/tex">2x</script></span>；乘积在最后一步之前都不需要 <span class="arithmatex"><span class="MathJax_Preview">2x</span><script type="math/tex">2x</script></span>；最后通过右移把乘数寄存器排空了，很多空间被浪费掉了</p>
<p>优化？</p>
<p><strong>法2</strong>：我们只需要保证，乘数和乘积的对应最低位都相同即可；所以我们可以把乘数的最后一位和被乘数乘起来，然后把结果存在 product 的前 <span class="arithmatex"><span class="MathJax_Preview">x</span><script type="math/tex">x</script></span> 位里，之后把乘数右移、product 右移，这样就大大节省了空间。</p>
<p>但是这里，product 还是额外占用空间了的。</p>
<p><strong>法3</strong>：我们发现，乘积的后 <span class="arithmatex"><span class="MathJax_Preview">p</span><script type="math/tex">p</script></span> 位是无效的，而乘数的前 <span class="arithmatex"><span class="MathJax_Preview">p</span><script type="math/tex">p</script></span> 位是有效的。所以刚好可以用乘积的寄存器的后几位来存乘数，可以避免乘积寄存器的浪费。</p>
<p><strong>Signed Multiplication</strong></p>
<ol>
<li>考虑符号扩展（算术右移）</li>
<li>最后一次的时候，乘数最高位如果是 1，那最后一次要在前x位减被乘数</li>
</ol>
<p><strong>Booth's Encoding</strong></p>
<p>在二进制中，如果遇到连续的 1，实际上等价于把 1 的最低位对应的次方给减掉，再加上 1 的最高位的高一位对应的次方</p>
<p>比如，<span class="arithmatex"><span class="MathJax_Preview">6 = (0110)_2 = 2^3-2^1</span><script type="math/tex">6 = (0110)_2 = 2^3-2^1</script></span></p>
<p>可以用这个来优化乘法：遇到减的就加取反加一</p>
<p>原理：
$$
\begin{aligned}
b\times \overline{a_{31}a_{30}\dots a_0} =&amp; a_0\times b\times 2^0 + a_1\times b\times 2^1+\cdots +a_{31}\times b\times 2^{31}\
=&amp; (0-a_0)\times b\times 2^{0} + (a_0 - a_1)\times b\times 2^1 + \cdots + (a_{30} - a_{31})\times b\times 2^{31}\&amp;+a_{31}\times b\times 2^{32}\
\mod2^{32}\equiv&amp; (0-a_0)\times b\times 2^{0} + (a_0 - a_1)\times b\times 2^1 + \cdots + (a_{30} - a_{31})\times b\times 2^{31}
\end{aligned}
$$
用法：在最低位的最后再补一个 0，这样能增加算法通用性</p>
<p>还可以使用两位一组，同时判断 2 位，每次右移 2 位</p>
<p><img alt="image-20220408091826607" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204080918769.png" /></p>
<p>If Booth’s encoding is '2': Shift multiplicand left by 1, then subtract
If Booth’s encoding is '1': Subtract
If Booth’s encoding is '0': Do nothing
If Booth’s encoding is '1': Add
If Booth’s encoding is '2': Shift multiplicand left by 1, then add</p>
<p>还可以直接从竖式基础上直接转换为加法器，然后使用对加法器的优化来优化。</p>
<p><strong>具体算法</strong>：</p>
<p>像刚刚一样，最开始前 4 位表示 Product，后 4 位表示 Multiplier，然后不断右移，把新的要减/加的加到前 4 位。</p>
<p>Booth 算法右移的时候，无论是计算无符号还是有符号，都使用算术右移。</p>
<p>如，<span class="arithmatex"><span class="MathJax_Preview">(1000)_2\times (0100)_2</span><script type="math/tex">(1000)_2\times (0100)_2</script></span></p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204131416574.png" alt="image-20220413141648291" style="zoom:50%;" /></p>
<p><strong>Division</strong></p>
<p>当余数&gt;除数时，商得1</p>
<p>restoring division “恢复余数除法”，先减，如果发现减成负了，再恢复</p>
<p>需要注意：如果计算 32 位除法 ，需要多做一次，共 33 次循环</p>
<p><strong>法1</strong>：除数扩展到2倍。每次循环里，首先把商左移一位，然后除数右移，然后拿被除数和它相减，如果是负则把被除数加回去然后跳过，如果是正则把商最低位设为1，（被除数已经减过除数）。</p>
<p><strong>法2</strong>：只需要32次，因为第一次实际是没用的？空间上的开销可以改进，只需要把商存在被除数里，除数不变，让被除数左移</p>
<p><strong>法3</strong>：不恢复余数的除法，针对法2的改进。????????? 加、Shift、减 == Shift、加</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204131451834.png" alt="image-20220413145111557" style="zoom: 67%;" /></p>
<p>除法只能处理非符号数，对于符号数还是只能先把它取绝对值然后再加符号。</p>
<h2 id="sequential-logic-design">Sequential Logic Design<a class="headerlink" href="#sequential-logic-design" title="Permanent link">&para;</a></h2>
<h3 id="introduction-to-sequential-circuits">Introduction to sequential circuits<a class="headerlink" href="#introduction-to-sequential-circuits" title="Permanent link">&para;</a></h3>
<p>组合逻辑里，线不能来自两个输入，因为它不能存储状态。</p>
<p>时序逻辑里，可以存储状态，状态：通过当前的信息唯一确定下一个步骤的动作</p>
<p>双稳态电路 Bistable circuits: Latches 锁存器, Flip-flops 触发器</p>
<p>电平（低电平 Low 高电平 High），从低到高的那部分叫做 Rising Edge，从高到低的是 Falling Edge</p>
<p>时钟周期 Clock Level：信号在高和低之间的变化</p>
<p>Level-triggered/sensitive 电平触发/电平敏感，和电平相关的</p>
<p>Edge-triggered/sensitive 边缘触发/边缘敏感，发生改变的时候才会触发</p>
<p>脉冲触发：Pulse triggered</p>
<p>一般使用 Edge-triggered，因为电平维持时间一般是很长的，时时刻刻都在触发，触发器可以更好的控制触发的时间</p>
<p>Mealy Model: outputs = g(inputs, state)</p>
<p>Moore Model: outputs = h(state)，没有输入，后面的一些输入取决于之前的状态</p>
<p>当前状态称为 state，下一状态是 next state，则 next state = f(inputs, state)</p>
<p>存储单元：让状态可以保存在电路里，如通过缓冲器（如，两个反相器）这样连起来</p>
<p><img alt="image-20220413152002257" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204131520501.png" /></p>
<p>同步时序电路 Synchronous：输出只在离散的时间发生改变，借助时钟信号实现；所有触发器的时序电路都使用同样一个时钟</p>
<p>异步时序电路 Asynchronous：是 clock less 的，信号是连续变化的；触发器使用不同的时钟</p>
<p>有限状态机 Finite state machine FSM</p>
<p>状态表 State Table：输入：input. current state；输出：output, next state</p>
<p>状态图 State Diagram</p>
<p>注意：变化是有时钟周期的，不是连续的</p>
<h3 id="basic-sequential-logic-elements">Basic sequential logic elements<a class="headerlink" href="#basic-sequential-logic-elements" title="Permanent link">&para;</a></h3>
<p><strong>双稳态电路 Bistable circuit</strong>：两个 output <span class="arithmatex"><span class="MathJax_Preview">Q,\overline Q</span><script type="math/tex">Q,\overline Q</script></span>，没有输出</p>
<p>只要给定一个 <span class="arithmatex"><span class="MathJax_Preview">Q</span><script type="math/tex">Q</script></span>，它会一直稳定。</p>
<p><strong>SR Latch</strong> SR (Set/Reset) 锁存器</p>
<p><img alt="image-20220420141326127" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201413267.png" /></p>
<p>这里的变化视作连续的，直到稳定为止；有两个输出：<span class="arithmatex"><span class="MathJax_Preview">Q,\overline{Q}\xlongequal{\triangle}P</span><script type="math/tex">Q,\overline{Q}\xlongequal{\triangle}P</script></span>
$$
q = \overline{r+p}, p = \overline{s+q}
$$
<span class="arithmatex"><span class="MathJax_Preview">S = 0, R = 0</span><script type="math/tex">S = 0, R = 0</script></span>，稳定的保存之前的状态，有两种稳态</p>
<p><span class="arithmatex"><span class="MathJax_Preview">S = 1, R = 0</span><script type="math/tex">S = 1, R = 0</script></span>，有一种稳态 <span class="arithmatex"><span class="MathJax_Preview">Q = 1, P = 0</span><script type="math/tex">Q = 1, P = 0</script></span></p>
<p><span class="arithmatex"><span class="MathJax_Preview">S = 0, R = 1</span><script type="math/tex">S = 0, R = 1</script></span>，有一种稳态 <span class="arithmatex"><span class="MathJax_Preview">Q = 0, P = 1</span><script type="math/tex">Q = 0, P = 1</script></span></p>
<p><span class="arithmatex"><span class="MathJax_Preview">S = 1, R = 1</span><script type="math/tex">S = 1, R = 1</script></span>，有一种稳态 <span class="arithmatex"><span class="MathJax_Preview">Q = 0, P = 0</span><script type="math/tex">Q = 0, P = 0</script></span>，Invalid State，如果突然再把 <span class="arithmatex"><span class="MathJax_Preview">S,R</span><script type="math/tex">S,R</script></span> 同时置 0，会产生振荡。</p>
<p>只有一种稳态的合法状态时，<span class="arithmatex"><span class="MathJax_Preview">S</span><script type="math/tex">S</script></span> 和 <span class="arithmatex"><span class="MathJax_Preview">Q</span><script type="math/tex">Q</script></span> 总是匹配的。</p>
<p><strong>SR Latch with NAND Gates</strong></p>
<p>输入是 <span class="arithmatex"><span class="MathJax_Preview">\overline{S},\overline{R}</span><script type="math/tex">\overline{S},\overline{R}</script></span>。</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201414836.png" alt="image-20220420141437739" style="zoom:50%;" /></p>
<p>可以利用它改造成控制输入的锁存器</p>
<p><strong>SR Latch with Control input</strong> (Clocked SR Latch)</p>
<p>当时钟是 0 的时候，无论 <span class="arithmatex"><span class="MathJax_Preview">S,R</span><script type="math/tex">S,R</script></span> 怎么变化，<span class="arithmatex"><span class="MathJax_Preview">Q</span><script type="math/tex">Q</script></span> 不会发生任何变化；当时钟是 1 的时候，才相当于普通锁存器。</p>
<p><img alt="image-20220420141612484" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201416572.png" /></p>
<p><strong>D Latch</strong> (Data 锁存器)</p>
<p><img alt="image-20220420141623990" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201416072.png" /></p>
<p>输入为 <span class="arithmatex"><span class="MathJax_Preview">C, D</span><script type="math/tex">C, D</script></span>，输出 <span class="arithmatex"><span class="MathJax_Preview">Q=D</span><script type="math/tex">Q=D</script></span>。<span class="arithmatex"><span class="MathJax_Preview">C</span><script type="math/tex">C</script></span> 是时钟信号，为 1 才会使得输入根据 <span class="arithmatex"><span class="MathJax_Preview">D</span><script type="math/tex">D</script></span> 变化。</p>
<p>想办法避免掉 SR Latch 中的非法状态，通过在 Clocked SR Latch 基础上对输入 <span class="arithmatex"><span class="MathJax_Preview">D</span><script type="math/tex">D</script></span> 加反相器直接构造 <span class="arithmatex"><span class="MathJax_Preview">S,R</span><script type="math/tex">S,R</script></span>，保证一定是 01 或 10。</p>
<p>事实上只有一个输出，而且是表示不出 <span class="arithmatex"><span class="MathJax_Preview">S=0,R=0</span><script type="math/tex">S=0,R=0</script></span> 的状态的，<span class="arithmatex"><span class="MathJax_Preview">S,R</span><script type="math/tex">S,R</script></span> 一定相反。</p>
<p><strong>锁存器可能出现问题</strong>：如果把 <span class="arithmatex"><span class="MathJax_Preview">\overline{Q}</span><script type="math/tex">\overline{Q}</script></span> 连接到 <span class="arithmatex"><span class="MathJax_Preview">D</span><script type="math/tex">D</script></span> 上，那 <span class="arithmatex"><span class="MathJax_Preview">Q</span><script type="math/tex">Q</script></span> 在一个时钟周期里会疯狂变化（为什么要这样连啊？？？？）。怎样让它在一个时钟周期只变化一次？</p>
<p>解决方法：Master-Slave flip-flop - Edge-triggered flip-flop, Pulse-triggered flip-flop</p>
<p><strong>Pulse-Triggered SR Flip-flop</strong></p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201419359.png" alt="image-20220420141926274" style="zoom:50%;" /></p>
<p>两个 SR 锁存器串在一起，在一整个时钟周期里完成一次。</p>
<p>缺陷：1's catching, 0's catching，如果发生跳变，会有问题，因为他会捕捉到跳变的那一点信号就对整个输出产生了变化</p>
<p><img alt="image-20220420143247043" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201432122.png" /></p>
<p><strong>Edge-Triggered D Flip-flop</strong></p>
<p>可以消除缺陷。主要就是把前面的锁存器变成 D 锁存器，后面那个可以不管。</p>
<p>negative-edge triggered flip-flop:</p>
<p><img alt="image-20220420142107268" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201421379.png" /></p>
<p>positive-edge triggered flip-flop (standard flip-flop):</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201430314.png" alt="image-20220420143016242" style="zoom:50%;" /></p>
<p>只捕捉时钟上升/下降时那一瞬的 <span class="arithmatex"><span class="MathJax_Preview">D</span><script type="math/tex">D</script></span> 的状态，并对 <span class="arithmatex"><span class="MathJax_Preview">Q</span><script type="math/tex">Q</script></span> 施以影响，因为只有 Edge 时这整个触发器才是通的。</p>
<p>符号：</p>
<p><img alt="image-20220420143307688" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201433822.png" /></p>
<p><strong>Enabled D Flip-Flop</strong>: 添加二路选择器，可以确定进入触发器的 D 是否从当前 D 更新</p>
<p><img alt="image-20220420143453376" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201434509.png" /></p>
<p><strong>Resettable D Flip-Flop</strong>: 添加 Reset</p>
<p><img alt="image-20220420143540749" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201435888.png" /></p>
<p>左：异步；右：同步</p>
<p><img alt="image-20220422082719605" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204220827712.png" /></p>
<p><strong>JK Flip-Flop</strong></p>
<p>类似 SR 触发器，不过增加了 <span class="arithmatex"><span class="MathJax_Preview">J=1,K=1</span><script type="math/tex">J=1,K=1</script></span> 的状态定义，是把当前状态置为相反。</p>
<p>同样会有 1's catching 的问题，所以可以改用 D 触发器。真值表类似 SR 触发器，只是增加了 <span class="arithmatex"><span class="MathJax_Preview">J=1,K=1</span><script type="math/tex">J=1,K=1</script></span> 的情形。</p>
<p><img alt="image-20220422081034624" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204220810818.png" /></p>
<p><strong>T Flip-Flop</strong></p>
<p>在 JK 触发器中，只把不改变输出（<span class="arithmatex"><span class="MathJax_Preview">J=0,K=0</span><script type="math/tex">J=0,K=0</script></span>）和将输出取反（<span class="arithmatex"><span class="MathJax_Preview">J=1,K=1</span><script type="math/tex">J=1,K=1</script></span>）两种情况拿出来，<span class="arithmatex"><span class="MathJax_Preview">T=0</span><script type="math/tex">T=0</script></span> 时不改变状态，<span class="arithmatex"><span class="MathJax_Preview">T=1</span><script type="math/tex">T=1</script></span> 时改变状态。</p>
<p><img alt="image-20220420150158405" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201501496.png" /></p>
<h3 id="sequential-logic-design_1">Sequential logic design<a class="headerlink" href="#sequential-logic-design_1" title="Permanent link">&para;</a></h3>
<p><strong>状态表、状态图</strong></p>
<p><strong>等价 Equivalent 状态</strong></p>
<p>“状态” State 可以接收输入、输出。如果对于任何相同的输入，两个状态的输出都是相同的，那这两个状态称为等价的。</p>
<p>使用状态图、有限状态机：每条状态与状态之间的有向边上面的标注表示着个转移所对应的输入、输出。</p>
<p>状态图中，有 3 种形态可以化简：次态相同、次态交错、次态循环</p>
<p><img alt="image-20220420151627013" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201516244.png" /></p>
<p><img alt="image-20220420151830770" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204201518137.png" /></p>
<p>Mealy Model: outputs = g(inputs, state)</p>
<p>Moore Model: outputs = h(state)，没有输入，后面的一些输入取决于之前的状态</p>
<p>这两种模型的状态图/表是有不同的。</p>
<p>Moore State 中，不需要在单向边上面写 output 标签，因为 output 只与当前的状态有关，与 input 无关，可以直接把 output 写在节点上；但是边上仍然需要写 input，这是决定往哪个状态转移</p>
<p>例</p>
<p>序列识别器：输入组合在触发点的抽象</p>
<p>proper sequence：需要匹配的序列的所有前缀子序列</p>
<p><img alt="image-20220427144413350" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204271444477.png" /></p>
<p>状态表也是可以合并的</p>
<p><img alt="image-20220422085132856" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204220851237.png" /></p>
<p>13可以合并，246也可以合并</p>
<p><img alt="image-20220422085527299" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204220855720.png" /></p>
<p>而如果用 Moore Model 实现序列识别器，那需要多一个状态来保存最终态。Moore Model 往往会比 Mealy Model 中节点更多</p>
<p>状态编码方式</p>
<p>如 ABCD 4 种状态 4 选 1 可以用 A=00, B=01, C=10, D=11 等 24 种表达方式。</p>
<p>不同的编码方式可能有不同的 Cost：</p>
<p>因为转移过程后，需要变化的 bit 数需要尽可能相同。</p>
<p>确定编码之后，用类似卡诺图的方式化简。</p>
<p>下面这个图怎么来的？？？？？</p>
<p>分别对 D1, D2, Output 拎出来，用 X1, X2(input) 作为变量的不同取值</p>
<p>不直接用格雷码时，需要把3和4两行换顺序；用格雷码就无需。不同编码得到的结果可能不一样。</p>
<p><img alt="" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204220921521.png" /></p>
<p>时序逻辑的 Cost = 所有的编码的组合逻辑 Cost（变量数 + Gate 数）+ Flip-flop 的 Cost</p>
<p>？？？？？？？？</p>
<p>但是要注意，如果组合逻辑部分只剩一根导线，就不用算那个 1 了。</p>
<p><strong>状态设计规则</strong>：</p>
<ul>
<li>下一状态完全相同的，尽可能分配到相同的编码</li>
<li>
<p>共同作为某一状态的下一可能状态的，尽可能分配到相同的编码</p>
</li>
<li>
<p>输出完全相同的，尽可能分配到相同的编码</p>
</li>
</ul>
<p>当然大多数情况是不可以全部遵守的，而且规则只是经验性的</p>
<p><img alt="image-20220427142317725" src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204271423920.png" /></p>
<p><span class="arithmatex"><span class="MathJax_Preview">Z=A(t)</span><script type="math/tex">Z=A(t)</script></span> 因为 <span class="arithmatex"><span class="MathJax_Preview">t+1</span><script type="math/tex">t+1</script></span> 实际上是下次算出来的东西，<span class="arithmatex"><span class="MathJax_Preview">Z</span><script type="math/tex">Z</script></span> 实际上还是这次的 <span class="arithmatex"><span class="MathJax_Preview">A</span><script type="math/tex">A</script></span>。</p>
<p>为什么会出现未使用的状态也让他转移到循环里？为了避免挂起后变为随机值的情况，使得它在一段时间之后恢复正常。</p>
<p>当然也可以加一个 Reset 来让它启动时强制清零。</p>
<p>未用状态怎么用？</p>
<p>代入到通过卡诺图化简其他已知状态得到的表达式，然后就可以得到未用状态时对应的下一状态和输出。</p>
<p>因为卡诺图化简的时候，利用了 XX，但是这可能出现过度优化（比如让未用状态也输出 1），出现把未知状态代入后与实际情况不符的情形。所以要更改卡诺图优化的表达式。</p>
<p>这是边缘触发！</p>
<p><span class="arithmatex"><span class="MathJax_Preview">t_{clk}</span><script type="math/tex">t_{clk}</script></span>，时钟信号周期</p>
<p><span class="arithmatex"><span class="MathJax_Preview">t_{setup}</span><script type="math/tex">t_{setup}</script></span>，时钟跳变之前，输入需要保持稳定这么久，才可以让后续电路正常捕捉到。</p>
<p><span class="arithmatex"><span class="MathJax_Preview">t_{hold}</span><script type="math/tex">t_{hold}</script></span>，时钟跳变之后，输入需要保持稳定这么久，才可以让后续电路正常捕捉到。</p>
<p><span class="arithmatex"><span class="MathJax_Preview">t_{\mathit{ffpd}}</span><script type="math/tex">t_{\mathit{ffpd}}</script></span>，时钟信号变化后，到触发器输出改变之间的延迟：在触发器里传播所需要的延迟。就是 Flip-Flop Propagation delay，触发器的 <span class="arithmatex"><span class="MathJax_Preview">t_{\mathit{pd}}</span><script type="math/tex">t_{\mathit{pd}}</script></span></p>
<p><span class="arithmatex"><span class="MathJax_Preview">t_{comb}</span><script type="math/tex">t_{comb}</script></span>，在输出下一次状态之后，会经过一段组合电路才能让这个下一状态作为流入状态</p>
<p>两个关系：
$$
t_{\mathit{clk}}\geq t_{\mathit{ffpd}} + t_{\mathit{comb}} + t_{\mathit{setup}}
$$
$$
t_{\mathit{hold}} \leq t_{\mathit{ffpd}} + t_{\mathit{comb}}
$$</p>
<p>如果 <span class="arithmatex"><span class="MathJax_Preview">t_{\mathit{hold}} &gt; t_{\mathit{ffpd}} + t_{\mathit{comb}}</span><script type="math/tex">t_{\mathit{hold}} > t_{\mathit{ffpd}} + t_{\mathit{comb}}</script></span>，那上一次的状态仍然会残留在电路里？？？</p>
<p>应用：可以用不等式求最小时钟周期/最大时钟频率。</p>
<h3 id="classic-sequential-logic-elements">Classic sequential logic elements<a class="headerlink" href="#classic-sequential-logic-elements" title="Permanent link">&para;</a></h3>
<p>Register, Counter e.g. PC (Program Counter 当前指令的下一条地址) in CPU</p>
<p>每个 Flip-Flop 可以看作一个 Bit 的 Register</p>
<p>2-bit register</p>
<p>Moore 型，Output 跟 Input 没关系，Input 只是确定了下一个状态</p>
<p>Reset 一般都是在值为 0 的时候进行 reset</p>
<p>时钟公用的时候的加载称为并行加载（把 Memory 中的 Load 到 Register 中，再进行运算）</p>
<p>门控时钟：指主时钟经过一个门电路才导入后续电路作为时钟，会出现时钟偏移，可能难以保持同步电路。</p>
<p>如果有额外控制的需求，可以通过控制 <span class="arithmatex"><span class="MathJax_Preview">D</span><script type="math/tex">D</script></span> 而不是控制时钟来实现，在 <span class="arithmatex"><span class="MathJax_Preview">D</span><script type="math/tex">D</script></span> 流入触发器之前，加入一些组合电路，让另一个 Input 可以控制这个触发器的输出。</p>
<p>RTL: Register Transfer Language 寄存器传输语言</p>
<div class="highlight"><pre><span></span><code>if (K1 == 1)
    R2 &lt;- R1
</code></pre></div>
<p>支持传输、算数、逻辑、移位</p>
<p>寄存器传输 Register <strong>Transfer</strong> Structure （狭义的传输）</p>
<p>多路选择器（Multiplexer-Based）、总线式（Bus-Based），三态门（Three-State，用 <code>z</code> 控制电路通不通）</p>
<p>三态总线用的更多，可以双向传输，Cost 小</p>
<p><strong>移位 Shift</strong></p>
<p>把几个 D Flip-Flop 串起来，利用时间信号的延迟来进行移位。</p>
<p>并行加载：时钟变化的时候，把时钟和一些信号取 AND 后，并行地传入各个触发器作为时钟</p>
<p>hold：把信号存在 D 触发器里</p>
<p><strong>Counter</strong></p>
<p>状态跃迁：count down, count up, or count through other fixed sequences.</p>
<p>可以用 counter 来记录时间/计数</p>
<p>Program Counter 当前指令的下一条地址</p>
<p>IR 寄存器 存储当前指令的内容</p>
<p>两种常用的寄存器：</p>
<ul>
<li>Ripple Counters 串行、异步、第二个触发器的时钟实际上是第一个触发器的输出再取反</li>
<li>Synchronous Counters</li>
</ul>
<p><strong>Ripple Counter</strong> Example 图见 slides</p>
<p><img src="https://ohg-typora-image.oss-cn-hangzhou.aliyuncs.com/imgs/202204290824370.png" alt="image-20220429082433168" style="zoom:50%;" /></p>
<p><span class="arithmatex"><span class="MathJax_Preview">t_{PHL}</span><script type="math/tex">t_{PHL}</script></span>，从上一触发器接受到时钟改变信号开始，到下一触发器收到信号所需要的时间</p>
<p>Worst Case: 延迟可以达到 <span class="arithmatex"><span class="MathJax_Preview">nt_{PHL}</span><script type="math/tex">nt_{PHL}</script></span></p>
<p><strong>Synchronous Counters</strong></p>
<p>同步 Counter，使用相同的时钟驱动</p>
<p>Intermenter 相当于每次自增 1 的简化版半加器组合</p>
<p>刚刚的仍然是串行门控，但可以优化为并行门控</p>
<p>Divide-by-n Counter, Modulo-n Counter</p>
<p>实际上可以几位几位的增，而不是一位一位的增：比如增到某个数之后，就把 1 输出，然后 counter 内又从 0 开始。</p>
<p>如，BCD 编码，使用4位二进制对十进制编码（有6种状态未定义，被浪费）</p>












                

  <!-- Giscus -->
  <h2 id="__comments">评论</h2>
  <!-- Replace with generated snippet -->
  <script src="https://giscus.app/client.js"
        data-repo="OhGaGaGaGa/blog"
        data-repo-id="R_kgDOGq47UA"
        data-category="General"
        data-category-id="DIC_kwDOGq47UM4CAuFr"
        data-mapping="pathname"
        data-reactions-enabled="1"
        data-emit-metadata="0"
        data-theme="light"
        data-lang="zh-CN"
        crossorigin="anonymous"
        async>
  </script>
  <!-- Reload on palette change -->
  <script>
    var palette = __md_get("__palette")
    if (palette && typeof palette.color === "object")
      if (palette.color.scheme === "slate") {
        var giscus = document.querySelector("script[src*=giscus]")
        giscus.setAttribute("data-theme", "dark") 
      }

    /* Register event handlers after documented loaded */
    document.addEventListener("DOMContentLoaded", function() {
      var ref = document.querySelector("[data-md-component=palette]")
      ref.addEventListener("change", function() {
        location.reload()
      })
    })
  </script>

              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
  回到页面顶部
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2022 - 2022 Wang Jingkai
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
    <a href="https://github.com/ohgagagaga" target="_blank" rel="noopener" title="GitHub" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
    
    
    <a href="https://www.zhihu.com/people/wjk2017" target="_blank" rel="noopener" title="ZhiHu" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M170.54 148.13v217.54l23.43.01 7.71 26.37 42.01-26.37h49.53V148.13H170.54zm97.75 193.93h-27.94l-27.9 17.51-5.08-17.47-11.9-.04V171.75h72.82v170.31zm-118.46-94.39H97.5c1.74-27.1 2.2-51.59 2.2-73.46h51.16s1.97-22.56-8.58-22.31h-88.5c3.49-13.12 7.87-26.66 13.12-40.67 0 0-24.07 0-32.27 21.57-3.39 8.9-13.21 43.14-30.7 78.12 5.89-.64 25.37-1.18 36.84-22.21 2.11-5.89 2.51-6.66 5.14-14.53h28.87c0 10.5-1.2 66.88-1.68 73.44H20.83c-11.74 0-15.56 23.62-15.56 23.62h65.58C66.45 321.1 42.83 363.12 0 396.34c20.49 5.85 40.91-.93 51-9.9 0 0 22.98-20.9 35.59-69.25l53.96 64.94s7.91-26.89-1.24-39.99c-7.58-8.92-28.06-33.06-36.79-41.81L87.9 311.95c4.36-13.98 6.99-27.55 7.87-40.67h61.65s-.09-23.62-7.59-23.62v.01zm412.02-1.6c20.83-25.64 44.98-58.57 44.98-58.57s-18.65-14.8-27.38-4.06c-6 8.15-36.83 48.2-36.83 48.2l19.23 14.43zm-150.09-59.09c-9.01-8.25-25.91 2.13-25.91 2.13s39.52 55.04 41.12 57.45l19.46-13.73s-25.67-37.61-34.66-45.86h-.01zM640 258.35c-19.78 0-130.91.93-131.06.93v-101c4.81 0 12.42-.4 22.85-1.2 40.88-2.41 70.13-4 87.77-4.81 0 0 12.22-27.19-.59-33.44-3.07-1.18-23.17 4.58-23.17 4.58s-165.22 16.49-232.36 18.05c1.6 8.82 7.62 17.08 15.78 19.55 13.31 3.48 22.69 1.7 49.15.89 24.83-1.6 43.68-2.43 56.51-2.43v99.81H351.41s2.82 22.31 25.51 22.85h107.94v70.92c0 13.97-11.19 21.99-24.48 21.12-14.08.11-26.08-1.15-41.69-1.81 1.99 3.97 6.33 14.39 19.31 21.84 9.88 4.81 16.17 6.57 26.02 6.57 29.56 0 45.67-17.28 44.89-45.31v-73.32h122.36c9.68 0 8.7-23.78 8.7-23.78l.03-.01z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "../..", "features": ["toc.integrate", "navigation.top"], "search": "../../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="../../assets/javascripts/bundle.bd41221c.min.js"></script>
      
        <script src="../../js-setting/extra.js"></script>
      
        <script src="../../js-setting/baidu.js"></script>
      
        <script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML"></script>
      
    
  </body>
</html>