Lab3
====

ECE 281 Lab 3.
#Pre Lab Requirements:
	* Schematic
	* All vhdl files available (with comments and updated headers)	

# Pre Lab:
schematic:

![alt text](https://github.com/vipersfly23/Lab3/blob/master/Schematic.GIF?raw=true "Schematic")

Required VHDL Files: 

[Clock Divider](https://github.com/vipersfly23/Lab3/blob/master/Clock_Divider.vhd)

[Nexys2 Top Shell](https://github.com/vipersfly23/Lab3/blob/master/Nexys2_top_shell.vhd)

[Nexys2 SSEG](https://github.com/vipersfly23/Lab3/blob/master/nexys2_sseg.vhd)

[Nibble to SSEG](https://github.com/vipersfly23/Lab3/blob/master/nibble_to_sseg.vhd)

[PINOUT.ucf](https://github.com/vipersfly23/Lab3/blob/master/pinout.ucf)

# Documentation:

No help received.
