xpm_cdc.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/hdl/verilog"
ILA_FOC_core.vhd,vhdl,xil_defaultlib,../../../../FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/sim/ILA_FOC_core.vhd,incdir="../../../../FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
