$date
	Wed Mar  8 23:10:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pencoder_tb $end
$var wire 5 ! Y [4:0] $end
$var reg 32 " A [31:0] $end
$var reg 1 # en $end
$scope module encoder_uut $end
$var wire 32 $ A [31:0] $end
$var wire 1 # en $end
$var reg 5 % Y [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz %
b0 $
1#
b0 "
bz !
$end
#10
b0 !
b0 %
b1 "
b1 $
#20
b1 !
b1 %
b1x "
b1x $
#30
b1 !
b1 %
b11 "
b11 $
#40
b0 !
b0 %
0#
b100 "
b100 $
#50
b11 !
b11 %
1#
b1111 "
b1111 $
#60
b1110 !
b1110 %
b100000001011111 "
b100000001011111 $
#70
