{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "UART_GUI_IP006_uart_reg32_0_0",
    "cell_name": "IP006_uart_reg32_0",
    "component_reference": "fh-joanneum.local:user:IP006_uart_reg32:1.2",
    "ip_revision": "8",
    "gen_directory": "../../../ipcore_uart_mux/tmp_edit_project.gen/sources_1/ip/UART_GUI_IP006_uart_reg32_0_0",
    "parameters": {
      "component_parameters": {
        "inputs_g": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "outputs_g": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "core_clk_freq_g": [ { "value": "100000000", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "baudrate_g": [ { "value": "115200", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "simulate0_g": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "simulate1_g": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "commandfile_g": [ { "value": "command.txt", "resolve_type": "user", "usage": "all" } ],
        "mbus_pipe_g": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "use_vectors": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Component_Name": [ { "value": "UART_GUI_IP006_uart_reg32_0_0", "resolve_type": "user", "usage": "all" } ],
        "reg_pipe_out_g": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "reg_pipe_in_g": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "inputs_g": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "outputs_g": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "core_clk_freq_g": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "baudrate_g": [ { "value": "115200", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "simulate0_g": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "simulate1_g": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "commandfile_g": [ { "value": "command.txt", "resolve_type": "generated", "usage": "all" } ],
        "mbus_pipe_g": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "use_vectors": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "reg_pipe_out_g": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "reg_pipe_in_g": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "digilentinc.com:basys3:part0:1.2" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a35t" } ],
        "PACKAGE": [ { "value": "cpg236" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "8" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../ipcore_uart_mux/tmp_edit_project.gen/sources_1/ip/UART_GUI_IP006_uart_reg32_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "./" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "reg100": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg101": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg102": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg103": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg104": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg105": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg106": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg107": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg108": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg109": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg10A": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg10B": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg10C": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg10D": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg10E": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reg10F": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "reset_s": [ { "direction": "in" } ],
        "uartA_rxd": [ { "direction": "in" } ],
        "uartB_rxd": [ { "direction": "in" } ],
        "input_read": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "output_read": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "output_written": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "reg000": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg001": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg002": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg003": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg004": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg005": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg006": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg007": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg008": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg009": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg00A": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg00B": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg00C": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg00D": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg00E": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "reg00F": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "uartA_txd": [ { "direction": "out" } ],
        "uartB_txd": [ { "direction": "out" } ]
      },
      "interfaces": {
        "reset_s": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_s" } ]
          }
        },
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "reset_s", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "UART_GUI_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "IN_0": {
          "vlnv": "fh-joanneum.local:user:reg_16port_32bit:1.0",
          "abstraction_type": "fh-joanneum.local:user:reg_16port_32bit_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "reg**0": [ { "physical_name": "reg100" } ],
            "reg**1": [ { "physical_name": "reg101" } ],
            "reg**2": [ { "physical_name": "reg102" } ],
            "reg**3": [ { "physical_name": "reg103" } ],
            "reg**4": [ { "physical_name": "reg104" } ],
            "reg**5": [ { "physical_name": "reg105" } ],
            "reg**6": [ { "physical_name": "reg106" } ],
            "reg**7": [ { "physical_name": "reg107" } ],
            "reg**8": [ { "physical_name": "reg108" } ],
            "reg**9": [ { "physical_name": "reg109" } ],
            "reg**A": [ { "physical_name": "reg10A" } ],
            "reg**B": [ { "physical_name": "reg10B" } ],
            "reg**C": [ { "physical_name": "reg10C" } ],
            "reg**D": [ { "physical_name": "reg10D" } ],
            "reg**E": [ { "physical_name": "reg10E" } ],
            "reg**F": [ { "physical_name": "reg10F" } ]
          }
        },
        "OUT_0": {
          "vlnv": "fh-joanneum.local:user:reg_16port_32bit:1.0",
          "abstraction_type": "fh-joanneum.local:user:reg_16port_32bit_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "reg**0": [ { "physical_name": "reg000" } ],
            "reg**1": [ { "physical_name": "reg001" } ],
            "reg**2": [ { "physical_name": "reg002" } ],
            "reg**3": [ { "physical_name": "reg003" } ],
            "reg**4": [ { "physical_name": "reg004" } ],
            "reg**5": [ { "physical_name": "reg005" } ],
            "reg**6": [ { "physical_name": "reg006" } ],
            "reg**7": [ { "physical_name": "reg007" } ],
            "reg**8": [ { "physical_name": "reg008" } ],
            "reg**9": [ { "physical_name": "reg009" } ],
            "reg**A": [ { "physical_name": "reg00A" } ],
            "reg**B": [ { "physical_name": "reg00B" } ],
            "reg**C": [ { "physical_name": "reg00C" } ],
            "reg**D": [ { "physical_name": "reg00D" } ],
            "reg**E": [ { "physical_name": "reg00E" } ],
            "reg**F": [ { "physical_name": "reg00F" } ]
          }
        },
        "uartA": {
          "vlnv": "xilinx.com:interface:uart:1.0",
          "abstraction_type": "xilinx.com:interface:uart_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "TxD": [ { "physical_name": "uartA_rxd" } ],
            "RxD": [ { "physical_name": "uartA_txd" } ]
          }
        },
        "uartB": {
          "vlnv": "xilinx.com:interface:uart:1.0",
          "abstraction_type": "xilinx.com:interface:uart_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "TxD": [ { "physical_name": "uartB_rxd" } ],
            "RxD": [ { "physical_name": "uartB_txd" } ]
          }
        }
      }
    }
  }
}