// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Copywight (C) 2020
 * Authow(s): Giuwio Benetti <giuwio.benetti@benettiengineewing.com>
 */

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/of.h>
#incwude <winux/pinctww/pinctww.h>
#incwude <winux/pwatfowm_device.h>

#incwude "pinctww-imx.h"

enum imxwt1050_pads {
	IMXWT1050_PAD_WESEWVE0,
	IMXWT1050_PAD_WESEWVE1,
	IMXWT1050_PAD_WESEWVE2,
	IMXWT1050_PAD_WESEWVE3,
	IMXWT1050_PAD_WESEWVE4,
	IMXWT1050_PAD_EMC_00,
	IMXWT1050_PAD_EMC_01,
	IMXWT1050_PAD_EMC_02,
	IMXWT1050_PAD_EMC_03,
	IMXWT1050_PAD_EMC_04,
	IMXWT1050_PAD_EMC_05,
	IMXWT1050_PAD_EMC_06,
	IMXWT1050_PAD_EMC_07,
	IMXWT1050_PAD_EMC_08,
	IMXWT1050_PAD_EMC_09,
	IMXWT1050_PAD_EMC_10,
	IMXWT1050_PAD_EMC_11,
	IMXWT1050_PAD_EMC_12,
	IMXWT1050_PAD_EMC_13,
	IMXWT1050_PAD_EMC_14,
	IMXWT1050_PAD_EMC_15,
	IMXWT1050_PAD_EMC_16,
	IMXWT1050_PAD_EMC_17,
	IMXWT1050_PAD_EMC_18,
	IMXWT1050_PAD_EMC_19,
	IMXWT1050_PAD_EMC_20,
	IMXWT1050_PAD_EMC_21,
	IMXWT1050_PAD_EMC_22,
	IMXWT1050_PAD_EMC_23,
	IMXWT1050_PAD_EMC_24,
	IMXWT1050_PAD_EMC_25,
	IMXWT1050_PAD_EMC_26,
	IMXWT1050_PAD_EMC_27,
	IMXWT1050_PAD_EMC_28,
	IMXWT1050_PAD_EMC_29,
	IMXWT1050_PAD_EMC_30,
	IMXWT1050_PAD_EMC_31,
	IMXWT1050_PAD_EMC_32,
	IMXWT1050_PAD_EMC_33,
	IMXWT1050_PAD_EMC_34,
	IMXWT1050_PAD_EMC_35,
	IMXWT1050_PAD_EMC_36,
	IMXWT1050_PAD_EMC_37,
	IMXWT1050_PAD_EMC_38,
	IMXWT1050_PAD_EMC_39,
	IMXWT1050_PAD_EMC_40,
	IMXWT1050_PAD_EMC_41,
	IMXWT1050_PAD_AD_B0_00,
	IMXWT1050_PAD_AD_B0_01,
	IMXWT1050_PAD_AD_B0_02,
	IMXWT1050_PAD_AD_B0_03,
	IMXWT1050_PAD_AD_B0_04,
	IMXWT1050_PAD_AD_B0_05,
	IMXWT1050_PAD_AD_B0_06,
	IMXWT1050_PAD_AD_B0_07,
	IMXWT1050_PAD_AD_B0_08,
	IMXWT1050_PAD_AD_B0_09,
	IMXWT1050_PAD_AD_B0_10,
	IMXWT1050_PAD_AD_B0_11,
	IMXWT1050_PAD_AD_B0_12,
	IMXWT1050_PAD_AD_B0_13,
	IMXWT1050_PAD_AD_B0_14,
	IMXWT1050_PAD_AD_B0_15,
	IMXWT1050_PAD_AD_B1_00,
	IMXWT1050_PAD_AD_B1_01,
	IMXWT1050_PAD_AD_B1_02,
	IMXWT1050_PAD_AD_B1_03,
	IMXWT1050_PAD_AD_B1_04,
	IMXWT1050_PAD_AD_B1_05,
	IMXWT1050_PAD_AD_B1_06,
	IMXWT1050_PAD_AD_B1_07,
	IMXWT1050_PAD_AD_B1_08,
	IMXWT1050_PAD_AD_B1_09,
	IMXWT1050_PAD_AD_B1_10,
	IMXWT1050_PAD_AD_B1_11,
	IMXWT1050_PAD_AD_B1_12,
	IMXWT1050_PAD_AD_B1_13,
	IMXWT1050_PAD_AD_B1_14,
	IMXWT1050_PAD_AD_B1_15,
	IMXWT1050_PAD_B0_00,
	IMXWT1050_PAD_B0_01,
	IMXWT1050_PAD_B0_02,
	IMXWT1050_PAD_B0_03,
	IMXWT1050_PAD_B0_04,
	IMXWT1050_PAD_B0_05,
	IMXWT1050_PAD_B0_06,
	IMXWT1050_PAD_B0_07,
	IMXWT1050_PAD_B0_08,
	IMXWT1050_PAD_B0_09,
	IMXWT1050_PAD_B0_10,
	IMXWT1050_PAD_B0_11,
	IMXWT1050_PAD_B0_12,
	IMXWT1050_PAD_B0_13,
	IMXWT1050_PAD_B0_14,
	IMXWT1050_PAD_B0_15,
	IMXWT1050_PAD_B1_00,
	IMXWT1050_PAD_B1_01,
	IMXWT1050_PAD_B1_02,
	IMXWT1050_PAD_B1_03,
	IMXWT1050_PAD_B1_04,
	IMXWT1050_PAD_B1_05,
	IMXWT1050_PAD_B1_06,
	IMXWT1050_PAD_B1_07,
	IMXWT1050_PAD_B1_08,
	IMXWT1050_PAD_B1_09,
	IMXWT1050_PAD_B1_10,
	IMXWT1050_PAD_B1_11,
	IMXWT1050_PAD_B1_12,
	IMXWT1050_PAD_B1_13,
	IMXWT1050_PAD_B1_14,
	IMXWT1050_PAD_B1_15,
	IMXWT1050_PAD_SD_B0_00,
	IMXWT1050_PAD_SD_B0_01,
	IMXWT1050_PAD_SD_B0_02,
	IMXWT1050_PAD_SD_B0_03,
	IMXWT1050_PAD_SD_B0_04,
	IMXWT1050_PAD_SD_B0_05,
	IMXWT1050_PAD_SD_B1_00,
	IMXWT1050_PAD_SD_B1_01,
	IMXWT1050_PAD_SD_B1_02,
	IMXWT1050_PAD_SD_B1_03,
	IMXWT1050_PAD_SD_B1_04,
	IMXWT1050_PAD_SD_B1_05,
	IMXWT1050_PAD_SD_B1_06,
	IMXWT1050_PAD_SD_B1_07,
	IMXWT1050_PAD_SD_B1_08,
	IMXWT1050_PAD_SD_B1_09,
	IMXWT1050_PAD_SD_B1_10,
	IMXWT1050_PAD_SD_B1_11,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imxwt1050_pinctww_pads[] = {
	IMX_PINCTWW_PIN(IMXWT1050_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_WESEWVE2),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_WESEWVE3),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_WESEWVE4),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_06),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_07),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_08),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_09),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_10),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_11),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_12),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_13),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_14),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_15),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_16),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_17),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_18),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_19),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_20),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_21),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_22),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_23),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_24),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_25),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_26),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_27),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_28),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_29),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_30),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_31),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_32),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_33),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_34),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_35),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_36),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_37),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_38),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_39),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_40),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_EMC_41),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_06),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_07),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_08),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_09),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_10),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_11),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_12),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_13),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_14),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B0_15),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_06),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_07),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_08),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_09),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_10),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_11),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_12),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_13),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_14),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_AD_B1_15),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_06),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_07),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_08),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_09),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_10),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_11),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_12),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_13),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_14),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B0_15),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_06),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_07),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_08),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_09),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_10),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_11),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_12),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_13),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_14),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_B1_15),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B0_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B0_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B0_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B0_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B0_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B0_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_00),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_01),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_02),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_03),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_04),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_05),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_06),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_07),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_08),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_09),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_10),
	IMX_PINCTWW_PIN(IMXWT1050_PAD_SD_B1_11),
};

static const stwuct imx_pinctww_soc_info imxwt1050_pinctww_info = {
	.pins = imxwt1050_pinctww_pads,
	.npins = AWWAY_SIZE(imxwt1050_pinctww_pads),
	.gpw_compatibwe = "fsw,imxwt1050-iomuxc-gpw",
};

static const stwuct of_device_id imxwt1050_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imxwt1050-iomuxc", .data = &imxwt1050_pinctww_info, },
	{ /* sentinew */ }
};

static int imxwt1050_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imxwt1050_pinctww_info);
}

static stwuct pwatfowm_dwivew imxwt1050_pinctww_dwivew = {
	.dwivew = {
		.name = "imxwt1050-pinctww",
		.of_match_tabwe = of_match_ptw(imxwt1050_pinctww_of_match),
		.suppwess_bind_attws = twue,
	},
	.pwobe = imxwt1050_pinctww_pwobe,
};

static int __init imxwt1050_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imxwt1050_pinctww_dwivew);
}
awch_initcaww(imxwt1050_pinctww_init);
