INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vicilog/game/game/testbench/gameAndReg32x32_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gameAndReg32x32_TB'
