<div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="25dbfb12-19b8-4d18-bc48-7cf2ed8d09f1" class="confluenceTable"><colgroup><col style="width: 129.0px;"/><col style="width: 124.0px;"/><col style="width: 196.0px;"/><col style="width: 129.0px;"/><col style="width: 368.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/tenstorrent/tens_Ncore_3.6.0-10153_rtl031424//top_metrics.html" rel="nofollow">03-18-2024</a></p></td><td class="confluenceTd"><p>3.6 Rel</p></td><td class="confluenceTd"><p>hw_config_tens.tcl</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>Blocks results with 1.5G freq, <strong>0% ULVT</strong> and <strong>No MBit</strong> cells. All major blocks are failing timing. </p></td></tr></tbody></table></div><p><em><strong><u>Note:</u></strong></em>  Customer using 6nm tech node with Typical Corner (0.95v) and claims meeting 2 Ghz.</p><p><strong>Area Metrics: </strong><em>(without Multibit cells)</em></p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="b2dd9be9-7b67-4935-901e-585df901505d" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Blocks</strong></p></td><td class="confluenceTd"><p><strong>Total Cells</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Macros</strong></p></td></tr><tr><td class="confluenceTd"><p>aiu_top_a</p></td><td class="confluenceTd"><p>371951</p></td><td class="confluenceTd"><p>87681</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>config_dii_a</p></td><td class="confluenceTd"><p>89560</p></td><td class="confluenceTd"><p>23447</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>csr_network_a</p></td><td class="confluenceTd"><p>72221</p></td><td class="confluenceTd"><p>36786</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dce_a</p></td><td class="confluenceTd"><p>485190</p></td><td class="confluenceTd"><p>78850</p></td><td class="confluenceTd"><p>96</p></td></tr><tr><td class="confluenceTd"><p>dmi_a</p></td><td class="confluenceTd"><p>655293</p></td><td class="confluenceTd"><p>245867</p></td><td class="confluenceTd"><p>10</p></td></tr><tr><td class="confluenceTd"><p>dn_a</p></td><td class="confluenceTd"><p>1348906</p></td><td class="confluenceTd"><p>584467</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>dve_a</p></td><td class="confluenceTd"><p>113573</p></td><td class="confluenceTd"><p>55330</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>grb_a</p></td><td class="confluenceTd"><p>114</p></td><td class="confluenceTd"><p>51</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ioaiu_top_a</p></td><td class="confluenceTd"><p>779993</p></td><td class="confluenceTd"><p>112668</p></td><td class="confluenceTd"><p>20</p></td></tr><tr><td class="confluenceTd"><p>ndn1_a</p></td><td class="confluenceTd"><p>642662</p></td><td class="confluenceTd"><p>305312</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn2_a</p></td><td class="confluenceTd"><p>274739</p></td><td class="confluenceTd"><p>137002</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn3_a</p></td><td class="confluenceTd"><p>34649</p></td><td class="confluenceTd"><p>20792</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p>ndn4_a</p></td><td class="confluenceTd"><p>223820</p></td><td class="confluenceTd"><p>105611</p></td><td class="confluenceTd"><p>0</p></td></tr></tbody></table></div><p><strong>Top Level Area Approximation at Elab stage </strong><em><strong>(No Multibit cells)</strong></em></p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="dccd7954-b409-4fff-a5ba-cb7c11d33e36" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Blocks</strong></p></td><td class="confluenceTd"><p><strong>Total Cells</strong></p></td><td class="confluenceTd"><p><strong>Total Flops</strong></p></td><td class="confluenceTd"><p><strong>Total Macros</strong></p></td></tr><tr><td class="confluenceTd"><p>gen_wrapper</p><p>(contains dce=8, dmi=4, ncaiu=2)</p></td><td class="confluenceTd"><p>29.3 mil</p></td><td class="confluenceTd"><p>5 mil</p></td><td class="confluenceTd"><p>848</p></td></tr></tbody></table></div><p><em><strong><u>Note:</u></strong></em>  Gen_wrapper flat canâ€™t be run as it ~30mil instances.  </p>