# Parity Generator


## Utilization of IP
![image1](https://hackmd.io/_uploads/BJkuM-QA2.png)


## Utilization of Verilog Design
![image2](https://hackmd.io/_uploads/HJ8FnfR6n.png)

If the image don't show properly, please check the link in raw.

