<platform><name>MAX 10 Single-Port Triple Speed Ethernet and On-Board PHY Chip Design Example</name><category>Design Example</category><version>1.0</version><acds_version>15.1.0</acds_version><board>MAX 10 FPGA Development Kit</board><family>MAX 10</family><device>10M50DA</device><part>10M50DAF256C7G</part><vendor>Altera</vendor><description>This design example demonstrates Triple Speed Ethernet IP solution for MAX 10&#174; device family using Altera&#174; Triple Speed Ethernet MAC and Marvell 88E1111 PHY chip on MAX 10 FPGA Development Kit. It provides flexible test and demonstration platforms on which you can control, test, and monitor the Ethernet operations using system loopbacks. In this design, the Single-Port Triple-Speed Ethernet MAC connects to the on-board PHY chip through the Reduce Gigabit Media Independent Interface (RGMII).</description><documentation><title>MAX 10 Single-Port Triple Speed Ethernet and On-Board PHY Chip Design Example User Guide</title><url>http://www.alterawiki.com/uploads/a/af/MAX10_TSE_On-board_PHY_Design_Example_User_Guide.pdf</url></documentation></platform>