/* Copyright (C) 2022 Alif Semiconductor - All Rights Reserved.
 * Use, distribution and modification of this code is permitted under the
 * terms stated in the Alif Semiconductor Software License Agreement
 *
 * You should have received a copy of the Alif Semiconductor Software
 * License Agreement with this file. If not, please write to:
 * contact@alifsemi.com, or visit: https://alifsemi.com/license
 *
 */

#ifndef DCD_ENSEMBLE_H_
#define DCD_ENSEMBLE_H_

#define CONFIG_USB_DEVICE_HIGH_SPEED        // ALIF USB HIGH-speed mode activated

/* Enable clock supply for USB */
#define PERIPH_CLK_ENA_USB_CKEN (1U << 20)

/* CGU CLK_ENA field definitions */
#define CLK_ENA_CLK160M    (1U << 20) /* Enable 160M_CLK */
#define CLK_ENA_CLK100M    (1U << 21) /* Enable 100M_CLK */
#define CLK_ENA_CLK20M     (1U << 22) /* Enable USB and 10M_CLK */
#define CLK_ENA_CLK38P4M   (1U << 23) /* Enable HFOSC_CLK */

// Structure for USB TRB (Transfer Request Block)
typedef union {
	uint32_t val;
	struct {
		uint32_t is_devt: 1;      // [0]     0 = DEPEVT, 1 = DEVT
		uint32_t ep: 5;       // [5:1]   Physical Endpoint Number (0â€“31)
		uint32_t evt: 4;   // [9:6]   Event Type
					  //         0x1 = XferComplete
					  //         0x2 = XferInProgress
					  //         0x3 = XferNotReady
					  //         0x6 = StreamEvt
					  //         0x7 = EPCmdCmplt
		uint32_t reserved: 2;     // [11:10] Reserved
		uint32_t sts: 4; // [15:12] Event-specific status (meaning varies by type)
		uint32_t par: 16; // [31:16] Stream ID, IsoMicroFrameNum, etc.
	} depevt;

	struct {
		uint32_t sig: 8;  // [7:0]   Always 1/0 for DEVT/(Device-specific event marker)
		uint32_t evt: 5; // [12:8]  Event Type (see below)
		uint32_t reserved1: 3; // [15:13] Reserved
		uint32_t info: 9; // [24:16] Event-specific information (e.g., link state)
		uint32_t reserved2: 7;  // [31:25] Reserved
	} devt;
} evt_t;

#endif /* DCD_ENSEMBLE_H_ */