# Generated by Yosys 0.9+3627 (git sha1 06347b119b, g++ 9.3.0 -fPIC -Os)
autoidx 1320
attribute \keep 1
attribute \hdlname "\\uart_receiver"
attribute \top 1
attribute \src "./uart_receiver.v:1.1-210.10"
module \uart_receiver
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:130$18_CHECK[0:0]$73
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:137$20_CHECK[0:0]$77
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:138$21_CHECK[0:0]$79
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:139$22_CHECK[0:0]$81
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:145$23_CHECK[0:0]$83
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:145$23_EN[0:0]$84
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:147$24_CHECK[0:0]$85
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:154$25_CHECK[0:0]$87
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:155$26_CHECK[0:0]$89
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:156$27_CHECK[0:0]$91
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:157$28_CHECK[0:0]$93
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:161$29_CHECK[0:0]$95
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:162$30_CHECK[0:0]$97
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:163$31_CHECK[0:0]$99
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:164$32_CHECK[0:0]$101
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:165$33_CHECK[0:0]$103
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:171$34_CHECK[0:0]$105
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:172$35_CHECK[0:0]$107
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:176$36_CHECK[0:0]$109
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:177$37_CHECK[0:0]$111
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:179$38_CHECK[0:0]$113
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:180$39_CHECK[0:0]$115
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:185$40_CHECK[0:0]$117
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:187$41_CHECK[0:0]$119
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:189$42_CHECK[0:0]$121
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:191$43_CHECK[0:0]$123
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:193$44_CHECK[0:0]$125
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:199$45_CHECK[0:0]$127
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:199$45_EN[0:0]$128
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:200$46_CHECK[0:0]$129
  attribute \src "./uart_receiver.v:129.2-208.5"
  wire $0$formal$./uart_receiver.v:201$47_CHECK[0:0]$131
  attribute \src "./uart_receiver.v:27.1-49.4"
  wire width 2 $0\r_NEXT_STATE[1:0]
  wire $2\r_NEXT_STATE[1:0]
  attribute \src "./uart_receiver.v:27.1-49.4"
  wire width 2 $3\r_NEXT_STATE[1:0]
  attribute \src "./uart_receiver.v:90.21-90.39"
  wire width 4 $add$./uart_receiver.v:90$53_Y
  wire $and$./uart_receiver.v:0$134_Y
  attribute \init 2'00
  wire width 2 $auto$async2sync.cc:171:execute$1012
  wire $auto$opt_dff.cc:217:make_patterns_logic$1216
  wire $auto$opt_dff.cc:217:make_patterns_logic$1228
  wire $auto$opt_dff.cc:242:make_patterns_logic$1218
  wire $auto$opt_dff.cc:242:make_patterns_logic$1230
  wire $auto$opt_dff.cc:276:combine_resets$1249
  wire $auto$opt_dff.cc:276:combine_resets$1293
  wire $auto$opt_reduce.cc:134:opt_mux$1000
  wire $auto$opt_reduce.cc:134:opt_mux$1004
  wire $auto$rtlil.cc:2121:Not$1246
  wire $auto$rtlil.cc:2121:Not$1248
  wire $auto$rtlil.cc:2121:Not$1292
  wire $auto$rtlil.cc:2121:Not$879
  wire $auto$rtlil.cc:2121:Not$881
  wire $auto$rtlil.cc:2121:Not$883
  wire $auto$rtlil.cc:2125:ReduceOr$893
  wire $auto$rtlil.cc:2125:ReduceOr$897
  wire $auto$rtlil.cc:2811:Anyseq$1016
  wire $auto$rtlil.cc:2811:Anyseq$1018
  wire $auto$rtlil.cc:2811:Anyseq$1020
  wire $auto$rtlil.cc:2811:Anyseq$1022
  wire $auto$rtlil.cc:2811:Anyseq$1024
  wire $auto$rtlil.cc:2811:Anyseq$1026
  wire $auto$rtlil.cc:2811:Anyseq$1028
  wire $auto$rtlil.cc:2811:Anyseq$1030
  wire $auto$rtlil.cc:2811:Anyseq$1032
  wire $auto$rtlil.cc:2811:Anyseq$1034
  wire $auto$rtlil.cc:2811:Anyseq$1036
  wire $auto$rtlil.cc:2811:Anyseq$1038
  wire $auto$rtlil.cc:2811:Anyseq$1040
  wire $auto$rtlil.cc:2811:Anyseq$1042
  wire $auto$rtlil.cc:2811:Anyseq$1044
  wire $auto$rtlil.cc:2811:Anyseq$1046
  wire $auto$rtlil.cc:2811:Anyseq$1048
  wire $auto$rtlil.cc:2811:Anyseq$1050
  wire $auto$rtlil.cc:2811:Anyseq$1052
  wire $auto$rtlil.cc:2811:Anyseq$1054
  wire $auto$rtlil.cc:2811:Anyseq$1056
  wire $auto$rtlil.cc:2811:Anyseq$1058
  wire $auto$rtlil.cc:2811:Anyseq$1060
  wire $auto$rtlil.cc:2811:Anyseq$1062
  wire $auto$rtlil.cc:2811:Anyseq$1064
  wire $auto$rtlil.cc:2811:Anyseq$1066
  wire $auto$rtlil.cc:2811:Anyseq$1068
  wire $auto$rtlil.cc:2811:Anyseq$1070
  wire $auto$rtlil.cc:2811:Anyseq$1072
  wire $auto$rtlil.cc:2811:Anyseq$1074
  wire $auto$rtlil.cc:2811:Anyseq$1076
  wire $auto$rtlil.cc:2811:Anyseq$1078
  wire $auto$rtlil.cc:2811:Anyseq$1080
  wire $auto$rtlil.cc:2811:Anyseq$1082
  wire $auto$rtlil.cc:2811:Anyseq$1084
  wire $auto$rtlil.cc:2811:Anyseq$1086
  wire $auto$rtlil.cc:2811:Anyseq$1088
  wire $auto$rtlil.cc:2811:Anyseq$1090
  wire $auto$rtlil.cc:2811:Anyseq$1092
  wire $auto$rtlil.cc:2811:Anyseq$1094
  wire $auto$rtlil.cc:2811:Anyseq$1096
  wire $auto$rtlil.cc:2811:Anyseq$1098
  wire $auto$rtlil.cc:2811:Anyseq$1100
  wire $auto$rtlil.cc:2811:Anyseq$1102
  wire $auto$rtlil.cc:2811:Anyseq$1104
  wire $auto$rtlil.cc:2811:Anyseq$1106
  wire $auto$rtlil.cc:2811:Anyseq$1108
  wire $auto$rtlil.cc:2811:Anyseq$1110
  wire $auto$rtlil.cc:2811:Anyseq$1112
  wire $auto$rtlil.cc:2811:Anyseq$1114
  wire $auto$rtlil.cc:2811:Anyseq$1116
  wire $auto$rtlil.cc:2811:Anyseq$1118
  wire $auto$rtlil.cc:2811:Anyseq$1120
  wire $auto$rtlil.cc:2811:Anyseq$1122
  wire $auto$rtlil.cc:2811:Anyseq$1124
  wire $auto$rtlil.cc:2811:Anyseq$1126
  wire $auto$rtlil.cc:2811:Anyseq$1128
  wire $auto$rtlil.cc:2811:Anyseq$1130
  wire $auto$rtlil.cc:2811:Anyseq$1132
  wire $auto$rtlil.cc:2811:Anyseq$1134
  wire $auto$rtlil.cc:2811:Anyseq$1136
  wire $auto$rtlil.cc:2811:Anyseq$1138
  wire $auto$rtlil.cc:2811:Anyseq$1140
  wire $auto$rtlil.cc:2811:Anyseq$1142
  wire $auto$rtlil.cc:2811:Anyseq$1144
  wire $auto$rtlil.cc:2811:Anyseq$1146
  wire $auto$rtlil.cc:2811:Anyseq$1148
  wire $auto$rtlil.cc:2811:Anyseq$1150
  wire $auto$rtlil.cc:2811:Anyseq$1152
  wire $auto$rtlil.cc:2811:Anyseq$1154
  wire $auto$rtlil.cc:2811:Anyseq$1156
  wire $auto$rtlil.cc:2811:Anyseq$1158
  wire $auto$rtlil.cc:2811:Anyseq$1160
  wire $auto$rtlil.cc:2811:Anyseq$1162
  wire $auto$rtlil.cc:2811:Anyseq$1164
  wire $auto$rtlil.cc:2811:Anyseq$1166
  wire $auto$rtlil.cc:2811:Anyseq$1168
  wire $auto$rtlil.cc:2811:Anyseq$1170
  wire $auto$rtlil.cc:2811:Anyseq$1172
  wire $auto$rtlil.cc:2811:Anyseq$1174
  wire $auto$rtlil.cc:2811:Anyseq$1176
  wire $auto$rtlil.cc:2811:Anyseq$1178
  wire $auto$rtlil.cc:2811:Anyseq$1180
  wire $auto$rtlil.cc:2811:Anyseq$1182
  wire $auto$rtlil.cc:2811:Anyseq$1184
  wire $auto$rtlil.cc:2811:Anyseq$1186
  wire $auto$rtlil.cc:2811:Anyseq$1188
  wire $auto$rtlil.cc:2811:Anyseq$1190
  wire $auto$rtlil.cc:2811:Anyseq$1192
  wire $auto$rtlil.cc:2811:Anyseq$1194
  wire $auto$rtlil.cc:2811:Anyseq$1196
  wire $auto$rtlil.cc:2811:Anyseq$1198
  wire $auto$rtlil.cc:2811:Anyseq$1200
  wire $auto$rtlil.cc:2811:Anyseq$1202
  wire $auto$rtlil.cc:2811:Anyseq$1204
  wire $auto$rtlil.cc:2811:Anyseq$1206
  wire $auto$rtlil.cc:2811:Anyseq$1208
  wire $auto$rtlil.cc:2811:Anyseq$1210
  wire $auto$rtlil.cc:2811:Anyseq$1212
  attribute \src "./uart_receiver.v:138.12-138.26"
  wire $eq$./uart_receiver.v:138$139_Y
  attribute \src "./uart_receiver.v:139.12-139.23"
  wire $eq$./uart_receiver.v:139$140_Y
  attribute \src "./uart_receiver.v:140.12-140.32"
  wire $eq$./uart_receiver.v:140$141_Y
  attribute \src "./uart_receiver.v:144.8-144.32"
  wire $eq$./uart_receiver.v:144$142_Y
  attribute \src "./uart_receiver.v:150.12-150.37"
  wire $eq$./uart_receiver.v:150$144_Y
  attribute \src "./uart_receiver.v:150.41-150.76"
  wire $eq$./uart_receiver.v:150$145_Y
  attribute \src "./uart_receiver.v:153.9-153.41"
  wire $eq$./uart_receiver.v:153$147_Y
  attribute \src "./uart_receiver.v:157.14-157.30"
  wire $eq$./uart_receiver.v:157$150_Y
  attribute \src "./uart_receiver.v:160.9-160.39"
  wire $eq$./uart_receiver.v:160$152_Y
  attribute \src "./uart_receiver.v:163.14-163.42"
  wire $eq$./uart_receiver.v:163$154_Y
  attribute \src "./uart_receiver.v:170.10-170.26"
  wire $eq$./uart_receiver.v:170$159_Y
  attribute \src "./uart_receiver.v:173.15-173.42"
  wire $eq$./uart_receiver.v:173$161_Y
  attribute \src "./uart_receiver.v:185.38-185.47"
  wire $eq$./uart_receiver.v:185$167_Y
  attribute \src "./uart_receiver.v:186.14-186.34"
  wire $eq$./uart_receiver.v:186$169_Y
  attribute \src "./uart_receiver.v:188.14-188.36"
  wire $eq$./uart_receiver.v:188$173_Y
  attribute \src "./uart_receiver.v:189.9-189.32"
  wire $eq$./uart_receiver.v:189$174_Y
  attribute \src "./uart_receiver.v:191.36-191.52"
  wire $eq$./uart_receiver.v:191$179_Y
  attribute \src "./uart_receiver.v:192.14-192.39"
  wire $eq$./uart_receiver.v:192$181_Y
  attribute \src "./uart_receiver.v:193.9-193.37"
  wire $eq$./uart_receiver.v:193$182_Y
  attribute \src "./uart_receiver.v:200.11-200.18"
  wire $eq$./uart_receiver.v:200$189_Y
  attribute \src "./uart_receiver.v:201.11-201.18"
  wire $eq$./uart_receiver.v:201$190_Y
  attribute \src "./uart_receiver.v:202.11-202.18"
  wire $eq$./uart_receiver.v:202$191_Y
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:137$20_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:137$20_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:138$21_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:139$22_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:147$24_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:147$24_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:154$25_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:154$25_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:155$26_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:156$27_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:157$28_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:161$29_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:161$29_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:162$30_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:163$31_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:164$32_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:165$33_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:171$34_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:171$34_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:172$35_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:176$36_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:176$36_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:177$37_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:179$38_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:179$38_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:180$39_CHECK
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:185$40_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:185$40_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:187$41_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:187$41_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:189$42_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:189$42_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:191$43_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:191$43_EN
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:193$44_CHECK
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $formal$./uart_receiver.v:193$44_EN
  attribute \init 1'0
  attribute \src "./uart_receiver.v:0.0-0.0"
  attribute \unused_bits "0"
  wire $formal$./uart_receiver.v:199$45_EN
  attribute \src "./uart_receiver.v:134.22-134.27"
  wire $logic_and$./uart_receiver.v:134$137_Y
  attribute \src "./uart_receiver.v:134.6-134.34"
  wire $logic_and$./uart_receiver.v:134$138_Y
  attribute \src "./uart_receiver.v:150.12-150.76"
  wire $logic_and$./uart_receiver.v:150$146_Y
  attribute \src "./uart_receiver.v:185.9-185.47"
  wire $logic_and$./uart_receiver.v:185$168_Y
  attribute \src "./uart_receiver.v:187.9-187.47"
  wire $logic_and$./uart_receiver.v:187$172_Y
  attribute \src "./uart_receiver.v:189.9-189.52"
  wire $logic_and$./uart_receiver.v:189$176_Y
  attribute \src "./uart_receiver.v:191.9-191.52"
  wire $logic_and$./uart_receiver.v:191$180_Y
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $logic_not$./uart_receiver.v:0$135_Y
  attribute \src "./uart_receiver.v:147.13-147.21"
  wire $ne$./uart_receiver.v:147$143_Y
  attribute \src "./uart_receiver.v:165.14-165.22"
  wire $ne$./uart_receiver.v:165$156_Y
  attribute \src "./uart_receiver.v:189.36-189.52"
  wire $ne$./uart_receiver.v:189$175_Y
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire $past$./uart_receiver.v:136$3$0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire width 2 $past$./uart_receiver.v:150$6$0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire width 4 $past$./uart_receiver.v:165$10$0
  attribute \src "./uart_receiver.v:0.0-0.0"
  wire width 8 $past$./uart_receiver.v:173$13$0
  wire $procmux$285_Y
  wire $procmux$290_Y
  wire $procmux$300_Y
  wire $procmux$310_Y
  wire $procmux$314_Y
  wire $procmux$317_Y
  wire $procmux$321_Y
  wire $procmux$324_Y
  wire $procmux$335_Y
  wire $procmux$338_Y
  wire $procmux$342_Y
  wire $procmux$351_Y
  wire $procmux$353_Y
  wire $procmux$356_Y
  wire $procmux$369_Y
  wire $procmux$371_Y
  wire $procmux$374_Y
  wire $procmux$387_Y
  wire $procmux$389_Y
  wire $procmux$392_Y
  wire $procmux$405_Y
  wire $procmux$407_Y
  wire $procmux$410_Y
  wire $procmux$414_Y
  wire $procmux$423_Y
  wire $procmux$425_Y
  wire $procmux$428_Y
  wire $procmux$441_Y
  wire $procmux$443_Y
  wire $procmux$446_Y
  wire $procmux$459_Y
  wire $procmux$461_Y
  wire $procmux$464_Y
  wire $procmux$477_Y
  wire $procmux$479_Y
  wire $procmux$482_Y
  wire $procmux$495_Y
  wire $procmux$497_Y
  wire $procmux$500_Y
  wire $procmux$505_Y
  wire $procmux$517_Y
  wire $procmux$519_Y
  wire $procmux$521_Y
  wire $procmux$524_Y
  wire $procmux$541_Y
  wire $procmux$543_Y
  wire $procmux$545_Y
  wire $procmux$548_Y
  wire $procmux$553_Y
  wire $procmux$565_Y
  wire $procmux$567_Y
  wire $procmux$569_Y
  wire $procmux$572_Y
  wire $procmux$589_Y
  wire $procmux$591_Y
  wire $procmux$593_Y
  wire $procmux$596_Y
  wire $procmux$600_Y
  wire $procmux$609_Y
  wire $procmux$611_Y
  wire $procmux$614_Y
  wire $procmux$627_Y
  wire $procmux$629_Y
  wire $procmux$632_Y
  wire $procmux$636_Y
  wire $procmux$645_Y
  wire $procmux$647_Y
  wire $procmux$650_Y
  wire $procmux$654_Y
  wire $procmux$663_Y
  wire $procmux$665_Y
  wire $procmux$668_Y
  wire $procmux$672_Y
  wire $procmux$681_Y
  wire $procmux$683_Y
  wire $procmux$686_Y
  wire $procmux$690_Y
  wire $procmux$699_Y
  wire $procmux$701_Y
  wire $procmux$704_Y
  wire $procmux$708_Y
  wire $procmux$717_Y
  wire $procmux$719_Y
  wire $procmux$722_Y
  wire $procmux$738_Y
  wire $procmux$747_Y
  wire $procmux$756_Y
  wire $procmux$765_Y
  wire $procmux$774_Y
  wire $procmux$783_Y
  wire $procmux$792_Y
  wire $procmux$801_Y
  wire width 4 $procmux$810_Y
  wire width 8 $procmux$820_Y
  wire width 8 $procmux$822_Y
  wire $procmux$834_Y
  wire $procmux$843_Y
  attribute \src "./uart_receiver.v:2.13-2.18"
  wire input 1 \i_CLK
  attribute \src "./uart_receiver.v:4.13-4.25"
  wire input 3 \i_CLK_ENABLE
  attribute \src "./uart_receiver.v:3.13-3.20"
  wire input 2 \i_RESET
  attribute \src "./uart_receiver.v:5.13-5.17"
  wire input 4 \i_RX
  attribute \src "./uart_receiver.v:8.19-8.25"
  wire width 8 output 7 \o_DATA
  attribute \src "./uart_receiver.v:7.13-7.28"
  wire output 6 \o_FRAMING_ERROR
  attribute \src "./uart_receiver.v:6.13-6.22"
  wire output 5 \o_RX_DONE
  attribute \init 4'0000
  attribute \src "./uart_receiver.v:17.11-17.22"
  wire width 4 \r_BIT_COUNT
  attribute \init 2'00
  attribute \src "./uart_receiver.v:15.11-15.26"
  wire width 2 \r_CURRENT_STATE
  attribute \init 8'00000000
  attribute \src "./uart_receiver.v:18.11-18.21"
  wire width 8 \r_DATA_REG
  attribute \src "./uart_receiver.v:16.11-16.23"
  wire width 2 \r_NEXT_STATE
  attribute \init 1'0
  attribute \src "./uart_receiver.v:128.6-128.18"
  wire \r_PAST_VALID
  attribute \src "./uart_receiver.v:90.21-90.39"
  cell $add $add$./uart_receiver.v:90$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \r_BIT_COUNT
    connect \B 1'1
    connect \Y $add$./uart_receiver.v:90$53_Y
  end
  attribute \src "./uart_receiver.v:137.9-138.27"
  cell $assert $assert$./uart_receiver.v:137$194
    connect \A $formal$./uart_receiver.v:137$20_CHECK
    connect \EN $formal$./uart_receiver.v:137$20_EN
  end
  attribute \src "./uart_receiver.v:138.28-139.24"
  cell $assert $assert$./uart_receiver.v:138$195
    connect \A $formal$./uart_receiver.v:138$21_CHECK
    connect \EN $formal$./uart_receiver.v:137$20_EN
  end
  attribute \src "./uart_receiver.v:139.25-140.33"
  cell $assert $assert$./uart_receiver.v:139$196
    connect \A $formal$./uart_receiver.v:139$22_CHECK
    connect \EN $formal$./uart_receiver.v:137$20_EN
  end
  attribute \src "./uart_receiver.v:154.11-155.29"
  cell $assert $assert$./uart_receiver.v:154$199
    connect \A $formal$./uart_receiver.v:154$25_CHECK
    connect \EN $formal$./uart_receiver.v:154$25_EN
  end
  attribute \src "./uart_receiver.v:155.30-156.26"
  cell $assert $assert$./uart_receiver.v:155$200
    connect \A $formal$./uart_receiver.v:155$26_CHECK
    connect \EN $formal$./uart_receiver.v:154$25_EN
  end
  attribute \src "./uart_receiver.v:156.27-157.31"
  cell $assert $assert$./uart_receiver.v:156$201
    connect \A $formal$./uart_receiver.v:156$27_CHECK
    connect \EN $formal$./uart_receiver.v:154$25_EN
  end
  attribute \src "./uart_receiver.v:157.32-158.35"
  cell $assert $assert$./uart_receiver.v:157$202
    connect \A $formal$./uart_receiver.v:157$28_CHECK
    connect \EN $formal$./uart_receiver.v:154$25_EN
  end
  attribute \src "./uart_receiver.v:161.11-162.29"
  cell $assert $assert$./uart_receiver.v:161$203
    connect \A $formal$./uart_receiver.v:161$29_CHECK
    connect \EN $formal$./uart_receiver.v:161$29_EN
  end
  attribute \src "./uart_receiver.v:162.30-163.43"
  cell $assert $assert$./uart_receiver.v:162$204
    connect \A $formal$./uart_receiver.v:162$30_CHECK
    connect \EN $formal$./uart_receiver.v:161$29_EN
  end
  attribute \src "./uart_receiver.v:163.44-164.26"
  cell $assert $assert$./uart_receiver.v:163$205
    connect \A $formal$./uart_receiver.v:163$31_CHECK
    connect \EN $formal$./uart_receiver.v:161$29_EN
  end
  attribute \src "./uart_receiver.v:164.27-165.36"
  cell $assert $assert$./uart_receiver.v:164$206
    connect \A $formal$./uart_receiver.v:164$32_CHECK
    connect \EN $formal$./uart_receiver.v:161$29_EN
  end
  attribute \src "./uart_receiver.v:165.37-166.35"
  cell $assert $assert$./uart_receiver.v:165$207
    connect \A $formal$./uart_receiver.v:165$33_CHECK
    connect \EN $formal$./uart_receiver.v:161$29_EN
  end
  attribute \src "./uart_receiver.v:171.12-172.36"
  cell $assert $assert$./uart_receiver.v:171$208
    connect \A $formal$./uart_receiver.v:171$34_CHECK
    connect \EN $formal$./uart_receiver.v:171$34_EN
  end
  attribute \src "./uart_receiver.v:172.37-173.43"
  cell $assert $assert$./uart_receiver.v:172$209
    connect \A $formal$./uart_receiver.v:172$35_CHECK
    connect \EN $formal$./uart_receiver.v:171$34_EN
  end
  attribute \src "./uart_receiver.v:176.12-177.36"
  cell $assert $assert$./uart_receiver.v:176$210
    connect \A $formal$./uart_receiver.v:176$36_CHECK
    connect \EN $formal$./uart_receiver.v:176$36_EN
  end
  attribute \src "./uart_receiver.v:177.37-178.27"
  cell $assert $assert$./uart_receiver.v:177$211
    connect \A $formal$./uart_receiver.v:177$37_CHECK
    connect \EN $formal$./uart_receiver.v:176$36_EN
  end
  attribute \src "./uart_receiver.v:179.10-180.29"
  cell $assert $assert$./uart_receiver.v:179$212
    connect \A $formal$./uart_receiver.v:179$38_CHECK
    connect \EN $formal$./uart_receiver.v:179$38_EN
  end
  attribute \src "./uart_receiver.v:180.30-181.31"
  cell $assert $assert$./uart_receiver.v:180$213
    connect \A $formal$./uart_receiver.v:180$39_CHECK
    connect \EN $formal$./uart_receiver.v:179$38_EN
  end
  attribute \src "./uart_receiver.v:185.48-186.35"
  cell $assert $assert$./uart_receiver.v:185$214
    connect \A $formal$./uart_receiver.v:185$40_CHECK
    connect \EN $formal$./uart_receiver.v:185$40_EN
  end
  attribute \src "./uart_receiver.v:187.48-188.37"
  cell $assert $assert$./uart_receiver.v:187$215
    connect \A $formal$./uart_receiver.v:187$41_CHECK
    connect \EN $formal$./uart_receiver.v:187$41_EN
  end
  attribute \src "./uart_receiver.v:189.53-190.35"
  cell $assert $assert$./uart_receiver.v:189$216
    connect \A $formal$./uart_receiver.v:189$42_CHECK
    connect \EN $formal$./uart_receiver.v:189$42_EN
  end
  attribute \src "./uart_receiver.v:191.53-192.40"
  cell $assert $assert$./uart_receiver.v:191$217
    connect \A $formal$./uart_receiver.v:191$43_CHECK
    connect \EN $formal$./uart_receiver.v:191$43_EN
  end
  attribute \src "./uart_receiver.v:193.38-194.37"
  cell $assert $assert$./uart_receiver.v:193$218
    connect \A $formal$./uart_receiver.v:193$44_CHECK
    connect \EN $formal$./uart_receiver.v:193$44_EN
  end
  attribute \src "./uart_receiver.v:130.7-131.26"
  cell $assume $assume$./uart_receiver.v:130$192
    connect \A $0$formal$./uart_receiver.v:130$18_CHECK[0:0]$73
    connect \EN 1'1
  end
  attribute \src "./uart_receiver.v:132.21-133.23"
  cell $assume $assume$./uart_receiver.v:132$193
    connect \A \i_CLK_ENABLE
    connect \EN 1'1
  end
  attribute \src "./uart_receiver.v:145.10-147.28"
  cell $assume $assume$./uart_receiver.v:145$197
    connect \A $0$formal$./uart_receiver.v:145$23_CHECK[0:0]$83
    connect \EN $0$formal$./uart_receiver.v:145$23_EN[0:0]$84
  end
  attribute \src "./uart_receiver.v:199.8-200.28"
  cell $assume $assume$./uart_receiver.v:199$219
    connect \A $0$formal$./uart_receiver.v:199$45_CHECK[0:0]$127
    connect \EN $0$formal$./uart_receiver.v:199$45_EN[0:0]$128
  end
  attribute \src "./uart_receiver.v:200.29-201.33"
  cell $assume $assume$./uart_receiver.v:200$220
    connect \A $0$formal$./uart_receiver.v:200$46_CHECK[0:0]$129
    connect \EN $0$formal$./uart_receiver.v:199$45_EN[0:0]$128
  end
  attribute \src "./uart_receiver.v:201.34-202.25"
  cell $assume $assume$./uart_receiver.v:201$221
    connect \A $0$formal$./uart_receiver.v:201$47_CHECK[0:0]$131
    connect \EN $0$formal$./uart_receiver.v:199$45_EN[0:0]$128
  end
  cell $mux $auto$async2sync.cc:183:execute$1014
    parameter \WIDTH 2
    connect \A $0\r_NEXT_STATE[1:0]
    connect \B $auto$async2sync.cc:171:execute$1012
    connect \S $auto$rtlil.cc:2125:ReduceOr$897
    connect \Y \r_NEXT_STATE
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$1000 $eq$./uart_receiver.v:189$174_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1216
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$1004 $eq$./uart_receiver.v:193$182_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$1228
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \i_CLK_ENABLE $auto$opt_dff.cc:217:make_patterns_logic$1216 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1218
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$1231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \i_CLK_ENABLE $auto$opt_dff.cc:217:make_patterns_logic$1228 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$1230
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$1245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $auto$rtlil.cc:2121:Not$1246
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:144$142_Y
    connect \Y $auto$rtlil.cc:2121:Not$1248
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$1291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:150$145_Y
    connect \Y $auto$rtlil.cc:2121:Not$1292
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$1248 $auto$rtlil.cc:2121:Not$1246 $past$./uart_receiver.v:136$3$0 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1249
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$1294
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2121:Not$1292 $auto$rtlil.cc:2121:Not$1248 $auto$rtlil.cc:2121:Not$1246 $past$./uart_receiver.v:136$3$0 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$1293
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1251
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$708_Y
    connect \Q $formal$./uart_receiver.v:193$44_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1258
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$690_Y
    connect \Q $formal$./uart_receiver.v:191$43_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1265
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$672_Y
    connect \Q $formal$./uart_receiver.v:189$42_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1272
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$654_Y
    connect \Q $formal$./uart_receiver.v:187$41_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1279
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$636_Y
    connect \Q $formal$./uart_receiver.v:185$40_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1286
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$600_Y
    connect \Q $formal$./uart_receiver.v:179$38_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1295
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$553_Y
    connect \Q $formal$./uart_receiver.v:176$36_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1293
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1304
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$505_Y
    connect \Q $formal$./uart_receiver.v:171$34_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1293
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1311
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$414_Y
    connect \Q $formal$./uart_receiver.v:161$29_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1318
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$342_Y
    connect \Q $formal$./uart_receiver.v:154$25_EN
    connect \SRST $auto$opt_dff.cc:276:combine_resets$1249
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $sdff $auto$opt_dff.cc:702:run$1319
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$285_Y
    connect \Q $formal$./uart_receiver.v:137$20_EN
    connect \SRST $logic_and$./uart_receiver.v:134$138_Y
  end
  attribute \src "./uart_receiver.v:51.1-62.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1214
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \i_CLK
    connect \D \r_NEXT_STATE
    connect \EN \i_CLK_ENABLE
    connect \Q \r_CURRENT_STATE
    connect \SRST \i_RESET
  end
  attribute \src "./uart_receiver.v:64.1-125.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1220
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \i_CLK
    connect \D { $procmux$738_Y $procmux$801_Y $procmux$747_Y $procmux$756_Y $procmux$765_Y $procmux$774_Y $procmux$783_Y $procmux$792_Y }
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1218
    connect \Q \r_DATA_REG
    connect \SRST \i_RESET
  end
  attribute \src "./uart_receiver.v:64.1-125.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1226
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \i_CLK
    connect \D $procmux$810_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1218
    connect \Q \r_BIT_COUNT
    connect \SRST \i_RESET
  end
  attribute \src "./uart_receiver.v:64.1-125.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1232
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \i_CLK
    connect \D $procmux$822_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1230
    connect \Q \o_DATA
    connect \SRST \i_RESET
  end
  attribute \src "./uart_receiver.v:64.1-125.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1238
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$834_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1230
    connect \Q \o_FRAMING_ERROR
    connect \SRST \i_RESET
  end
  attribute \src "./uart_receiver.v:64.1-125.4"
  cell $sdffe $auto$opt_dff.cc:764:run$1244
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $procmux$843_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$1230
    connect \Q \o_RX_DONE
    connect \SRST \i_RESET
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$./uart_receiver.v:193$182_Y $eq$./uart_receiver.v:150$144_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1000
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$1007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$./uart_receiver.v:189$174_Y $eq$./uart_receiver.v:150$144_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$1004
  end
  attribute \src "./uart_receiver.v:27.1-49.4"
  cell $not $auto$proc_dlatch.cc:244:make_hold$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:150$144_Y
    connect \Y $auto$rtlil.cc:2121:Not$879
  end
  attribute \src "./uart_receiver.v:27.1-49.4"
  cell $not $auto$proc_dlatch.cc:244:make_hold$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:189$174_Y
    connect \Y $auto$rtlil.cc:2121:Not$881
  end
  attribute \src "./uart_receiver.v:27.1-49.4"
  cell $not $auto$proc_dlatch.cc:244:make_hold$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:193$182_Y
    connect \Y $auto$rtlil.cc:2121:Not$883
  end
  attribute \src "./uart_receiver.v:27.1-49.4"
  cell $and $auto$proc_dlatch.cc:257:make_hold$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2121:Not$881
    connect \B $auto$rtlil.cc:2121:Not$883
    connect \Y $auto$rtlil.cc:2125:ReduceOr$893
  end
  attribute \src "./uart_receiver.v:27.1-49.4"
  cell $and $auto$proc_dlatch.cc:257:make_hold$894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2121:Not$879
    connect \B $auto$rtlil.cc:2125:ReduceOr$893
    connect \Y $auto$rtlil.cc:2125:ReduceOr$897
  end
  attribute \src "./uart_receiver.v:27.1-49.4"
  cell $ff $auto$proc_dlatch.cc:430:proc_dlatch$900
    parameter \WIDTH 2
    connect \D \r_NEXT_STATE
    connect \Q $auto$async2sync.cc:171:execute$1012
  end
  cell $anyseq $auto$setundef.cc:501:execute$1015
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1016
  end
  cell $anyseq $auto$setundef.cc:501:execute$1017
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1018
  end
  cell $anyseq $auto$setundef.cc:501:execute$1019
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1020
  end
  cell $anyseq $auto$setundef.cc:501:execute$1021
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1022
  end
  cell $anyseq $auto$setundef.cc:501:execute$1023
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1024
  end
  cell $anyseq $auto$setundef.cc:501:execute$1025
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1026
  end
  cell $anyseq $auto$setundef.cc:501:execute$1027
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1028
  end
  cell $anyseq $auto$setundef.cc:501:execute$1029
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1030
  end
  cell $anyseq $auto$setundef.cc:501:execute$1031
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1032
  end
  cell $anyseq $auto$setundef.cc:501:execute$1033
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1034
  end
  cell $anyseq $auto$setundef.cc:501:execute$1035
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1036
  end
  cell $anyseq $auto$setundef.cc:501:execute$1037
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1038
  end
  cell $anyseq $auto$setundef.cc:501:execute$1039
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1040
  end
  cell $anyseq $auto$setundef.cc:501:execute$1041
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1042
  end
  cell $anyseq $auto$setundef.cc:501:execute$1043
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1044
  end
  cell $anyseq $auto$setundef.cc:501:execute$1045
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1046
  end
  cell $anyseq $auto$setundef.cc:501:execute$1047
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1048
  end
  cell $anyseq $auto$setundef.cc:501:execute$1049
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1050
  end
  cell $anyseq $auto$setundef.cc:501:execute$1051
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1052
  end
  cell $anyseq $auto$setundef.cc:501:execute$1053
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1054
  end
  cell $anyseq $auto$setundef.cc:501:execute$1055
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1056
  end
  cell $anyseq $auto$setundef.cc:501:execute$1057
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1058
  end
  cell $anyseq $auto$setundef.cc:501:execute$1059
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1060
  end
  cell $anyseq $auto$setundef.cc:501:execute$1061
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1062
  end
  cell $anyseq $auto$setundef.cc:501:execute$1063
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1064
  end
  cell $anyseq $auto$setundef.cc:501:execute$1065
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1066
  end
  cell $anyseq $auto$setundef.cc:501:execute$1067
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1068
  end
  cell $anyseq $auto$setundef.cc:501:execute$1069
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1070
  end
  cell $anyseq $auto$setundef.cc:501:execute$1071
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1072
  end
  cell $anyseq $auto$setundef.cc:501:execute$1073
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1074
  end
  cell $anyseq $auto$setundef.cc:501:execute$1075
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1076
  end
  cell $anyseq $auto$setundef.cc:501:execute$1077
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1078
  end
  cell $anyseq $auto$setundef.cc:501:execute$1079
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1080
  end
  cell $anyseq $auto$setundef.cc:501:execute$1081
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1082
  end
  cell $anyseq $auto$setundef.cc:501:execute$1083
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1084
  end
  cell $anyseq $auto$setundef.cc:501:execute$1085
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1086
  end
  cell $anyseq $auto$setundef.cc:501:execute$1087
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1088
  end
  cell $anyseq $auto$setundef.cc:501:execute$1089
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1090
  end
  cell $anyseq $auto$setundef.cc:501:execute$1091
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1092
  end
  cell $anyseq $auto$setundef.cc:501:execute$1093
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1094
  end
  cell $anyseq $auto$setundef.cc:501:execute$1095
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1096
  end
  cell $anyseq $auto$setundef.cc:501:execute$1097
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1098
  end
  cell $anyseq $auto$setundef.cc:501:execute$1099
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1100
  end
  cell $anyseq $auto$setundef.cc:501:execute$1101
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1102
  end
  cell $anyseq $auto$setundef.cc:501:execute$1103
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1104
  end
  cell $anyseq $auto$setundef.cc:501:execute$1105
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1106
  end
  cell $anyseq $auto$setundef.cc:501:execute$1107
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1108
  end
  cell $anyseq $auto$setundef.cc:501:execute$1109
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1110
  end
  cell $anyseq $auto$setundef.cc:501:execute$1111
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1112
  end
  cell $anyseq $auto$setundef.cc:501:execute$1113
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1114
  end
  cell $anyseq $auto$setundef.cc:501:execute$1115
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1116
  end
  cell $anyseq $auto$setundef.cc:501:execute$1117
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1118
  end
  cell $anyseq $auto$setundef.cc:501:execute$1119
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1120
  end
  cell $anyseq $auto$setundef.cc:501:execute$1121
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1122
  end
  cell $anyseq $auto$setundef.cc:501:execute$1123
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1124
  end
  cell $anyseq $auto$setundef.cc:501:execute$1125
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1126
  end
  cell $anyseq $auto$setundef.cc:501:execute$1127
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1128
  end
  cell $anyseq $auto$setundef.cc:501:execute$1129
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1130
  end
  cell $anyseq $auto$setundef.cc:501:execute$1131
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1132
  end
  cell $anyseq $auto$setundef.cc:501:execute$1133
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1134
  end
  cell $anyseq $auto$setundef.cc:501:execute$1135
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1136
  end
  cell $anyseq $auto$setundef.cc:501:execute$1137
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1138
  end
  cell $anyseq $auto$setundef.cc:501:execute$1139
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1140
  end
  cell $anyseq $auto$setundef.cc:501:execute$1141
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1142
  end
  cell $anyseq $auto$setundef.cc:501:execute$1143
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1144
  end
  cell $anyseq $auto$setundef.cc:501:execute$1145
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1146
  end
  cell $anyseq $auto$setundef.cc:501:execute$1147
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1148
  end
  cell $anyseq $auto$setundef.cc:501:execute$1149
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1150
  end
  cell $anyseq $auto$setundef.cc:501:execute$1151
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1152
  end
  cell $anyseq $auto$setundef.cc:501:execute$1153
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1154
  end
  cell $anyseq $auto$setundef.cc:501:execute$1155
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1156
  end
  cell $anyseq $auto$setundef.cc:501:execute$1157
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1158
  end
  cell $anyseq $auto$setundef.cc:501:execute$1159
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1160
  end
  cell $anyseq $auto$setundef.cc:501:execute$1161
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1162
  end
  cell $anyseq $auto$setundef.cc:501:execute$1163
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1164
  end
  cell $anyseq $auto$setundef.cc:501:execute$1165
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1166
  end
  cell $anyseq $auto$setundef.cc:501:execute$1167
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1168
  end
  cell $anyseq $auto$setundef.cc:501:execute$1169
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1170
  end
  cell $anyseq $auto$setundef.cc:501:execute$1171
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1172
  end
  cell $anyseq $auto$setundef.cc:501:execute$1173
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1174
  end
  cell $anyseq $auto$setundef.cc:501:execute$1175
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1176
  end
  cell $anyseq $auto$setundef.cc:501:execute$1177
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1178
  end
  cell $anyseq $auto$setundef.cc:501:execute$1179
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1180
  end
  cell $anyseq $auto$setundef.cc:501:execute$1181
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1182
  end
  cell $anyseq $auto$setundef.cc:501:execute$1183
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1184
  end
  cell $anyseq $auto$setundef.cc:501:execute$1185
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1186
  end
  cell $anyseq $auto$setundef.cc:501:execute$1187
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1188
  end
  cell $anyseq $auto$setundef.cc:501:execute$1189
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1190
  end
  cell $anyseq $auto$setundef.cc:501:execute$1191
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1192
  end
  cell $anyseq $auto$setundef.cc:501:execute$1193
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1194
  end
  cell $anyseq $auto$setundef.cc:501:execute$1195
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1196
  end
  cell $anyseq $auto$setundef.cc:501:execute$1197
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1198
  end
  cell $anyseq $auto$setundef.cc:501:execute$1199
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1200
  end
  cell $anyseq $auto$setundef.cc:501:execute$1201
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1202
  end
  cell $anyseq $auto$setundef.cc:501:execute$1203
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1204
  end
  cell $anyseq $auto$setundef.cc:501:execute$1205
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1206
  end
  cell $anyseq $auto$setundef.cc:501:execute$1207
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1208
  end
  cell $anyseq $auto$setundef.cc:501:execute$1209
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1210
  end
  cell $anyseq $auto$setundef.cc:501:execute$1211
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2811:Anyseq$1212
  end
  attribute \src "./uart_receiver.v:147.29-150.77"
  cell $cover $cover$./uart_receiver.v:147$198
    connect \A $formal$./uart_receiver.v:147$24_CHECK
    connect \EN $formal$./uart_receiver.v:147$24_EN
  end
  attribute \src "./uart_receiver.v:138.12-138.26"
  cell $not $eq$./uart_receiver.v:138$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_RX_DONE
    connect \Y $eq$./uart_receiver.v:138$139_Y
  end
  attribute \src "./uart_receiver.v:139.12-139.23"
  cell $logic_not $eq$./uart_receiver.v:139$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \o_DATA
    connect \Y $eq$./uart_receiver.v:139$140_Y
  end
  attribute \src "./uart_receiver.v:140.12-140.32"
  cell $not $eq$./uart_receiver.v:140$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \o_FRAMING_ERROR
    connect \Y $eq$./uart_receiver.v:140$141_Y
  end
  attribute \src "./uart_receiver.v:150.12-150.37"
  cell $logic_not $eq$./uart_receiver.v:150$144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \r_CURRENT_STATE
    connect \Y $eq$./uart_receiver.v:150$144_Y
  end
  attribute \src "./uart_receiver.v:150.41-150.76"
  cell $eq $eq$./uart_receiver.v:150$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$./uart_receiver.v:150$6$0
    connect \B 2'10
    connect \Y $eq$./uart_receiver.v:150$145_Y
  end
  attribute \src "./uart_receiver.v:153.9-153.41"
  cell $logic_not $eq$./uart_receiver.v:153$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$./uart_receiver.v:150$6$0
    connect \Y $eq$./uart_receiver.v:153$147_Y
  end
  attribute \src "./uart_receiver.v:157.14-157.30"
  cell $logic_not $eq$./uart_receiver.v:157$150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r_BIT_COUNT
    connect \Y $eq$./uart_receiver.v:157$150_Y
  end
  attribute \src "./uart_receiver.v:160.9-160.39"
  cell $eq $eq$./uart_receiver.v:160$152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$./uart_receiver.v:150$6$0
    connect \B 1'1
    connect \Y $eq$./uart_receiver.v:160$152_Y
  end
  attribute \src "./uart_receiver.v:163.14-163.42"
  cell $eq $eq$./uart_receiver.v:163$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_DATA_REG [0]
    connect \B $eq$./uart_receiver.v:170$159_Y
    connect \Y $eq$./uart_receiver.v:163$154_Y
  end
  attribute \src "./uart_receiver.v:173.15-173.42"
  cell $eq $eq$./uart_receiver.v:173$161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \o_DATA
    connect \B $past$./uart_receiver.v:173$13$0
    connect \Y $eq$./uart_receiver.v:173$161_Y
  end
  attribute \src "./uart_receiver.v:185.38-185.47"
  cell $not $eq$./uart_receiver.v:185$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \i_RX
    connect \Y $eq$./uart_receiver.v:185$167_Y
  end
  attribute \src "./uart_receiver.v:186.14-186.34"
  cell $eq $eq$./uart_receiver.v:186$169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_NEXT_STATE
    connect \B 1'1
    connect \Y $eq$./uart_receiver.v:186$169_Y
  end
  attribute \src "./uart_receiver.v:188.14-188.36"
  cell $logic_not $eq$./uart_receiver.v:188$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \r_NEXT_STATE
    connect \Y $eq$./uart_receiver.v:188$173_Y
  end
  attribute \src "./uart_receiver.v:189.9-189.32"
  cell $eq $eq$./uart_receiver.v:189$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_CURRENT_STATE
    connect \B 1'1
    connect \Y $eq$./uart_receiver.v:189$174_Y
  end
  attribute \src "./uart_receiver.v:191.36-191.52"
  cell $eq $eq$./uart_receiver.v:191$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \r_BIT_COUNT
    connect \B 3'111
    connect \Y $eq$./uart_receiver.v:191$179_Y
  end
  attribute \src "./uart_receiver.v:192.14-192.39"
  cell $eq $eq$./uart_receiver.v:192$181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \r_NEXT_STATE
    connect \B 2'10
    connect \Y $eq$./uart_receiver.v:192$181_Y
  end
  attribute \src "./uart_receiver.v:193.9-193.37"
  cell $eq $eq$./uart_receiver.v:193$182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \r_CURRENT_STATE
    connect \B 2'10
    connect \Y $eq$./uart_receiver.v:193$182_Y
  end
  attribute \src "./uart_receiver.v:200.11-200.18"
  cell $eq $eq$./uart_receiver.v:200$189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$./uart_receiver.v:136$3$0
    connect \B \i_RESET
    connect \Y $eq$./uart_receiver.v:200$189_Y
  end
  attribute \src "./uart_receiver.v:201.11-201.18"
  cell $eq $eq$./uart_receiver.v:201$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:144$142_Y
    connect \B \i_CLK_ENABLE
    connect \Y $eq$./uart_receiver.v:201$190_Y
  end
  attribute \src "./uart_receiver.v:202.11-202.18"
  cell $eq $eq$./uart_receiver.v:202$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:170$159_Y
    connect \B \i_RX
    connect \Y $eq$./uart_receiver.v:202$191_Y
  end
  attribute \src "./uart_receiver.v:134.22-134.27"
  cell $logic_and $logic_and$./uart_receiver.v:134$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$./uart_receiver.v:0$135_Y
    connect \B { 31'0000000000000000000000000000000 \i_CLK }
    connect \Y $logic_and$./uart_receiver.v:134$137_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34"
  cell $logic_and $logic_and$./uart_receiver.v:134$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_PAST_VALID
    connect \B $logic_and$./uart_receiver.v:134$137_Y
    connect \Y $logic_and$./uart_receiver.v:134$138_Y
  end
  attribute \src "./uart_receiver.v:150.12-150.76"
  cell $logic_and $logic_and$./uart_receiver.v:150$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:150$144_Y
    connect \B $eq$./uart_receiver.v:150$145_Y
    connect \Y $logic_and$./uart_receiver.v:150$146_Y
  end
  attribute \src "./uart_receiver.v:185.9-185.47"
  cell $logic_and $logic_and$./uart_receiver.v:185$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:150$144_Y
    connect \B $eq$./uart_receiver.v:185$167_Y
    connect \Y $logic_and$./uart_receiver.v:185$168_Y
  end
  attribute \src "./uart_receiver.v:187.9-187.47"
  cell $logic_and $logic_and$./uart_receiver.v:187$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:150$144_Y
    connect \B \i_RX
    connect \Y $logic_and$./uart_receiver.v:187$172_Y
  end
  attribute \src "./uart_receiver.v:189.9-189.52"
  cell $logic_and $logic_and$./uart_receiver.v:189$176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:189$174_Y
    connect \B $ne$./uart_receiver.v:189$175_Y
    connect \Y $logic_and$./uart_receiver.v:189$176_Y
  end
  attribute \src "./uart_receiver.v:191.9-191.52"
  cell $logic_and $logic_and$./uart_receiver.v:191$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:189$174_Y
    connect \B $eq$./uart_receiver.v:191$179_Y
    connect \Y $logic_and$./uart_receiver.v:191$180_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0"
  cell $logic_not $logic_not$./uart_receiver.v:0$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$./uart_receiver.v:0$134_Y }
    connect \Y $logic_not$./uart_receiver.v:0$135_Y
  end
  attribute \src "./uart_receiver.v:131.10-131.18"
  cell $ne $ne$./uart_receiver.v:131$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$./uart_receiver.v:0$134_Y
    connect \B \i_CLK
    connect \Y $0$formal$./uart_receiver.v:130$18_CHECK[0:0]$73
  end
  attribute \src "./uart_receiver.v:147.13-147.21"
  cell $ne $ne$./uart_receiver.v:147$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$./uart_receiver.v:170$159_Y
    connect \B \i_RX
    connect \Y $ne$./uart_receiver.v:147$143_Y
  end
  attribute \src "./uart_receiver.v:165.14-165.22"
  cell $ne $ne$./uart_receiver.v:165$156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$./uart_receiver.v:165$10$0
    connect \B \r_BIT_COUNT
    connect \Y $ne$./uart_receiver.v:165$156_Y
  end
  attribute \src "./uart_receiver.v:189.36-189.52"
  cell $ne $ne$./uart_receiver.v:189$175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \r_BIT_COUNT
    connect \B 3'111
    connect \Y $ne$./uart_receiver.v:189$175_Y
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$901
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D 1'1
    connect \Q \r_PAST_VALID
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$902
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D \i_CLK
    connect \Q $and$./uart_receiver.v:0$134_Y
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$904
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D \i_RESET
    connect \Q $past$./uart_receiver.v:136$3$0
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$905
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D \i_CLK_ENABLE
    connect \Q $eq$./uart_receiver.v:144$142_Y
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$906
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D \i_RX
    connect \Q $eq$./uart_receiver.v:170$159_Y
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$907
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 2
    connect \CLK \i_CLK
    connect \D \r_CURRENT_STATE
    connect \Q $past$./uart_receiver.v:150$6$0
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$911
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 4
    connect \CLK \i_CLK
    connect \D \r_BIT_COUNT
    connect \Q $past$./uart_receiver.v:165$10$0
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$914
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \i_CLK
    connect \D \r_DATA_REG
    connect \Q $past$./uart_receiver.v:173$13$0
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$923
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:137$20_CHECK[0:0]$77
    connect \Q $formal$./uart_receiver.v:137$20_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$925
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:138$21_CHECK[0:0]$79
    connect \Q $formal$./uart_receiver.v:138$21_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$927
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:139$22_CHECK[0:0]$81
    connect \Q $formal$./uart_receiver.v:139$22_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$931
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:147$24_CHECK[0:0]$85
    connect \Q $formal$./uart_receiver.v:147$24_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$932
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:145$23_EN[0:0]$84
    connect \Q $formal$./uart_receiver.v:147$24_EN
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$933
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:154$25_CHECK[0:0]$87
    connect \Q $formal$./uart_receiver.v:154$25_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$935
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:155$26_CHECK[0:0]$89
    connect \Q $formal$./uart_receiver.v:155$26_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$937
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:156$27_CHECK[0:0]$91
    connect \Q $formal$./uart_receiver.v:156$27_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$939
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:157$28_CHECK[0:0]$93
    connect \Q $formal$./uart_receiver.v:157$28_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$941
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:161$29_CHECK[0:0]$95
    connect \Q $formal$./uart_receiver.v:161$29_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$943
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:162$30_CHECK[0:0]$97
    connect \Q $formal$./uart_receiver.v:162$30_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$945
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:163$31_CHECK[0:0]$99
    connect \Q $formal$./uart_receiver.v:163$31_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$947
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:164$32_CHECK[0:0]$101
    connect \Q $formal$./uart_receiver.v:164$32_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$949
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:165$33_CHECK[0:0]$103
    connect \Q $formal$./uart_receiver.v:165$33_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$951
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:171$34_CHECK[0:0]$105
    connect \Q $formal$./uart_receiver.v:171$34_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$953
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:172$35_CHECK[0:0]$107
    connect \Q $formal$./uart_receiver.v:172$35_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$955
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:176$36_CHECK[0:0]$109
    connect \Q $formal$./uart_receiver.v:176$36_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$957
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:177$37_CHECK[0:0]$111
    connect \Q $formal$./uart_receiver.v:177$37_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$959
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:179$38_CHECK[0:0]$113
    connect \Q $formal$./uart_receiver.v:179$38_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$961
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:180$39_CHECK[0:0]$115
    connect \Q $formal$./uart_receiver.v:180$39_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$963
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:185$40_CHECK[0:0]$117
    connect \Q $formal$./uart_receiver.v:185$40_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$965
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:187$41_CHECK[0:0]$119
    connect \Q $formal$./uart_receiver.v:187$41_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$967
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:189$42_CHECK[0:0]$121
    connect \Q $formal$./uart_receiver.v:189$42_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$969
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:191$43_CHECK[0:0]$123
    connect \Q $formal$./uart_receiver.v:191$43_CHECK
  end
  attribute \src "./uart_receiver.v:129.2-208.5"
  cell $dff $procdff$971
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \i_CLK
    connect \D $0$formal$./uart_receiver.v:193$44_CHECK[0:0]$125
    connect \Q $formal$./uart_receiver.v:193$44_CHECK
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$285
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$285_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$290
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1016
    connect \B $eq$./uart_receiver.v:138$139_Y
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$290_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$292
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1018
    connect \B $procmux$290_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:137$20_CHECK[0:0]$77
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$300
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1020
    connect \B $eq$./uart_receiver.v:139$140_Y
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$300_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$302
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1022
    connect \B $procmux$300_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:138$21_CHECK[0:0]$79
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$310
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1024
    connect \B $eq$./uart_receiver.v:140$141_Y
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$310_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$312
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1026
    connect \B $procmux$310_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:139$22_CHECK[0:0]$81
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$314
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$314_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$317
    parameter \WIDTH 1
    connect \A $procmux$314_Y
    connect \B 1'0
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$317_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$319
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$317_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:145$23_EN[0:0]$84
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$321
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1028
    connect \B $ne$./uart_receiver.v:147$143_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$321_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$324
    parameter \WIDTH 1
    connect \A $procmux$321_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1030
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$324_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$326
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1032
    connect \B $procmux$324_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:145$23_CHECK[0:0]$83
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$335
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1034
    connect \B $logic_and$./uart_receiver.v:150$146_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$335_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$338
    parameter \WIDTH 1
    connect \A $procmux$335_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1036
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$338_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$340
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1038
    connect \B $procmux$338_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:147$24_CHECK[0:0]$85
  end
  attribute \src "./uart_receiver.v:153.9-153.41|./uart_receiver.v:153.6-159.9"
  cell $mux $procmux$342
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$./uart_receiver.v:153$147_Y
    connect \Y $procmux$342_Y
  end
  attribute \src "./uart_receiver.v:153.9-153.41|./uart_receiver.v:153.6-159.9"
  cell $mux $procmux$351
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1040
    connect \B $eq$./uart_receiver.v:138$139_Y
    connect \S $eq$./uart_receiver.v:153$147_Y
    connect \Y $procmux$351_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$353
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1042
    connect \B $procmux$351_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$353_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$356
    parameter \WIDTH 1
    connect \A $procmux$353_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1044
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$356_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$358
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1046
    connect \B $procmux$356_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:154$25_CHECK[0:0]$87
  end
  attribute \src "./uart_receiver.v:153.9-153.41|./uart_receiver.v:153.6-159.9"
  cell $mux $procmux$369
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1048
    connect \B $eq$./uart_receiver.v:139$140_Y
    connect \S $eq$./uart_receiver.v:153$147_Y
    connect \Y $procmux$369_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$371
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1050
    connect \B $procmux$369_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$371_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$374
    parameter \WIDTH 1
    connect \A $procmux$371_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1052
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$374_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$376
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1054
    connect \B $procmux$374_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:155$26_CHECK[0:0]$89
  end
  attribute \src "./uart_receiver.v:153.9-153.41|./uart_receiver.v:153.6-159.9"
  cell $mux $procmux$387
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1056
    connect \B $eq$./uart_receiver.v:157$150_Y
    connect \S $eq$./uart_receiver.v:153$147_Y
    connect \Y $procmux$387_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$389
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1058
    connect \B $procmux$387_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$389_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$392
    parameter \WIDTH 1
    connect \A $procmux$389_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1060
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$392_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$394
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1062
    connect \B $procmux$392_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:156$27_CHECK[0:0]$91
  end
  attribute \src "./uart_receiver.v:153.9-153.41|./uart_receiver.v:153.6-159.9"
  cell $mux $procmux$405
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1064
    connect \B $eq$./uart_receiver.v:140$141_Y
    connect \S $eq$./uart_receiver.v:153$147_Y
    connect \Y $procmux$405_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$407
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1066
    connect \B $procmux$405_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$407_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$410
    parameter \WIDTH 1
    connect \A $procmux$407_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1068
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$410_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$412
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1070
    connect \B $procmux$410_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:157$28_CHECK[0:0]$93
  end
  attribute \src "./uart_receiver.v:160.9-160.39|./uart_receiver.v:160.6-167.9"
  cell $mux $procmux$414
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$./uart_receiver.v:160$152_Y
    connect \Y $procmux$414_Y
  end
  attribute \src "./uart_receiver.v:160.9-160.39|./uart_receiver.v:160.6-167.9"
  cell $mux $procmux$423
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1072
    connect \B $eq$./uart_receiver.v:138$139_Y
    connect \S $eq$./uart_receiver.v:160$152_Y
    connect \Y $procmux$423_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$425
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1074
    connect \B $procmux$423_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$425_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$428
    parameter \WIDTH 1
    connect \A $procmux$425_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1076
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$428_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$430
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1078
    connect \B $procmux$428_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:161$29_CHECK[0:0]$95
  end
  attribute \src "./uart_receiver.v:160.9-160.39|./uart_receiver.v:160.6-167.9"
  cell $mux $procmux$441
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1080
    connect \B $eq$./uart_receiver.v:163$154_Y
    connect \S $eq$./uart_receiver.v:160$152_Y
    connect \Y $procmux$441_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$443
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1082
    connect \B $procmux$441_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$443_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$446
    parameter \WIDTH 1
    connect \A $procmux$443_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1084
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$446_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$448
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1086
    connect \B $procmux$446_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:162$30_CHECK[0:0]$97
  end
  attribute \src "./uart_receiver.v:160.9-160.39|./uart_receiver.v:160.6-167.9"
  cell $mux $procmux$459
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1088
    connect \B $eq$./uart_receiver.v:139$140_Y
    connect \S $eq$./uart_receiver.v:160$152_Y
    connect \Y $procmux$459_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$461
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1090
    connect \B $procmux$459_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$461_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$464
    parameter \WIDTH 1
    connect \A $procmux$461_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1092
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$464_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$466
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1094
    connect \B $procmux$464_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:163$31_CHECK[0:0]$99
  end
  attribute \src "./uart_receiver.v:160.9-160.39|./uart_receiver.v:160.6-167.9"
  cell $mux $procmux$477
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1096
    connect \B $ne$./uart_receiver.v:165$156_Y
    connect \S $eq$./uart_receiver.v:160$152_Y
    connect \Y $procmux$477_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$479
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1098
    connect \B $procmux$477_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$479_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$482
    parameter \WIDTH 1
    connect \A $procmux$479_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1100
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$482_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$484
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1102
    connect \B $procmux$482_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:164$32_CHECK[0:0]$101
  end
  attribute \src "./uart_receiver.v:160.9-160.39|./uart_receiver.v:160.6-167.9"
  cell $mux $procmux$495
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1104
    connect \B $eq$./uart_receiver.v:140$141_Y
    connect \S $eq$./uart_receiver.v:160$152_Y
    connect \Y $procmux$495_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$497
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1106
    connect \B $procmux$495_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$497_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$500
    parameter \WIDTH 1
    connect \A $procmux$497_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1108
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$500_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$502
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1110
    connect \B $procmux$500_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:165$33_CHECK[0:0]$103
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:170.10-170.26|./uart_receiver.v:170.7-179.10"
  cell $mux $procmux$505
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$./uart_receiver.v:170$159_Y
    connect \Y $procmux$505_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:170.10-170.26|./uart_receiver.v:170.7-179.10"
  cell $mux $procmux$517
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1112
    connect \B $eq$./uart_receiver.v:140$141_Y
    connect \S $eq$./uart_receiver.v:170$159_Y
    connect \Y $procmux$517_Y
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$519
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1114
    connect \B $procmux$517_Y
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$519_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$521
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1116
    connect \B $procmux$519_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$521_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$524
    parameter \WIDTH 1
    connect \A $procmux$521_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1118
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$524_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$526
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1120
    connect \B $procmux$524_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:171$34_CHECK[0:0]$105
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:170.10-170.26|./uart_receiver.v:170.7-179.10"
  cell $mux $procmux$541
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1122
    connect \B $eq$./uart_receiver.v:173$161_Y
    connect \S $eq$./uart_receiver.v:170$159_Y
    connect \Y $procmux$541_Y
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$543
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1124
    connect \B $procmux$541_Y
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$543_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$545
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1126
    connect \B $procmux$543_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$545_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$548
    parameter \WIDTH 1
    connect \A $procmux$545_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1128
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$548_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$550
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1130
    connect \B $procmux$548_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:172$35_CHECK[0:0]$107
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:170.10-170.26|./uart_receiver.v:170.7-179.10"
  cell $mux $procmux$553
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $eq$./uart_receiver.v:170$159_Y
    connect \Y $procmux$553_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:170.10-170.26|./uart_receiver.v:170.7-179.10"
  cell $mux $procmux$565
    parameter \WIDTH 1
    connect \A \o_FRAMING_ERROR
    connect \B $auto$rtlil.cc:2811:Anyseq$1132
    connect \S $eq$./uart_receiver.v:170$159_Y
    connect \Y $procmux$565_Y
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$567
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1134
    connect \B $procmux$565_Y
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$567_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$569
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1136
    connect \B $procmux$567_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$569_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$572
    parameter \WIDTH 1
    connect \A $procmux$569_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1138
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$572_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$574
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1140
    connect \B $procmux$572_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:176$36_CHECK[0:0]$109
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:170.10-170.26|./uart_receiver.v:170.7-179.10"
  cell $mux $procmux$589
    parameter \WIDTH 1
    connect \A $eq$./uart_receiver.v:139$140_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1142
    connect \S $eq$./uart_receiver.v:170$159_Y
    connect \Y $procmux$589_Y
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$591
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1144
    connect \B $procmux$589_Y
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$591_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$593
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1146
    connect \B $procmux$591_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$593_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$596
    parameter \WIDTH 1
    connect \A $procmux$593_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1148
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$596_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$598
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1150
    connect \B $procmux$596_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:177$37_CHECK[0:0]$111
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$600
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$600_Y
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$609
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1152
    connect \B \o_RX_DONE
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$609_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$611
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1154
    connect \B $procmux$609_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$611_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$614
    parameter \WIDTH 1
    connect \A $procmux$611_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1156
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$614_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$616
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1158
    connect \B $procmux$614_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:179$38_CHECK[0:0]$113
  end
  attribute \src "./uart_receiver.v:168.9-168.44|./uart_receiver.v:168.6-182.9"
  cell $mux $procmux$627
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1160
    connect \B $eq$./uart_receiver.v:157$150_Y
    connect \S $eq$./uart_receiver.v:150$145_Y
    connect \Y $procmux$627_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$629
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1162
    connect \B $procmux$627_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$629_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$632
    parameter \WIDTH 1
    connect \A $procmux$629_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1164
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$632_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$634
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1166
    connect \B $procmux$632_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:180$39_CHECK[0:0]$115
  end
  attribute \src "./uart_receiver.v:185.9-185.47|./uart_receiver.v:185.6-186.36"
  cell $mux $procmux$636
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./uart_receiver.v:185$168_Y
    connect \Y $procmux$636_Y
  end
  attribute \src "./uart_receiver.v:185.9-185.47|./uart_receiver.v:185.6-186.36"
  cell $mux $procmux$645
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1168
    connect \B $eq$./uart_receiver.v:186$169_Y
    connect \S $logic_and$./uart_receiver.v:185$168_Y
    connect \Y $procmux$645_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$647
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1170
    connect \B $procmux$645_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$647_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$650
    parameter \WIDTH 1
    connect \A $procmux$647_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1172
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$650_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$652
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1174
    connect \B $procmux$650_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:185$40_CHECK[0:0]$117
  end
  attribute \src "./uart_receiver.v:187.9-187.47|./uart_receiver.v:187.6-188.38"
  cell $mux $procmux$654
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./uart_receiver.v:187$172_Y
    connect \Y $procmux$654_Y
  end
  attribute \src "./uart_receiver.v:187.9-187.47|./uart_receiver.v:187.6-188.38"
  cell $mux $procmux$663
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1176
    connect \B $eq$./uart_receiver.v:188$173_Y
    connect \S $logic_and$./uart_receiver.v:187$172_Y
    connect \Y $procmux$663_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$665
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1178
    connect \B $procmux$663_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$665_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$668
    parameter \WIDTH 1
    connect \A $procmux$665_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1180
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$668_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$670
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1182
    connect \B $procmux$668_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:187$41_CHECK[0:0]$119
  end
  attribute \src "./uart_receiver.v:189.9-189.52|./uart_receiver.v:189.6-190.36"
  cell $mux $procmux$672
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./uart_receiver.v:189$176_Y
    connect \Y $procmux$672_Y
  end
  attribute \src "./uart_receiver.v:189.9-189.52|./uart_receiver.v:189.6-190.36"
  cell $mux $procmux$681
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1184
    connect \B $eq$./uart_receiver.v:186$169_Y
    connect \S $logic_and$./uart_receiver.v:189$176_Y
    connect \Y $procmux$681_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$683
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1186
    connect \B $procmux$681_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$683_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$686
    parameter \WIDTH 1
    connect \A $procmux$683_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1188
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$686_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$688
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1190
    connect \B $procmux$686_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:189$42_CHECK[0:0]$121
  end
  attribute \src "./uart_receiver.v:191.9-191.52|./uart_receiver.v:191.6-192.41"
  cell $mux $procmux$690
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$./uart_receiver.v:191$180_Y
    connect \Y $procmux$690_Y
  end
  attribute \src "./uart_receiver.v:191.9-191.52|./uart_receiver.v:191.6-192.41"
  cell $mux $procmux$699
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1192
    connect \B $eq$./uart_receiver.v:192$181_Y
    connect \S $logic_and$./uart_receiver.v:191$180_Y
    connect \Y $procmux$699_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$701
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1194
    connect \B $procmux$699_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$701_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$704
    parameter \WIDTH 1
    connect \A $procmux$701_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1196
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$704_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$706
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1198
    connect \B $procmux$704_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:191$43_CHECK[0:0]$123
  end
  attribute \src "./uart_receiver.v:193.9-193.37|./uart_receiver.v:193.6-194.38"
  cell $mux $procmux$708
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$./uart_receiver.v:193$182_Y
    connect \Y $procmux$708_Y
  end
  attribute \src "./uart_receiver.v:193.9-193.37|./uart_receiver.v:193.6-194.38"
  cell $mux $procmux$717
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1200
    connect \B $eq$./uart_receiver.v:188$173_Y
    connect \S $eq$./uart_receiver.v:193$182_Y
    connect \Y $procmux$717_Y
  end
  attribute \src "./uart_receiver.v:144.8-144.32|./uart_receiver.v:144.5-195.8"
  cell $mux $procmux$719
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1202
    connect \B $procmux$717_Y
    connect \S $eq$./uart_receiver.v:144$142_Y
    connect \Y $procmux$719_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:136.7-136.21|./uart_receiver.v:136.4-196.7"
  cell $mux $procmux$722
    parameter \WIDTH 1
    connect \A $procmux$719_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1204
    connect \S $past$./uart_receiver.v:136$3$0
    connect \Y $procmux$722_Y
  end
  attribute \src "./uart_receiver.v:134.6-134.34|./uart_receiver.v:134.3-197.6"
  cell $mux $procmux$724
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2811:Anyseq$1206
    connect \B $procmux$722_Y
    connect \S $logic_and$./uart_receiver.v:134$138_Y
    connect \Y $0$formal$./uart_receiver.v:193$44_CHECK[0:0]$125
  end
  attribute \src "./uart_receiver.v:198.6-198.19|./uart_receiver.v:198.3-207.6"
  cell $mux $procmux$726
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$./uart_receiver.v:134$137_Y
    connect \Y $0$formal$./uart_receiver.v:199$45_EN[0:0]$128
  end
  attribute \src "./uart_receiver.v:198.6-198.19|./uart_receiver.v:198.3-207.6"
  cell $mux $procmux$728
    parameter \WIDTH 1
    connect \A $eq$./uart_receiver.v:200$189_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1208
    connect \S $logic_and$./uart_receiver.v:134$137_Y
    connect \Y $0$formal$./uart_receiver.v:199$45_CHECK[0:0]$127
  end
  attribute \src "./uart_receiver.v:198.6-198.19|./uart_receiver.v:198.3-207.6"
  cell $mux $procmux$732
    parameter \WIDTH 1
    connect \A $eq$./uart_receiver.v:201$190_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1210
    connect \S $logic_and$./uart_receiver.v:134$137_Y
    connect \Y $0$formal$./uart_receiver.v:200$46_CHECK[0:0]$129
  end
  attribute \src "./uart_receiver.v:198.6-198.19|./uart_receiver.v:198.3-207.6"
  cell $mux $procmux$736
    parameter \WIDTH 1
    connect \A $eq$./uart_receiver.v:202$191_Y
    connect \B $auto$rtlil.cc:2811:Anyseq$1212
    connect \S $logic_and$./uart_receiver.v:134$137_Y
    connect \Y $0$formal$./uart_receiver.v:201$47_CHECK[0:0]$131
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$738
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [6] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$738_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$747
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [4] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$747_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$756
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [3] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$756_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$765
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [2] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$765_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$774
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [1] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$774_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$783
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [0] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$783_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$792
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \i_RX 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$792_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$801
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { \r_DATA_REG [5] 1'0 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$801_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$810
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A 4'xxxx
    connect \B { $add$./uart_receiver.v:90$53_Y 4'0000 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $auto$opt_reduce.cc:134:opt_mux$1000 }
    connect \Y $procmux$810_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:110.9-110.18|./uart_receiver.v:110.6-119.9"
  cell $mux $procmux$820
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \r_DATA_REG
    connect \S \i_RX
    connect \Y $procmux$820_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$822
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'xxxxxxxx
    connect \B { 8'00000000 $procmux$820_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$1004 $eq$./uart_receiver.v:193$182_Y }
    connect \Y $procmux$822_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:110.9-110.18|./uart_receiver.v:110.6-119.9"
  cell $mux $procmux$832
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \i_RX
    connect \Y $2\r_NEXT_STATE[1:0]
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$834
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $2\r_NEXT_STATE[1:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$1004 $eq$./uart_receiver.v:193$182_Y }
    connect \Y $procmux$834_Y
  end
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:79.4-122.11"
  cell $pmux $procmux$843
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 2'01
    connect \S { $auto$opt_reduce.cc:134:opt_mux$1004 $eq$./uart_receiver.v:193$182_Y }
    connect \Y $procmux$843_Y
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:39.7-39.23|./uart_receiver.v:39.4-42.25"
  cell $mux $procmux$861
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'10
    connect \S $eq$./uart_receiver.v:191$179_Y
    connect \Y $3\r_NEXT_STATE[1:0]
  end
  attribute \full_case 1
  attribute \src "./uart_receiver.v:0.0-0.0|./uart_receiver.v:29.2-48.9"
  cell $pmux $procmux$874
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A { 1'0 $2\r_NEXT_STATE[1:0] }
    connect \B { $3\r_NEXT_STATE[1:0] 2'00 }
    connect \S { $eq$./uart_receiver.v:189$174_Y $eq$./uart_receiver.v:193$182_Y }
    connect \Y $0\r_NEXT_STATE[1:0]
  end
end
