<?xml version="1.0"?>
<dblpperson name="Kisaru Liyanage" pid="258/0264" n="2">
<person key="homepages/258/0264" mdate="2020-02-09">
<author pid="258/0264">Kisaru Liyanage</author>
</person>
<r><inproceedings key="conf/arc/WijesunderaSLPS20" mdate="2020-03-26">
<author pid="180/1898">Deshya Wijesundera</author>
<author pid="261/6118">Kushagra Shah</author>
<author pid="258/0264">Kisaru Liyanage</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="220/9847">Thilina Perera</author>
<title>Technique for Vendor and Device Agnostic Hardware Area-Time Estimation.</title>
<pages>166-177</pages>
<year>2020</year>
<booktitle>ARC</booktitle>
<ee>https://doi.org/10.1007/978-3-030-44534-8_13</ee>
<crossref>conf/arc/2020</crossref>
<url>db/conf/arc/arc2020.html#WijesunderaSLPS20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icfpt/WijesunderaLPSP19" mdate="2020-02-17">
<author pid="180/1898">Deshya Wijesundera</author>
<author pid="258/0264">Kisaru Liyanage</author>
<author pid="58/7646">Alok Prakash</author>
<author pid="23/1694">Thambipillai Srikanthan</author>
<author pid="220/9847">Thilina Perera</author>
<title>An Iterative Technique for Runtime Efficient Hardware-Software Partitioning.</title>
<pages>403-406</pages>
<year>2019</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/ICFPT47387.2019.00078</ee>
<crossref>conf/icfpt/2019</crossref>
<url>db/conf/icfpt/icfpt2019.html#WijesunderaLPSP19</url>
</inproceedings>
</r>
<coauthors n="5" nc="1">
<co c="0"><na f="p/Perera:Thilina" pid="220/9847">Thilina Perera</na></co>
<co c="0"><na f="p/Prakash:Alok" pid="58/7646">Alok Prakash</na></co>
<co c="0"><na f="s/Shah:Kushagra" pid="261/6118">Kushagra Shah</na></co>
<co c="0"><na f="s/Srikanthan:Thambipillai" pid="23/1694">Thambipillai Srikanthan</na></co>
<co c="0"><na f="w/Wijesundera:Deshya" pid="180/1898">Deshya Wijesundera</na></co>
</coauthors>
</dblpperson>

