/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [9:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [21:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_0z ? _00_ : celloutsig_0_1z);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_3z[4]) & (in_data[42] | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[63] | in_data[13];
  assign celloutsig_1_2z = in_data[171] | in_data[142];
  assign celloutsig_1_6z = celloutsig_1_1z[1] | celloutsig_1_5z[2];
  assign celloutsig_0_3z = { _02_[5:1], celloutsig_0_0z } + { in_data[69:68], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_0z[7:2] + { in_data[121], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 3'h0;
    else _13_ <= celloutsig_1_7z;
  assign { _04_[2], _01_, _04_[0] } = _13_;
  reg [9:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _14_ <= 10'h000;
    else _14_ <= { in_data[51:44], celloutsig_0_1z, celloutsig_0_0z };
  assign { _03_[9], _02_[5:1], _00_, _03_[2:0] } = _14_;
  assign celloutsig_0_8z = ! { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, _03_[9], _02_[5:1], _00_, _03_[2:0], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_12z = ! { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_10z, _04_[2], _01_, _04_[0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_0z = in_data[159:138] % { 1'h1, in_data[140:120] };
  assign celloutsig_1_1z = celloutsig_1_0z[14:12] % { 1'h1, celloutsig_1_0z[20:19] };
  assign celloutsig_1_17z = { celloutsig_1_7z[0], celloutsig_1_9z, celloutsig_1_6z } % { 1'h1, _01_, _04_[0] };
  assign celloutsig_0_9z = - { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_4z = - in_data[153:148];
  assign celloutsig_1_11z = - celloutsig_1_10z[4:1];
  assign celloutsig_1_7z = ~ celloutsig_1_4z[4:2];
  assign celloutsig_1_19z = ~ { celloutsig_1_4z[3:0], celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_7z = & in_data[86:78];
  assign celloutsig_1_9z = & celloutsig_1_4z[5:3];
  assign celloutsig_1_5z = celloutsig_1_0z[11:5] >> { celloutsig_1_4z[4:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_4z[4:3], celloutsig_1_2z, celloutsig_1_9z } - { celloutsig_1_10z[5], celloutsig_1_1z };
  assign celloutsig_0_1z = ~((in_data[38] & celloutsig_0_0z) | (celloutsig_0_0z & in_data[35]));
  assign _02_[0] = celloutsig_0_0z;
  assign _03_[8:3] = { _02_[5:1], _00_ };
  assign _04_[1] = _01_;
  assign { out_data[131:128], out_data[110:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
