|sdram_test
clk => clk.IN1
osc << sdram_design:sdram_inst.sdram_osc
cs << sdram_design:sdram_inst.sdram_cs
ras << sdram_design:sdram_inst.sdram_ras
cas << sdram_design:sdram_inst.sdram_cas
we << sdram_design:sdram_inst.sdram_we
ba[0] << sdram_design:sdram_inst.sdram_ba
ba[1] << sdram_design:sdram_inst.sdram_ba
dqm[0] << sdram_design:sdram_inst.sdram_dqm
dqm[1] << sdram_design:sdram_inst.sdram_dqm
address[0] << sdram_design:sdram_inst.sdram_address
address[1] << sdram_design:sdram_inst.sdram_address
address[2] << sdram_design:sdram_inst.sdram_address
address[3] << sdram_design:sdram_inst.sdram_address
address[4] << sdram_design:sdram_inst.sdram_address
address[5] << sdram_design:sdram_inst.sdram_address
address[6] << sdram_design:sdram_inst.sdram_address
address[7] << sdram_design:sdram_inst.sdram_address
address[8] << sdram_design:sdram_inst.sdram_address
address[9] << sdram_design:sdram_inst.sdram_address
address[10] << sdram_design:sdram_inst.sdram_address
address[11] << sdram_design:sdram_inst.sdram_address
dq[0] <> sdram_design:sdram_inst.sdram_dq
dq[1] <> sdram_design:sdram_inst.sdram_dq
dq[2] <> sdram_design:sdram_inst.sdram_dq
dq[3] <> sdram_design:sdram_inst.sdram_dq
dq[4] <> sdram_design:sdram_inst.sdram_dq
dq[5] <> sdram_design:sdram_inst.sdram_dq
dq[6] <> sdram_design:sdram_inst.sdram_dq
dq[7] <> sdram_design:sdram_inst.sdram_dq
dq[8] <> sdram_design:sdram_inst.sdram_dq
dq[9] <> sdram_design:sdram_inst.sdram_dq
dq[10] <> sdram_design:sdram_inst.sdram_dq
dq[11] <> sdram_design:sdram_inst.sdram_dq
dq[12] <> sdram_design:sdram_inst.sdram_dq
dq[13] <> sdram_design:sdram_inst.sdram_dq
dq[14] <> sdram_design:sdram_inst.sdram_dq
dq[15] <> sdram_design:sdram_inst.sdram_dq
led[0] << led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] << led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] << led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] << led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[4] << led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[5] << led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[6] << led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[7] << led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|pll:pll_inst
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|sdram_test|pll:pll_inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sdram_test|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|sdram_test|sdram_design:sdram_inst
clk_clk => clk_clk.IN4
reset_reset_n => _.IN1
sdram_dq[0] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[1] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[2] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[3] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[4] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[5] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[6] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[7] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[8] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[9] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[10] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[11] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[12] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[13] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[14] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_dq[15] <> sdram:mt48lc4m16a2_avl_0.dq
sdram_address[0] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[1] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[2] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[3] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[4] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[5] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[6] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[7] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[8] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[9] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[10] <= sdram:mt48lc4m16a2_avl_0.address
sdram_address[11] <= sdram:mt48lc4m16a2_avl_0.address
sdram_ba[0] <= sdram:mt48lc4m16a2_avl_0.ba
sdram_ba[1] <= sdram:mt48lc4m16a2_avl_0.ba
sdram_dqm[0] <= sdram:mt48lc4m16a2_avl_0.dqm
sdram_dqm[1] <= sdram:mt48lc4m16a2_avl_0.dqm
sdram_osc <= sdram:mt48lc4m16a2_avl_0.osc
sdram_cs <= sdram:mt48lc4m16a2_avl_0.cs
sdram_we <= sdram:mt48lc4m16a2_avl_0.we
sdram_ras <= sdram:mt48lc4m16a2_avl_0.ras
sdram_cas <= sdram:mt48lc4m16a2_avl_0.cas
user_waitrequest <= altera_avalon_mm_bridge:mm_bridge_0.s0_waitrequest
user_readdata[0] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[1] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[2] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[3] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[4] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[5] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[6] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[7] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[8] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[9] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[10] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[11] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[12] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[13] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[14] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdata[15] <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdata
user_readdatavalid <= altera_avalon_mm_bridge:mm_bridge_0.s0_readdatavalid
user_burstcount[0] => user_burstcount[0].IN1
user_burstcount[1] => user_burstcount[1].IN1
user_burstcount[2] => user_burstcount[2].IN1
user_burstcount[3] => user_burstcount[3].IN1
user_burstcount[4] => user_burstcount[4].IN1
user_burstcount[5] => user_burstcount[5].IN1
user_burstcount[6] => user_burstcount[6].IN1
user_burstcount[7] => user_burstcount[7].IN1
user_burstcount[8] => user_burstcount[8].IN1
user_writedata[0] => user_writedata[0].IN1
user_writedata[1] => user_writedata[1].IN1
user_writedata[2] => user_writedata[2].IN1
user_writedata[3] => user_writedata[3].IN1
user_writedata[4] => user_writedata[4].IN1
user_writedata[5] => user_writedata[5].IN1
user_writedata[6] => user_writedata[6].IN1
user_writedata[7] => user_writedata[7].IN1
user_writedata[8] => user_writedata[8].IN1
user_writedata[9] => user_writedata[9].IN1
user_writedata[10] => user_writedata[10].IN1
user_writedata[11] => user_writedata[11].IN1
user_writedata[12] => user_writedata[12].IN1
user_writedata[13] => user_writedata[13].IN1
user_writedata[14] => user_writedata[14].IN1
user_writedata[15] => user_writedata[15].IN1
user_address[0] => user_address[0].IN1
user_address[1] => user_address[1].IN1
user_address[2] => user_address[2].IN1
user_address[3] => user_address[3].IN1
user_address[4] => user_address[4].IN1
user_address[5] => user_address[5].IN1
user_address[6] => user_address[6].IN1
user_address[7] => user_address[7].IN1
user_address[8] => user_address[8].IN1
user_address[9] => user_address[9].IN1
user_address[10] => user_address[10].IN1
user_address[11] => user_address[11].IN1
user_address[12] => user_address[12].IN1
user_address[13] => user_address[13].IN1
user_address[14] => user_address[14].IN1
user_address[15] => user_address[15].IN1
user_address[16] => user_address[16].IN1
user_address[17] => user_address[17].IN1
user_address[18] => user_address[18].IN1
user_address[19] => user_address[19].IN1
user_address[20] => user_address[20].IN1
user_address[21] => user_address[21].IN1
user_write => user_write.IN1
user_read => user_read.IN1
user_byteenable[0] => user_byteenable[0].IN1
user_byteenable[1] => user_byteenable[1].IN1
user_debugaccess => user_debugaccess.IN1


|sdram_test|sdram_design:sdram_inst|sdram:mt48lc4m16a2_avl_0
clk => wr_data.we_a.CLK
clk => wr_data.waddr_a[7].CLK
clk => wr_data.waddr_a[6].CLK
clk => wr_data.waddr_a[5].CLK
clk => wr_data.waddr_a[4].CLK
clk => wr_data.waddr_a[3].CLK
clk => wr_data.waddr_a[2].CLK
clk => wr_data.waddr_a[1].CLK
clk => wr_data.waddr_a[0].CLK
clk => wr_data.data_a[15].CLK
clk => wr_data.data_a[14].CLK
clk => wr_data.data_a[13].CLK
clk => wr_data.data_a[12].CLK
clk => wr_data.data_a[11].CLK
clk => wr_data.data_a[10].CLK
clk => wr_data.data_a[9].CLK
clk => wr_data.data_a[8].CLK
clk => wr_data.data_a[7].CLK
clk => wr_data.data_a[6].CLK
clk => wr_data.data_a[5].CLK
clk => wr_data.data_a[4].CLK
clk => wr_data.data_a[3].CLK
clk => wr_data.data_a[2].CLK
clk => wr_data.data_a[1].CLK
clk => wr_data.data_a[0].CLK
clk => op.CLK
clk => burst_length[0].CLK
clk => burst_length[1].CLK
clk => burst_length[2].CLK
clk => bc[0].CLK
clk => bc[1].CLK
clk => bc[2].CLK
clk => bc[3].CLK
clk => bc[4].CLK
clk => bc[5].CLK
clk => bc[6].CLK
clk => bc[7].CLK
clk => bc[8].CLK
clk => buff_addr[0].CLK
clk => buff_addr[1].CLK
clk => buff_addr[2].CLK
clk => buff_addr[3].CLK
clk => buff_addr[4].CLK
clk => buff_addr[5].CLK
clk => buff_addr[6].CLK
clk => buff_addr[7].CLK
clk => buff_addr[8].CLK
clk => buff_addr[9].CLK
clk => buff_addr[10].CLK
clk => buff_addr[11].CLK
clk => buff_addr[12].CLK
clk => buff_addr[13].CLK
clk => buff_addr[14].CLK
clk => buff_addr[15].CLK
clk => buff_addr[16].CLK
clk => buff_addr[17].CLK
clk => buff_addr[18].CLK
clk => buff_addr[19].CLK
clk => buff_addr[20].CLK
clk => buff_addr[21].CLK
clk => t_aref[0].CLK
clk => t_aref[1].CLK
clk => t_aref[2].CLK
clk => t_aref[3].CLK
clk => t_aref[4].CLK
clk => t_aref[5].CLK
clk => t_aref[6].CLK
clk => t_aref[7].CLK
clk => t_aref[8].CLK
clk => t_aref[9].CLK
clk => t_aref[10].CLK
clk => t_aref[11].CLK
clk => t_aref[12].CLK
clk => t_aref[13].CLK
clk => t_aref[14].CLK
clk => t_aref[15].CLK
clk => t_aref[16].CLK
clk => t_aref[17].CLK
clk => t_aref[18].CLK
clk => t_aref[19].CLK
clk => t_aref[20].CLK
clk => t_aref[21].CLK
clk => t_aref[22].CLK
clk => t_aref[23].CLK
clk => t_aref[24].CLK
clk => t_aref[25].CLK
clk => t_aref[26].CLK
clk => t_aref[27].CLK
clk => t_aref[28].CLK
clk => t_aref[29].CLK
clk => t_aref[30].CLK
clk => t_aref[31].CLK
clk => row_count[0].CLK
clk => row_count[1].CLK
clk => row_count[2].CLK
clk => row_count[3].CLK
clk => row_count[4].CLK
clk => row_count[5].CLK
clk => row_count[6].CLK
clk => row_count[7].CLK
clk => row_count[8].CLK
clk => row_count[9].CLK
clk => row_count[10].CLK
clk => row_count[11].CLK
clk => row_count[12].CLK
clk => row_count[13].CLK
clk => row_count[14].CLK
clk => row_count[15].CLK
clk => row_count[16].CLK
clk => row_count[17].CLK
clk => row_count[18].CLK
clk => row_count[19].CLK
clk => row_count[20].CLK
clk => row_count[21].CLK
clk => row_count[22].CLK
clk => row_count[23].CLK
clk => row_count[24].CLK
clk => row_count[25].CLK
clk => row_count[26].CLK
clk => row_count[27].CLK
clk => row_count[28].CLK
clk => row_count[29].CLK
clk => row_count[30].CLK
clk => row_count[31].CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => j[5].CLK
clk => j[6].CLK
clk => j[7].CLK
clk => j[8].CLK
clk => s_readdata[0]~reg0.CLK
clk => s_readdata[1]~reg0.CLK
clk => s_readdata[2]~reg0.CLK
clk => s_readdata[3]~reg0.CLK
clk => s_readdata[4]~reg0.CLK
clk => s_readdata[5]~reg0.CLK
clk => s_readdata[6]~reg0.CLK
clk => s_readdata[7]~reg0.CLK
clk => s_readdata[8]~reg0.CLK
clk => s_readdata[9]~reg0.CLK
clk => s_readdata[10]~reg0.CLK
clk => s_readdata[11]~reg0.CLK
clk => s_readdata[12]~reg0.CLK
clk => s_readdata[13]~reg0.CLK
clk => s_readdata[14]~reg0.CLK
clk => s_readdata[15]~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => i[5].CLK
clk => i[6].CLK
clk => i[7].CLK
clk => i[8].CLK
clk => buff_wr[0].CLK
clk => buff_wr[1].CLK
clk => buff_wr[2].CLK
clk => buff_wr[3].CLK
clk => buff_wr[4].CLK
clk => buff_wr[5].CLK
clk => buff_wr[6].CLK
clk => buff_wr[7].CLK
clk => buff_wr[8].CLK
clk => buff_wr[9].CLK
clk => buff_wr[10].CLK
clk => buff_wr[11].CLK
clk => buff_wr[12].CLK
clk => buff_wr[13].CLK
clk => buff_wr[14].CLK
clk => buff_wr[15].CLK
clk => sw.CLK
clk => new_burstcount.CLK
clk => ba[0]~reg0.CLK
clk => ba[1]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => count_auto_ref[0].CLK
clk => count_auto_ref[1].CLK
clk => count_auto_ref[2].CLK
clk => count_auto_ref[3].CLK
clk => count_auto_ref[4].CLK
clk => count_auto_ref[5].CLK
clk => count_auto_ref[6].CLK
clk => count_auto_ref[7].CLK
clk => count_auto_ref[8].CLK
clk => count_auto_ref[9].CLK
clk => count_auto_ref[10].CLK
clk => count_auto_ref[11].CLK
clk => count_auto_ref[12].CLK
clk => count_auto_ref[13].CLK
clk => count_auto_ref[14].CLK
clk => count_auto_ref[15].CLK
clk => count_auto_ref[16].CLK
clk => count_auto_ref[17].CLK
clk => count_auto_ref[18].CLK
clk => count_auto_ref[19].CLK
clk => count_auto_ref[20].CLK
clk => count_auto_ref[21].CLK
clk => count_auto_ref[22].CLK
clk => count_auto_ref[23].CLK
clk => count_auto_ref[24].CLK
clk => count_auto_ref[25].CLK
clk => count_auto_ref[26].CLK
clk => count_auto_ref[27].CLK
clk => count_auto_ref[28].CLK
clk => count_auto_ref[29].CLK
clk => count_auto_ref[30].CLK
clk => count_auto_ref[31].CLK
clk => power_up.CLK
clk => cmd[0].CLK
clk => cmd[1].CLK
clk => cmd[2].CLK
clk => cmd[3].CLK
clk => st[0].CLK
clk => st[1].CLK
clk => st[2].CLK
clk => st[3].CLK
clk => st[4].CLK
clk => st[5].CLK
clk => st[6].CLK
clk => st[7].CLK
clk => st[8].CLK
clk => st[9].CLK
clk => st[10].CLK
clk => st[11].CLK
clk => st[12].CLK
clk => st[13].CLK
clk => st[14].CLK
clk => st[15].CLK
clk => st[16].CLK
clk => st[17].CLK
clk => st[18].CLK
clk => st[19].CLK
clk => st[20].CLK
clk => st[21].CLK
clk => st[22].CLK
clk => st[23].CLK
clk => st[24].CLK
clk => st[25].CLK
clk => st[26].CLK
clk => st[27].CLK
clk => st[28].CLK
clk => st[29].CLK
clk => st[30].CLK
clk => st[31].CLK
clk => t_count[0].CLK
clk => t_count[1].CLK
clk => t_count[2].CLK
clk => t_count[3].CLK
clk => t_count[4].CLK
clk => t_count[5].CLK
clk => t_count[6].CLK
clk => t_count[7].CLK
clk => t_count[8].CLK
clk => t_count[9].CLK
clk => t_count[10].CLK
clk => t_count[11].CLK
clk => t_count[12].CLK
clk => t_count[13].CLK
clk => t_count[14].CLK
clk => t_count[15].CLK
clk => t_count[16].CLK
clk => t_count[17].CLK
clk => t_count[18].CLK
clk => t_count[19].CLK
clk => t_count[20].CLK
clk => t_count[21].CLK
clk => t_count[22].CLK
clk => t_count[23].CLK
clk => t_count[24].CLK
clk => t_count[25].CLK
clk => t_count[26].CLK
clk => t_count[27].CLK
clk => t_count[28].CLK
clk => t_count[29].CLK
clk => t_count[30].CLK
clk => t_count[31].CLK
clk => s_readdatavalid~reg0.CLK
clk => s_waitrequest~reg0.CLK
clk => dqm[0]~reg0.CLK
clk => dqm[1]~reg0.CLK
clk => osc.DATAIN
clk => wr_data.CLK0
reset => ~NO_FANOUT~
s_read => always0.IN0
s_read => s_waitrequest.OUTPUTSELECT
s_read => op.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => st.OUTPUTSELECT
s_read => wr_data.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_read => i.OUTPUTSELECT
s_write => always0.IN1
s_write => s_waitrequest.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => wr_data.DATAA
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => st.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => i.OUTPUTSELECT
s_write => op.OUTPUTSELECT
s_write => s_waitrequest.OUTPUTSELECT
s_address[0] => buff_addr.DATAB
s_address[1] => buff_addr.DATAB
s_address[2] => buff_addr.DATAB
s_address[3] => buff_addr.DATAB
s_address[4] => buff_addr.DATAB
s_address[5] => buff_addr.DATAB
s_address[6] => buff_addr.DATAB
s_address[7] => buff_addr.DATAB
s_address[8] => buff_addr.DATAB
s_address[9] => buff_addr.DATAB
s_address[10] => buff_addr.DATAB
s_address[11] => buff_addr.DATAB
s_address[12] => buff_addr.DATAB
s_address[13] => buff_addr.DATAB
s_address[14] => buff_addr.DATAB
s_address[15] => buff_addr.DATAB
s_address[16] => buff_addr.DATAB
s_address[17] => buff_addr.DATAB
s_address[18] => buff_addr.DATAB
s_address[19] => buff_addr.DATAB
s_address[20] => buff_addr.DATAB
s_address[21] => buff_addr.DATAB
s_writedata[0] => wr_data.data_a[0].DATAIN
s_writedata[0] => wr_data.DATAIN
s_writedata[1] => wr_data.data_a[1].DATAIN
s_writedata[1] => wr_data.DATAIN1
s_writedata[2] => wr_data.data_a[2].DATAIN
s_writedata[2] => wr_data.DATAIN2
s_writedata[3] => wr_data.data_a[3].DATAIN
s_writedata[3] => wr_data.DATAIN3
s_writedata[4] => wr_data.data_a[4].DATAIN
s_writedata[4] => wr_data.DATAIN4
s_writedata[5] => wr_data.data_a[5].DATAIN
s_writedata[5] => wr_data.DATAIN5
s_writedata[6] => wr_data.data_a[6].DATAIN
s_writedata[6] => wr_data.DATAIN6
s_writedata[7] => wr_data.data_a[7].DATAIN
s_writedata[7] => wr_data.DATAIN7
s_writedata[8] => wr_data.data_a[8].DATAIN
s_writedata[8] => wr_data.DATAIN8
s_writedata[9] => wr_data.data_a[9].DATAIN
s_writedata[9] => wr_data.DATAIN9
s_writedata[10] => wr_data.data_a[10].DATAIN
s_writedata[10] => wr_data.DATAIN10
s_writedata[11] => wr_data.data_a[11].DATAIN
s_writedata[11] => wr_data.DATAIN11
s_writedata[12] => wr_data.data_a[12].DATAIN
s_writedata[12] => wr_data.DATAIN12
s_writedata[13] => wr_data.data_a[13].DATAIN
s_writedata[13] => wr_data.DATAIN13
s_writedata[14] => wr_data.data_a[14].DATAIN
s_writedata[14] => wr_data.DATAIN14
s_writedata[15] => wr_data.data_a[15].DATAIN
s_writedata[15] => wr_data.DATAIN15
s_burstcount[0] => Equal0.IN8
s_burstcount[0] => Decoder0.IN8
s_burstcount[0] => bc.DATAB
s_burstcount[1] => Equal0.IN7
s_burstcount[1] => Decoder0.IN7
s_burstcount[1] => bc.DATAB
s_burstcount[2] => Equal0.IN6
s_burstcount[2] => Decoder0.IN6
s_burstcount[2] => bc.DATAB
s_burstcount[3] => Equal0.IN5
s_burstcount[3] => Decoder0.IN5
s_burstcount[3] => bc.DATAB
s_burstcount[4] => Equal0.IN4
s_burstcount[4] => Decoder0.IN4
s_burstcount[4] => bc.DATAB
s_burstcount[5] => Equal0.IN3
s_burstcount[5] => Decoder0.IN3
s_burstcount[5] => bc.DATAB
s_burstcount[6] => Equal0.IN2
s_burstcount[6] => Decoder0.IN2
s_burstcount[6] => bc.DATAB
s_burstcount[7] => Equal0.IN1
s_burstcount[7] => Decoder0.IN1
s_burstcount[7] => bc.DATAB
s_burstcount[8] => Equal0.IN0
s_burstcount[8] => Decoder0.IN0
s_burstcount[8] => bc.DATAB
s_byteenable[0] => ~NO_FANOUT~
s_byteenable[1] => ~NO_FANOUT~
s_waitrequest <= s_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdatavalid <= s_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[0] <= s_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[1] <= s_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[2] <= s_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[3] <= s_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[4] <= s_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[5] <= s_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[6] <= s_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[7] <= s_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[8] <= s_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[9] <= s_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[10] <= s_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[11] <= s_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[12] <= s_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[13] <= s_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[14] <= s_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_readdata[15] <= s_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dq[0] <> dq[0]
dq[1] <> dq[1]
dq[2] <> dq[2]
dq[3] <> dq[3]
dq[4] <> dq[4]
dq[5] <> dq[5]
dq[6] <> dq[6]
dq[7] <> dq[7]
dq[8] <> dq[8]
dq[9] <> dq[9]
dq[10] <> dq[10]
dq[11] <> dq[11]
dq[12] <> dq[12]
dq[13] <> dq[13]
dq[14] <> dq[14]
dq[15] <> dq[15]
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[0] <= ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[1] <= ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[0] <= dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[1] <= dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osc <= clk.DB_MAX_OUTPUT_PORT_TYPE
cs <= cmd[3].DB_MAX_OUTPUT_PORT_TYPE
we <= cmd[0].DB_MAX_OUTPUT_PORT_TYPE
ras <= cmd[2].DB_MAX_OUTPUT_PORT_TYPE
cas <= cmd[1].DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|sdram_design:sdram_inst|altera_avalon_mm_bridge:mm_bridge_0
clk => rsp_response[0].CLK
clk => rsp_response[1].CLK
clk => rsp_readdata[0].CLK
clk => rsp_readdata[1].CLK
clk => rsp_readdata[2].CLK
clk => rsp_readdata[3].CLK
clk => rsp_readdata[4].CLK
clk => rsp_readdata[5].CLK
clk => rsp_readdata[6].CLK
clk => rsp_readdata[7].CLK
clk => rsp_readdata[8].CLK
clk => rsp_readdata[9].CLK
clk => rsp_readdata[10].CLK
clk => rsp_readdata[11].CLK
clk => rsp_readdata[12].CLK
clk => rsp_readdata[13].CLK
clk => rsp_readdata[14].CLK
clk => rsp_readdata[15].CLK
clk => rsp_readdatavalid.CLK
clk => cmd_debugaccess.CLK
clk => cmd_read.CLK
clk => cmd_write.CLK
clk => cmd_address[0].CLK
clk => cmd_address[1].CLK
clk => cmd_address[2].CLK
clk => cmd_address[3].CLK
clk => cmd_address[4].CLK
clk => cmd_address[5].CLK
clk => cmd_address[6].CLK
clk => cmd_address[7].CLK
clk => cmd_address[8].CLK
clk => cmd_address[9].CLK
clk => cmd_address[10].CLK
clk => cmd_address[11].CLK
clk => cmd_address[12].CLK
clk => cmd_address[13].CLK
clk => cmd_address[14].CLK
clk => cmd_address[15].CLK
clk => cmd_address[16].CLK
clk => cmd_address[17].CLK
clk => cmd_address[18].CLK
clk => cmd_address[19].CLK
clk => cmd_address[20].CLK
clk => cmd_address[21].CLK
clk => cmd_byteenable[0].CLK
clk => cmd_byteenable[1].CLK
clk => cmd_writedata[0].CLK
clk => cmd_writedata[1].CLK
clk => cmd_writedata[2].CLK
clk => cmd_writedata[3].CLK
clk => cmd_writedata[4].CLK
clk => cmd_writedata[5].CLK
clk => cmd_writedata[6].CLK
clk => cmd_writedata[7].CLK
clk => cmd_writedata[8].CLK
clk => cmd_writedata[9].CLK
clk => cmd_writedata[10].CLK
clk => cmd_writedata[11].CLK
clk => cmd_writedata[12].CLK
clk => cmd_writedata[13].CLK
clk => cmd_writedata[14].CLK
clk => cmd_writedata[15].CLK
clk => cmd_burstcount[0].CLK
clk => cmd_burstcount[1].CLK
clk => cmd_burstcount[2].CLK
clk => cmd_burstcount[3].CLK
clk => cmd_burstcount[4].CLK
clk => cmd_burstcount[5].CLK
clk => cmd_burstcount[6].CLK
clk => cmd_burstcount[7].CLK
clk => cmd_burstcount[8].CLK
clk => wr_reg_debugaccess.CLK
clk => wr_reg_read.CLK
clk => wr_reg_write.CLK
clk => wr_reg_address[0].CLK
clk => wr_reg_address[1].CLK
clk => wr_reg_address[2].CLK
clk => wr_reg_address[3].CLK
clk => wr_reg_address[4].CLK
clk => wr_reg_address[5].CLK
clk => wr_reg_address[6].CLK
clk => wr_reg_address[7].CLK
clk => wr_reg_address[8].CLK
clk => wr_reg_address[9].CLK
clk => wr_reg_address[10].CLK
clk => wr_reg_address[11].CLK
clk => wr_reg_address[12].CLK
clk => wr_reg_address[13].CLK
clk => wr_reg_address[14].CLK
clk => wr_reg_address[15].CLK
clk => wr_reg_address[16].CLK
clk => wr_reg_address[17].CLK
clk => wr_reg_address[18].CLK
clk => wr_reg_address[19].CLK
clk => wr_reg_address[20].CLK
clk => wr_reg_address[21].CLK
clk => wr_reg_byteenable[0].CLK
clk => wr_reg_byteenable[1].CLK
clk => wr_reg_writedata[0].CLK
clk => wr_reg_writedata[1].CLK
clk => wr_reg_writedata[2].CLK
clk => wr_reg_writedata[3].CLK
clk => wr_reg_writedata[4].CLK
clk => wr_reg_writedata[5].CLK
clk => wr_reg_writedata[6].CLK
clk => wr_reg_writedata[7].CLK
clk => wr_reg_writedata[8].CLK
clk => wr_reg_writedata[9].CLK
clk => wr_reg_writedata[10].CLK
clk => wr_reg_writedata[11].CLK
clk => wr_reg_writedata[12].CLK
clk => wr_reg_writedata[13].CLK
clk => wr_reg_writedata[14].CLK
clk => wr_reg_writedata[15].CLK
clk => wr_reg_burstcount[0].CLK
clk => wr_reg_burstcount[1].CLK
clk => wr_reg_burstcount[2].CLK
clk => wr_reg_burstcount[3].CLK
clk => wr_reg_burstcount[4].CLK
clk => wr_reg_burstcount[5].CLK
clk => wr_reg_burstcount[6].CLK
clk => wr_reg_burstcount[7].CLK
clk => wr_reg_burstcount[8].CLK
clk => use_reg.CLK
clk => wr_reg_waitrequest.CLK
reset => rsp_response[0].ACLR
reset => rsp_response[1].ACLR
reset => rsp_readdata[0].ACLR
reset => rsp_readdata[1].ACLR
reset => rsp_readdata[2].ACLR
reset => rsp_readdata[3].ACLR
reset => rsp_readdata[4].ACLR
reset => rsp_readdata[5].ACLR
reset => rsp_readdata[6].ACLR
reset => rsp_readdata[7].ACLR
reset => rsp_readdata[8].ACLR
reset => rsp_readdata[9].ACLR
reset => rsp_readdata[10].ACLR
reset => rsp_readdata[11].ACLR
reset => rsp_readdata[12].ACLR
reset => rsp_readdata[13].ACLR
reset => rsp_readdata[14].ACLR
reset => rsp_readdata[15].ACLR
reset => rsp_readdatavalid.ACLR
reset => cmd_debugaccess.ACLR
reset => cmd_read.ACLR
reset => cmd_write.ACLR
reset => cmd_address[0].ACLR
reset => cmd_address[1].ACLR
reset => cmd_address[2].ACLR
reset => cmd_address[3].ACLR
reset => cmd_address[4].ACLR
reset => cmd_address[5].ACLR
reset => cmd_address[6].ACLR
reset => cmd_address[7].ACLR
reset => cmd_address[8].ACLR
reset => cmd_address[9].ACLR
reset => cmd_address[10].ACLR
reset => cmd_address[11].ACLR
reset => cmd_address[12].ACLR
reset => cmd_address[13].ACLR
reset => cmd_address[14].ACLR
reset => cmd_address[15].ACLR
reset => cmd_address[16].ACLR
reset => cmd_address[17].ACLR
reset => cmd_address[18].ACLR
reset => cmd_address[19].ACLR
reset => cmd_address[20].ACLR
reset => cmd_address[21].ACLR
reset => cmd_byteenable[0].PRESET
reset => cmd_byteenable[1].PRESET
reset => cmd_writedata[0].ACLR
reset => cmd_writedata[1].ACLR
reset => cmd_writedata[2].ACLR
reset => cmd_writedata[3].ACLR
reset => cmd_writedata[4].ACLR
reset => cmd_writedata[5].ACLR
reset => cmd_writedata[6].ACLR
reset => cmd_writedata[7].ACLR
reset => cmd_writedata[8].ACLR
reset => cmd_writedata[9].ACLR
reset => cmd_writedata[10].ACLR
reset => cmd_writedata[11].ACLR
reset => cmd_writedata[12].ACLR
reset => cmd_writedata[13].ACLR
reset => cmd_writedata[14].ACLR
reset => cmd_writedata[15].ACLR
reset => cmd_burstcount[0].PRESET
reset => cmd_burstcount[1].ACLR
reset => cmd_burstcount[2].ACLR
reset => cmd_burstcount[3].ACLR
reset => cmd_burstcount[4].ACLR
reset => cmd_burstcount[5].ACLR
reset => cmd_burstcount[6].ACLR
reset => cmd_burstcount[7].ACLR
reset => cmd_burstcount[8].ACLR
reset => wr_reg_debugaccess.ACLR
reset => wr_reg_read.ACLR
reset => wr_reg_write.ACLR
reset => wr_reg_address[0].ACLR
reset => wr_reg_address[1].ACLR
reset => wr_reg_address[2].ACLR
reset => wr_reg_address[3].ACLR
reset => wr_reg_address[4].ACLR
reset => wr_reg_address[5].ACLR
reset => wr_reg_address[6].ACLR
reset => wr_reg_address[7].ACLR
reset => wr_reg_address[8].ACLR
reset => wr_reg_address[9].ACLR
reset => wr_reg_address[10].ACLR
reset => wr_reg_address[11].ACLR
reset => wr_reg_address[12].ACLR
reset => wr_reg_address[13].ACLR
reset => wr_reg_address[14].ACLR
reset => wr_reg_address[15].ACLR
reset => wr_reg_address[16].ACLR
reset => wr_reg_address[17].ACLR
reset => wr_reg_address[18].ACLR
reset => wr_reg_address[19].ACLR
reset => wr_reg_address[20].ACLR
reset => wr_reg_address[21].ACLR
reset => wr_reg_byteenable[0].PRESET
reset => wr_reg_byteenable[1].PRESET
reset => wr_reg_writedata[0].ACLR
reset => wr_reg_writedata[1].ACLR
reset => wr_reg_writedata[2].ACLR
reset => wr_reg_writedata[3].ACLR
reset => wr_reg_writedata[4].ACLR
reset => wr_reg_writedata[5].ACLR
reset => wr_reg_writedata[6].ACLR
reset => wr_reg_writedata[7].ACLR
reset => wr_reg_writedata[8].ACLR
reset => wr_reg_writedata[9].ACLR
reset => wr_reg_writedata[10].ACLR
reset => wr_reg_writedata[11].ACLR
reset => wr_reg_writedata[12].ACLR
reset => wr_reg_writedata[13].ACLR
reset => wr_reg_writedata[14].ACLR
reset => wr_reg_writedata[15].ACLR
reset => wr_reg_burstcount[0].PRESET
reset => wr_reg_burstcount[1].ACLR
reset => wr_reg_burstcount[2].ACLR
reset => wr_reg_burstcount[3].ACLR
reset => wr_reg_burstcount[4].ACLR
reset => wr_reg_burstcount[5].ACLR
reset => wr_reg_burstcount[6].ACLR
reset => wr_reg_burstcount[7].ACLR
reset => wr_reg_burstcount[8].ACLR
reset => use_reg.PRESET
reset => wr_reg_waitrequest.PRESET
s0_waitrequest <= wr_reg_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[0] <= rsp_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[1] <= rsp_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[2] <= rsp_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[3] <= rsp_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[4] <= rsp_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[5] <= rsp_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[6] <= rsp_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[7] <= rsp_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[8] <= rsp_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[9] <= rsp_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[10] <= rsp_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[11] <= rsp_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[12] <= rsp_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[13] <= rsp_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[14] <= rsp_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s0_readdata[15] <= rsp_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s0_readdatavalid <= rsp_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
s0_response[0] <= rsp_response[0].DB_MAX_OUTPUT_PORT_TYPE
s0_response[1] <= rsp_response[1].DB_MAX_OUTPUT_PORT_TYPE
s0_burstcount[0] => wr_burstcount[0].DATAA
s0_burstcount[0] => wr_reg_burstcount[0].DATAIN
s0_burstcount[1] => wr_burstcount[1].DATAA
s0_burstcount[1] => wr_reg_burstcount[1].DATAIN
s0_burstcount[2] => wr_burstcount[2].DATAA
s0_burstcount[2] => wr_reg_burstcount[2].DATAIN
s0_burstcount[3] => wr_burstcount[3].DATAA
s0_burstcount[3] => wr_reg_burstcount[3].DATAIN
s0_burstcount[4] => wr_burstcount[4].DATAA
s0_burstcount[4] => wr_reg_burstcount[4].DATAIN
s0_burstcount[5] => wr_burstcount[5].DATAA
s0_burstcount[5] => wr_reg_burstcount[5].DATAIN
s0_burstcount[6] => wr_burstcount[6].DATAA
s0_burstcount[6] => wr_reg_burstcount[6].DATAIN
s0_burstcount[7] => wr_burstcount[7].DATAA
s0_burstcount[7] => wr_reg_burstcount[7].DATAIN
s0_burstcount[8] => wr_burstcount[8].DATAA
s0_burstcount[8] => wr_reg_burstcount[8].DATAIN
s0_writedata[0] => wr_writedata[0].DATAA
s0_writedata[0] => wr_reg_writedata[0].DATAIN
s0_writedata[1] => wr_writedata[1].DATAA
s0_writedata[1] => wr_reg_writedata[1].DATAIN
s0_writedata[2] => wr_writedata[2].DATAA
s0_writedata[2] => wr_reg_writedata[2].DATAIN
s0_writedata[3] => wr_writedata[3].DATAA
s0_writedata[3] => wr_reg_writedata[3].DATAIN
s0_writedata[4] => wr_writedata[4].DATAA
s0_writedata[4] => wr_reg_writedata[4].DATAIN
s0_writedata[5] => wr_writedata[5].DATAA
s0_writedata[5] => wr_reg_writedata[5].DATAIN
s0_writedata[6] => wr_writedata[6].DATAA
s0_writedata[6] => wr_reg_writedata[6].DATAIN
s0_writedata[7] => wr_writedata[7].DATAA
s0_writedata[7] => wr_reg_writedata[7].DATAIN
s0_writedata[8] => wr_writedata[8].DATAA
s0_writedata[8] => wr_reg_writedata[8].DATAIN
s0_writedata[9] => wr_writedata[9].DATAA
s0_writedata[9] => wr_reg_writedata[9].DATAIN
s0_writedata[10] => wr_writedata[10].DATAA
s0_writedata[10] => wr_reg_writedata[10].DATAIN
s0_writedata[11] => wr_writedata[11].DATAA
s0_writedata[11] => wr_reg_writedata[11].DATAIN
s0_writedata[12] => wr_writedata[12].DATAA
s0_writedata[12] => wr_reg_writedata[12].DATAIN
s0_writedata[13] => wr_writedata[13].DATAA
s0_writedata[13] => wr_reg_writedata[13].DATAIN
s0_writedata[14] => wr_writedata[14].DATAA
s0_writedata[14] => wr_reg_writedata[14].DATAIN
s0_writedata[15] => wr_writedata[15].DATAA
s0_writedata[15] => wr_reg_writedata[15].DATAIN
s0_address[0] => wr_address[0].DATAA
s0_address[0] => wr_reg_address[0].DATAIN
s0_address[1] => wr_address[1].DATAA
s0_address[1] => wr_reg_address[1].DATAIN
s0_address[2] => wr_address[2].DATAA
s0_address[2] => wr_reg_address[2].DATAIN
s0_address[3] => wr_address[3].DATAA
s0_address[3] => wr_reg_address[3].DATAIN
s0_address[4] => wr_address[4].DATAA
s0_address[4] => wr_reg_address[4].DATAIN
s0_address[5] => wr_address[5].DATAA
s0_address[5] => wr_reg_address[5].DATAIN
s0_address[6] => wr_address[6].DATAA
s0_address[6] => wr_reg_address[6].DATAIN
s0_address[7] => wr_address[7].DATAA
s0_address[7] => wr_reg_address[7].DATAIN
s0_address[8] => wr_address[8].DATAA
s0_address[8] => wr_reg_address[8].DATAIN
s0_address[9] => wr_address[9].DATAA
s0_address[9] => wr_reg_address[9].DATAIN
s0_address[10] => wr_address[10].DATAA
s0_address[10] => wr_reg_address[10].DATAIN
s0_address[11] => wr_address[11].DATAA
s0_address[11] => wr_reg_address[11].DATAIN
s0_address[12] => wr_address[12].DATAA
s0_address[12] => wr_reg_address[12].DATAIN
s0_address[13] => wr_address[13].DATAA
s0_address[13] => wr_reg_address[13].DATAIN
s0_address[14] => wr_address[14].DATAA
s0_address[14] => wr_reg_address[14].DATAIN
s0_address[15] => wr_address[15].DATAA
s0_address[15] => wr_reg_address[15].DATAIN
s0_address[16] => wr_address[16].DATAA
s0_address[16] => wr_reg_address[16].DATAIN
s0_address[17] => wr_address[17].DATAA
s0_address[17] => wr_reg_address[17].DATAIN
s0_address[18] => wr_address[18].DATAA
s0_address[18] => wr_reg_address[18].DATAIN
s0_address[19] => wr_address[19].DATAA
s0_address[19] => wr_reg_address[19].DATAIN
s0_address[20] => wr_address[20].DATAA
s0_address[20] => wr_reg_address[20].DATAIN
s0_address[21] => wr_address[21].DATAA
s0_address[21] => wr_reg_address[21].DATAIN
s0_write => wr_write.DATAA
s0_write => wr_reg_write.DATAIN
s0_read => wr_read.DATAA
s0_read => wr_reg_read.DATAIN
s0_byteenable[0] => wr_byteenable[0].DATAA
s0_byteenable[0] => wr_reg_byteenable[0].DATAIN
s0_byteenable[1] => wr_byteenable[1].DATAA
s0_byteenable[1] => wr_reg_byteenable[1].DATAIN
s0_debugaccess => wr_debugaccess.DATAA
s0_debugaccess => wr_reg_debugaccess.DATAIN
m0_waitrequest => cmd_waitrequest.IN1
m0_readdata[0] => rsp_readdata[0].DATAIN
m0_readdata[1] => rsp_readdata[1].DATAIN
m0_readdata[2] => rsp_readdata[2].DATAIN
m0_readdata[3] => rsp_readdata[3].DATAIN
m0_readdata[4] => rsp_readdata[4].DATAIN
m0_readdata[5] => rsp_readdata[5].DATAIN
m0_readdata[6] => rsp_readdata[6].DATAIN
m0_readdata[7] => rsp_readdata[7].DATAIN
m0_readdata[8] => rsp_readdata[8].DATAIN
m0_readdata[9] => rsp_readdata[9].DATAIN
m0_readdata[10] => rsp_readdata[10].DATAIN
m0_readdata[11] => rsp_readdata[11].DATAIN
m0_readdata[12] => rsp_readdata[12].DATAIN
m0_readdata[13] => rsp_readdata[13].DATAIN
m0_readdata[14] => rsp_readdata[14].DATAIN
m0_readdata[15] => rsp_readdata[15].DATAIN
m0_readdatavalid => rsp_readdatavalid.DATAIN
m0_response[0] => rsp_response[0].DATAIN
m0_response[1] => rsp_response[1].DATAIN
m0_burstcount[0] <= cmd_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= cmd_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= cmd_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[3] <= cmd_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[4] <= cmd_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[5] <= cmd_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[6] <= cmd_burstcount[6].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[7] <= cmd_burstcount[7].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[8] <= cmd_burstcount[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cmd_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cmd_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cmd_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cmd_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cmd_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cmd_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cmd_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cmd_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cmd_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cmd_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cmd_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cmd_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cmd_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cmd_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cmd_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cmd_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
m0_address[0] <= cmd_address[0].DB_MAX_OUTPUT_PORT_TYPE
m0_address[1] <= cmd_address[1].DB_MAX_OUTPUT_PORT_TYPE
m0_address[2] <= cmd_address[2].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cmd_address[3].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cmd_address[4].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cmd_address[5].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cmd_address[6].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cmd_address[7].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cmd_address[8].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cmd_address[9].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cmd_address[10].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cmd_address[11].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cmd_address[12].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cmd_address[13].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cmd_address[14].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cmd_address[15].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cmd_address[16].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cmd_address[17].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cmd_address[18].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cmd_address[19].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cmd_address[20].DB_MAX_OUTPUT_PORT_TYPE
m0_address[21] <= cmd_address[21].DB_MAX_OUTPUT_PORT_TYPE
m0_write <= cmd_write.DB_MAX_OUTPUT_PORT_TYPE
m0_read <= cmd_read.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cmd_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cmd_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
m0_debugaccess <= cmd_debugaccess.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|sdram_design:sdram_inst|sdram_design_mm_interconnect_0:mm_interconnect_0
clk_0_clk_clk => clk_0_clk_clk.IN2
mm_bridge_0_reset_reset_bridge_in_reset_reset => mm_bridge_0_reset_reset_bridge_in_reset_reset.IN2
mm_bridge_0_m0_address[0] => mm_bridge_0_m0_address[0].IN1
mm_bridge_0_m0_address[1] => mm_bridge_0_m0_address[1].IN1
mm_bridge_0_m0_address[2] => mm_bridge_0_m0_address[2].IN1
mm_bridge_0_m0_address[3] => mm_bridge_0_m0_address[3].IN1
mm_bridge_0_m0_address[4] => mm_bridge_0_m0_address[4].IN1
mm_bridge_0_m0_address[5] => mm_bridge_0_m0_address[5].IN1
mm_bridge_0_m0_address[6] => mm_bridge_0_m0_address[6].IN1
mm_bridge_0_m0_address[7] => mm_bridge_0_m0_address[7].IN1
mm_bridge_0_m0_address[8] => mm_bridge_0_m0_address[8].IN1
mm_bridge_0_m0_address[9] => mm_bridge_0_m0_address[9].IN1
mm_bridge_0_m0_address[10] => mm_bridge_0_m0_address[10].IN1
mm_bridge_0_m0_address[11] => mm_bridge_0_m0_address[11].IN1
mm_bridge_0_m0_address[12] => mm_bridge_0_m0_address[12].IN1
mm_bridge_0_m0_address[13] => mm_bridge_0_m0_address[13].IN1
mm_bridge_0_m0_address[14] => mm_bridge_0_m0_address[14].IN1
mm_bridge_0_m0_address[15] => mm_bridge_0_m0_address[15].IN1
mm_bridge_0_m0_address[16] => mm_bridge_0_m0_address[16].IN1
mm_bridge_0_m0_address[17] => mm_bridge_0_m0_address[17].IN1
mm_bridge_0_m0_address[18] => mm_bridge_0_m0_address[18].IN1
mm_bridge_0_m0_address[19] => mm_bridge_0_m0_address[19].IN1
mm_bridge_0_m0_address[20] => mm_bridge_0_m0_address[20].IN1
mm_bridge_0_m0_address[21] => mm_bridge_0_m0_address[21].IN1
mm_bridge_0_m0_waitrequest <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_waitrequest
mm_bridge_0_m0_burstcount[0] => mm_bridge_0_m0_burstcount[0].IN1
mm_bridge_0_m0_burstcount[1] => mm_bridge_0_m0_burstcount[1].IN1
mm_bridge_0_m0_burstcount[2] => mm_bridge_0_m0_burstcount[2].IN1
mm_bridge_0_m0_burstcount[3] => mm_bridge_0_m0_burstcount[3].IN1
mm_bridge_0_m0_burstcount[4] => mm_bridge_0_m0_burstcount[4].IN1
mm_bridge_0_m0_burstcount[5] => mm_bridge_0_m0_burstcount[5].IN1
mm_bridge_0_m0_burstcount[6] => mm_bridge_0_m0_burstcount[6].IN1
mm_bridge_0_m0_burstcount[7] => mm_bridge_0_m0_burstcount[7].IN1
mm_bridge_0_m0_burstcount[8] => mm_bridge_0_m0_burstcount[8].IN1
mm_bridge_0_m0_byteenable[0] => mm_bridge_0_m0_byteenable[0].IN1
mm_bridge_0_m0_byteenable[1] => mm_bridge_0_m0_byteenable[1].IN1
mm_bridge_0_m0_read => mm_bridge_0_m0_read.IN1
mm_bridge_0_m0_readdata[0] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[1] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[2] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[3] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[4] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[5] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[6] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[7] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[8] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[9] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[10] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[11] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[12] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[13] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[14] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdata[15] <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdata
mm_bridge_0_m0_readdatavalid <= altera_merlin_master_translator:mm_bridge_0_m0_translator.av_readdatavalid
mm_bridge_0_m0_write => mm_bridge_0_m0_write.IN1
mm_bridge_0_m0_writedata[0] => mm_bridge_0_m0_writedata[0].IN1
mm_bridge_0_m0_writedata[1] => mm_bridge_0_m0_writedata[1].IN1
mm_bridge_0_m0_writedata[2] => mm_bridge_0_m0_writedata[2].IN1
mm_bridge_0_m0_writedata[3] => mm_bridge_0_m0_writedata[3].IN1
mm_bridge_0_m0_writedata[4] => mm_bridge_0_m0_writedata[4].IN1
mm_bridge_0_m0_writedata[5] => mm_bridge_0_m0_writedata[5].IN1
mm_bridge_0_m0_writedata[6] => mm_bridge_0_m0_writedata[6].IN1
mm_bridge_0_m0_writedata[7] => mm_bridge_0_m0_writedata[7].IN1
mm_bridge_0_m0_writedata[8] => mm_bridge_0_m0_writedata[8].IN1
mm_bridge_0_m0_writedata[9] => mm_bridge_0_m0_writedata[9].IN1
mm_bridge_0_m0_writedata[10] => mm_bridge_0_m0_writedata[10].IN1
mm_bridge_0_m0_writedata[11] => mm_bridge_0_m0_writedata[11].IN1
mm_bridge_0_m0_writedata[12] => mm_bridge_0_m0_writedata[12].IN1
mm_bridge_0_m0_writedata[13] => mm_bridge_0_m0_writedata[13].IN1
mm_bridge_0_m0_writedata[14] => mm_bridge_0_m0_writedata[14].IN1
mm_bridge_0_m0_writedata[15] => mm_bridge_0_m0_writedata[15].IN1
mm_bridge_0_m0_debugaccess => mm_bridge_0_m0_debugaccess.IN1
MT48LC4M16A2_AVL_0_avalon_slave_address[0] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[1] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[2] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[3] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[4] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[5] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[6] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[7] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[8] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[9] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[10] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[11] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[12] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[13] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[14] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[15] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[16] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[17] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[18] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[19] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[20] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_address[21] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_address
MT48LC4M16A2_AVL_0_avalon_slave_write <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_write
MT48LC4M16A2_AVL_0_avalon_slave_read <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_read
MT48LC4M16A2_AVL_0_avalon_slave_readdata[0] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[0].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[1] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[1].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[2] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[2].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[3] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[3].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[4] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[4].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[5] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[5].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[6] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[6].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[7] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[7].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[8] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[8].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[9] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[9].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[10] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[10].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[11] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[11].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[12] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[12].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[13] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[13].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[14] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[14].IN1
MT48LC4M16A2_AVL_0_avalon_slave_readdata[15] => MT48LC4M16A2_AVL_0_avalon_slave_readdata[15].IN1
MT48LC4M16A2_AVL_0_avalon_slave_writedata[0] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[1] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[2] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[3] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[4] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[5] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[6] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[7] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[8] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[9] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[10] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[11] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[12] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[13] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[14] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_writedata[15] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_writedata
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[0] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[1] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[2] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[3] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[4] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[5] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[6] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[7] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_burstcount[8] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_burstcount
MT48LC4M16A2_AVL_0_avalon_slave_byteenable[0] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_byteenable
MT48LC4M16A2_AVL_0_avalon_slave_byteenable[1] <= altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator.av_byteenable
MT48LC4M16A2_AVL_0_avalon_slave_readdatavalid => MT48LC4M16A2_AVL_0_avalon_slave_readdatavalid.IN1
MT48LC4M16A2_AVL_0_avalon_slave_waitrequest => MT48LC4M16A2_AVL_0_avalon_slave_waitrequest.IN1


|sdram_test|sdram_design:sdram_inst|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= <GND>
uav_address[1] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[10] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_address[11] <= av_address[10].DB_MAX_OUTPUT_PORT_TYPE
uav_address[12] <= av_address[11].DB_MAX_OUTPUT_PORT_TYPE
uav_address[13] <= av_address[12].DB_MAX_OUTPUT_PORT_TYPE
uav_address[14] <= av_address[13].DB_MAX_OUTPUT_PORT_TYPE
uav_address[15] <= av_address[14].DB_MAX_OUTPUT_PORT_TYPE
uav_address[16] <= av_address[15].DB_MAX_OUTPUT_PORT_TYPE
uav_address[17] <= av_address[16].DB_MAX_OUTPUT_PORT_TYPE
uav_address[18] <= av_address[17].DB_MAX_OUTPUT_PORT_TYPE
uav_address[19] <= av_address[18].DB_MAX_OUTPUT_PORT_TYPE
uav_address[20] <= av_address[19].DB_MAX_OUTPUT_PORT_TYPE
uav_address[21] <= av_address[20].DB_MAX_OUTPUT_PORT_TYPE
uav_address[22] <= av_address[21].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= av_burstcount[0].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[2] <= av_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[3] <= av_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[4] <= av_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[5] <= av_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[6] <= av_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[7] <= av_burstcount[6].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[8] <= av_burstcount[7].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[9] <= av_burstcount[8].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => av_readdatavalid.DATAIN
uav_waitrequest => av_waitrequest.DATAIN
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => uav_read.DATAIN
av_address[0] => uav_address[1].DATAIN
av_address[1] => uav_address[2].DATAIN
av_address[2] => uav_address[3].DATAIN
av_address[3] => uav_address[4].DATAIN
av_address[4] => uav_address[5].DATAIN
av_address[5] => uav_address[6].DATAIN
av_address[6] => uav_address[7].DATAIN
av_address[7] => uav_address[8].DATAIN
av_address[8] => uav_address[9].DATAIN
av_address[9] => uav_address[10].DATAIN
av_address[10] => uav_address[11].DATAIN
av_address[11] => uav_address[12].DATAIN
av_address[12] => uav_address[13].DATAIN
av_address[13] => uav_address[14].DATAIN
av_address[14] => uav_address[15].DATAIN
av_address[15] => uav_address[16].DATAIN
av_address[16] => uav_address[17].DATAIN
av_address[17] => uav_address[18].DATAIN
av_address[18] => uav_address[19].DATAIN
av_address[19] => uav_address[20].DATAIN
av_address[20] => uav_address[21].DATAIN
av_address[21] => uav_address[22].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => uav_burstcount[1].DATAIN
av_burstcount[1] => uav_burstcount[2].DATAIN
av_burstcount[2] => uav_burstcount[3].DATAIN
av_burstcount[3] => uav_burstcount[4].DATAIN
av_burstcount[4] => uav_burstcount[5].DATAIN
av_burstcount[5] => uav_burstcount[6].DATAIN
av_burstcount[6] => uav_burstcount[7].DATAIN
av_burstcount[7] => uav_burstcount[8].DATAIN
av_burstcount[8] => uav_burstcount[9].DATAIN
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|sdram_test|sdram_design:sdram_inst|sdram_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mt48lc4m16a2_avl_0_avalon_slave_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_address[10] => av_address[9].DATAIN
uav_address[11] => av_address[10].DATAIN
uav_address[12] => av_address[11].DATAIN
uav_address[13] => av_address[12].DATAIN
uav_address[14] => av_address[13].DATAIN
uav_address[15] => av_address[14].DATAIN
uav_address[16] => av_address[15].DATAIN
uav_address[17] => av_address[16].DATAIN
uav_address[18] => av_address[17].DATAIN
uav_address[19] => av_address[18].DATAIN
uav_address[20] => av_address[19].DATAIN
uav_address[21] => av_address[20].DATAIN
uav_address[22] => av_address[21].DATAIN
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_burstcount[0] => Equal0.IN8
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN9
uav_burstcount[2] => av_burstcount[1].DATAIN
uav_burstcount[2] => Equal0.IN7
uav_burstcount[3] => av_burstcount[2].DATAIN
uav_burstcount[3] => Equal0.IN6
uav_burstcount[4] => av_burstcount[3].DATAIN
uav_burstcount[4] => Equal0.IN5
uav_burstcount[5] => av_burstcount[4].DATAIN
uav_burstcount[5] => Equal0.IN4
uav_burstcount[6] => av_burstcount[5].DATAIN
uav_burstcount[6] => Equal0.IN3
uav_burstcount[7] => av_burstcount[6].DATAIN
uav_burstcount[7] => Equal0.IN2
uav_burstcount[8] => av_burstcount[7].DATAIN
uav_burstcount[8] => Equal0.IN1
uav_burstcount[9] => av_burstcount[8].DATAIN
uav_burstcount[9] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= av_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_address[9] <= uav_address[10].DB_MAX_OUTPUT_PORT_TYPE
av_address[10] <= uav_address[11].DB_MAX_OUTPUT_PORT_TYPE
av_address[11] <= uav_address[12].DB_MAX_OUTPUT_PORT_TYPE
av_address[12] <= uav_address[13].DB_MAX_OUTPUT_PORT_TYPE
av_address[13] <= uav_address[14].DB_MAX_OUTPUT_PORT_TYPE
av_address[14] <= uav_address[15].DB_MAX_OUTPUT_PORT_TYPE
av_address[15] <= uav_address[16].DB_MAX_OUTPUT_PORT_TYPE
av_address[16] <= uav_address[17].DB_MAX_OUTPUT_PORT_TYPE
av_address[17] <= uav_address[18].DB_MAX_OUTPUT_PORT_TYPE
av_address[18] <= uav_address[19].DB_MAX_OUTPUT_PORT_TYPE
av_address[19] <= uav_address[20].DB_MAX_OUTPUT_PORT_TYPE
av_address[20] <= uav_address[21].DB_MAX_OUTPUT_PORT_TYPE
av_address[21] <= uav_address[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[1] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[2] <= uav_burstcount[3].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[3] <= uav_burstcount[4].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[4] <= uav_burstcount[5].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[5] <= uav_burstcount[6].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[6] <= uav_burstcount[7].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[7] <= uav_burstcount[8].DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[8] <= uav_burstcount[9].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => uav_readdatavalid.DATAIN
av_waitrequest => always19.IN1
av_waitrequest => end_begintransfer.OUTPUTSELECT
av_waitrequest => uav_waitrequest.DATAIN
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|sdram_test|sdram_design:sdram_inst|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|sdram_test|sdram_design:sdram_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|sdram_test|sdram_design:sdram_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


