// Seed: 3832538023
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    input tri id_2
    , id_28,
    input supply0 id_3
    , id_29,
    input wand id_4,
    output wire id_5,
    input supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13,
    input uwire id_14,
    output tri id_15,
    input tri1 id_16,
    output wand id_17,
    output wire id_18,
    output wor id_19,
    input uwire id_20,
    output supply1 id_21,
    output wand id_22,
    input wor id_23,
    input supply0 id_24,
    output uwire id_25,
    output supply0 id_26
);
  wire id_30;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input wire id_11,
    input wor id_12,
    inout supply0 id_13
);
  assign id_5 = 1'b0;
  wire id_15;
  wire id_16;
  module_0(
      id_9,
      id_5,
      id_10,
      id_10,
      id_13,
      id_3,
      id_11,
      id_4,
      id_0,
      id_3,
      id_12,
      id_8,
      id_9,
      id_10,
      id_9,
      id_1,
      id_12,
      id_3,
      id_13,
      id_7,
      id_8,
      id_13,
      id_7,
      id_4,
      id_4,
      id_13,
      id_0
  );
  wire id_17;
endmodule
