Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Tue Apr 22 09:43:02 2025
| Host             : Sarthak running 64-bit major release  (build 9200)
| Command          : report_power -file The_DES_power_routed.rpt -pb The_DES_power_summary_routed.pb -rpx The_DES_power_routed.rpx
| Design           : The_DES
| Device           : xc7s100fgga676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 128.139 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 127.321                           |
| Device Static (W)        | 0.819                             |
| Effective TJA (C/W)      | 2.4                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    24.647 |     6710 |       --- |             --- |
|   LUT as Logic          |    17.370 |     1442 |     64000 |            2.25 |
|   LUT as Shift Register |     4.275 |      366 |     17600 |            2.08 |
|   Register              |     2.997 |     3915 |    128000 |            3.06 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      390 |       --- |             --- |
| Signals                 |    28.095 |     4556 |       --- |             --- |
| I/O                     |    74.578 |      240 |       400 |           60.00 |
| Static Power            |     0.819 |          |           |                 |
| Total                   |   128.139 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    53.761 |      53.222 |      0.538 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     6.175 |       6.066 |      0.110 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |    35.104 |      35.100 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.040 |       0.000 |      0.040 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------+-----------+
| Name     | Power (W) |
+----------+-----------+
| The_DES  |   127.321 |
|   IIP    |     1.627 |
|   IP     |     0.187 |
|   PC1    |     0.229 |
|   R1     |     1.702 |
|     P1   |     0.169 |
|     SB   |     0.211 |
|       S1 |     0.028 |
|       S2 |     0.031 |
|       S3 |     0.021 |
|       S4 |     0.030 |
|       S5 |     0.017 |
|       S6 |     0.033 |
|       S7 |     0.022 |
|       S8 |     0.029 |
|     X1   |     0.591 |
|     X2   |     0.372 |
|   R10    |     2.913 |
|     P1   |     0.185 |
|     SB   |     0.226 |
|       S1 |     0.027 |
|       S2 |     0.028 |
|       S3 |     0.028 |
|       S4 |     0.038 |
|       S5 |     0.022 |
|       S6 |     0.026 |
|       S7 |     0.028 |
|       S8 |     0.030 |
|     X1   |     1.266 |
|     X2   |     0.613 |
|   R11    |     2.841 |
|     P1   |     0.171 |
|     SB   |     0.222 |
|       S1 |     0.034 |
|       S2 |     0.031 |
|       S3 |     0.034 |
|       S4 |     0.022 |
|       S5 |     0.017 |
|       S6 |     0.022 |
|       S7 |     0.032 |
|       S8 |     0.030 |
|     X1   |     1.295 |
|     X2   |     0.613 |
|   R12    |     2.819 |
|     P1   |     0.170 |
|     SB   |     0.228 |
|       S1 |     0.028 |
|       S2 |     0.034 |
|       S3 |     0.036 |
|       S4 |     0.032 |
|       S5 |     0.022 |
|       S6 |     0.020 |
|       S7 |     0.029 |
|       S8 |     0.027 |
|     X1   |     1.280 |
|     X2   |     0.608 |
|   R13    |     2.797 |
|     P1   |     0.187 |
|     SB   |     0.230 |
|       S1 |     0.031 |
|       S2 |     0.020 |
|       S3 |     0.031 |
|       S4 |     0.034 |
|       S5 |     0.023 |
|       S6 |     0.025 |
|       S7 |     0.033 |
|       S8 |     0.031 |
|     X1   |     1.273 |
|     X2   |     0.568 |
|   R14    |     2.875 |
|     P1   |     0.151 |
|     SB   |     0.247 |
|       S1 |     0.032 |
|       S2 |     0.035 |
|       S3 |     0.034 |
|       S4 |     0.022 |
|       S5 |     0.023 |
|       S6 |     0.032 |
|       S7 |     0.035 |
|       S8 |     0.034 |
|     X1   |     1.306 |
|     X2   |     0.587 |
|   R15    |     2.826 |
|     P1   |     0.152 |
|     SB   |     0.234 |
|       S1 |     0.028 |
|       S2 |     0.031 |
|       S3 |     0.031 |
|       S4 |     0.030 |
|       S5 |     0.027 |
|       S6 |     0.022 |
|       S7 |     0.034 |
|       S8 |     0.031 |
|     X1   |     1.298 |
|     X2   |     0.570 |
|   R16    |     3.361 |
|     P1   |     0.142 |
|     SB   |     0.232 |
|       S1 |     0.027 |
|       S2 |     0.033 |
|       S3 |     0.026 |
|       S4 |     0.032 |
|       S5 |     0.025 |
|       S6 |     0.030 |
|       S7 |     0.028 |
|       S8 |     0.030 |
|     X1   |     1.308 |
|     X2   |     0.845 |
|   R2     |     2.595 |
|     P1   |     0.158 |
|     SB   |     0.247 |
|       S1 |     0.033 |
|       S2 |     0.033 |
|       S3 |     0.031 |
|       S4 |     0.027 |
|       S5 |     0.019 |
|       S6 |     0.034 |
|       S7 |     0.039 |
|       S8 |     0.032 |
|     X1   |     1.229 |
|     X2   |     0.414 |
|   R3     |     2.914 |
|     P1   |     0.159 |
|     SB   |     0.226 |
|       S1 |     0.021 |
|       S2 |     0.026 |
|       S3 |     0.036 |
|       S4 |     0.032 |
|       S5 |     0.026 |
|       S6 |     0.020 |
|       S7 |     0.028 |
|       S8 |     0.036 |
|     X1   |     1.331 |
|     X2   |     0.591 |
|   R4     |     2.893 |
|     P1   |     0.170 |
|     SB   |     0.223 |
|       S1 |     0.029 |
|       S2 |     0.030 |
|       S3 |     0.036 |
|       S4 |     0.020 |
|       S5 |     0.018 |
|       S6 |     0.036 |
|       S7 |     0.026 |
|       S8 |     0.029 |
|     X1   |     1.307 |
|     X2   |     0.601 |
|   R5     |     2.990 |
|     P1   |     0.185 |
|     SB   |     0.228 |
|       S1 |     0.029 |
|       S2 |     0.027 |
|       S3 |     0.030 |
|       S4 |     0.029 |
|       S5 |     0.018 |
|       S6 |     0.035 |
|       S7 |     0.029 |
|       S8 |     0.030 |
|     X1   |     1.341 |
|     X2   |     0.661 |
|   R6     |     3.000 |
|     P1   |     0.169 |
|     SB   |     0.261 |
|       S1 |     0.036 |
|       S2 |     0.028 |
|       S3 |     0.028 |
|       S4 |     0.038 |
|       S5 |     0.028 |
|       S6 |     0.029 |
|       S7 |     0.040 |
|       S8 |     0.036 |
|     X1   |     1.332 |
|     X2   |     0.640 |
|   R7     |     2.931 |
|     P1   |     0.164 |
|     SB   |     0.216 |
|       S1 |     0.027 |
|       S2 |     0.025 |
|       S3 |     0.029 |
|       S4 |     0.027 |
|       S5 |     0.023 |
|       S6 |     0.034 |
|       S7 |     0.030 |
|       S8 |     0.022 |
|     X1   |     1.307 |
|     X2   |     0.634 |
|   R8     |     2.918 |
|     P1   |     0.151 |
|     SB   |     0.246 |
|       S1 |     0.027 |
|       S2 |     0.036 |
|       S3 |     0.034 |
|       S4 |     0.028 |
|       S5 |     0.023 |
|       S6 |     0.036 |
|       S7 |     0.030 |
|       S8 |     0.033 |
|     X1   |     1.301 |
|     X2   |     0.608 |
|   R9     |     2.950 |
|     P1   |     0.151 |
|     SB   |     0.220 |
|       S1 |     0.030 |
|       S2 |     0.026 |
|       S3 |     0.026 |
|       S4 |     0.031 |
|       S5 |     0.019 |
|       S6 |     0.027 |
|       S7 |     0.032 |
|       S8 |     0.030 |
|     X1   |     1.305 |
|     X2   |     0.625 |
|   SG1    |     0.477 |
|   SG10   |     0.237 |
|   SG11   |     0.214 |
|   SG12   |     0.218 |
|   SG13   |     0.220 |
|   SG14   |     0.223 |
|   SG15   |     0.249 |
|   SG16   |     0.926 |
|   SG2    |     0.260 |
|   SG3    |     0.219 |
|   SG4    |     0.240 |
|   SG5    |     0.231 |
|   SG6    |     0.250 |
|   SG7    |     0.224 |
|   SG8    |     0.229 |
|   SG9    |     0.236 |
+----------+-----------+


