--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.048ns.
--------------------------------------------------------------------------------
Slack:                  16.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_8/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_8/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X11Y60.D3      net (fanout=7)        0.612   ctr_q_0
    SLICE_X11Y60.D       Tilo                  0.259   pwm_8/pwm_d
                                                       pwm_8/pwm_d1
    OLOGIC_X7Y60.D1      net (fanout=1)        0.930   pwm_8/pwm_d
    OLOGIC_X7Y60.CLK0    Todck                 1.178   pwm_q_5
                                                       pwm_8/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (1.913ns logic, 1.542ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  16.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_6/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_6/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X11Y60.A3      net (fanout=7)        0.587   ctr_q_0
    SLICE_X11Y60.A       Tilo                  0.259   pwm_8/pwm_d
                                                       pwm_6/pwm_d1
    OLOGIC_X7Y62.D1      net (fanout=1)        0.946   pwm_6/pwm_d
    OLOGIC_X7Y62.CLK0    Todck                 1.178   pwm_q_3
                                                       pwm_6/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.913ns logic, 1.533ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  17.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_6/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_6/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X11Y60.A4      net (fanout=8)        0.529   ctr_q_2
    SLICE_X11Y60.A       Tilo                  0.259   pwm_8/pwm_d
                                                       pwm_6/pwm_d1
    OLOGIC_X7Y62.D1      net (fanout=1)        0.946   pwm_6/pwm_d
    OLOGIC_X7Y62.CLK0    Todck                 1.178   pwm_q_3
                                                       pwm_6/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.913ns logic, 1.475ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  17.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_5/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_5/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X12Y61.D5      net (fanout=8)        0.941   ctr_q_2
    SLICE_X12Y61.D       Tilo                  0.254   pwm_5/pwm_d
                                                       pwm_5/pwm_d1_INV_0
    OLOGIC_X7Y63.D1      net (fanout=1)        0.510   pwm_5/pwm_d
    OLOGIC_X7Y63.CLK0    Todck                 1.178   pwm_q_2
                                                       pwm_5/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.908ns logic, 1.451ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  17.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_8/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_8/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X11Y60.D4      net (fanout=8)        0.513   ctr_q_1
    SLICE_X11Y60.D       Tilo                  0.259   pwm_8/pwm_d
                                                       pwm_8/pwm_d1
    OLOGIC_X7Y60.D1      net (fanout=1)        0.930   pwm_8/pwm_d
    OLOGIC_X7Y60.CLK0    Todck                 1.178   pwm_q_5
                                                       pwm_8/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.356ns (1.913ns logic, 1.443ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  17.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_2/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_2/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X10Y59.D2      net (fanout=7)        0.789   ctr_q_0
    SLICE_X10Y59.D       Tilo                  0.235   ctr_q_2
                                                       pwm_2/pwm_d1
    OLOGIC_X6Y62.D1      net (fanout=1)        0.690   pwm_2/pwm_d
    OLOGIC_X6Y62.CLK0    Todck                 1.178   pwm_q
                                                       pwm_2/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.889ns logic, 1.479ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  17.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_8/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.308ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_8/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X11Y60.D5      net (fanout=8)        0.465   ctr_q_2
    SLICE_X11Y60.D       Tilo                  0.259   pwm_8/pwm_d
                                                       pwm_8/pwm_d1
    OLOGIC_X7Y60.D1      net (fanout=1)        0.930   pwm_8/pwm_d
    OLOGIC_X7Y60.CLK0    Todck                 1.178   pwm_q_5
                                                       pwm_8/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.913ns logic, 1.395ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  17.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_7/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_7/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X12Y61.A4      net (fanout=8)        1.011   ctr_q_2
    SLICE_X12Y61.A       Tilo                  0.254   pwm_5/pwm_d
                                                       pwm_7/pwm_d1
    OLOGIC_X7Y61.D1      net (fanout=1)        0.358   pwm_7/pwm_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   pwm_q_4
                                                       pwm_7/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.908ns logic, 1.369ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  17.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_6/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_6/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X11Y60.A6      net (fanout=8)        0.372   ctr_q_1
    SLICE_X11Y60.A       Tilo                  0.259   pwm_8/pwm_d
                                                       pwm_6/pwm_d1
    OLOGIC_X7Y62.D1      net (fanout=1)        0.946   pwm_6/pwm_d
    OLOGIC_X7Y62.CLK0    Todck                 1.178   pwm_q_3
                                                       pwm_6/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (1.913ns logic, 1.318ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  17.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_7/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.442ns (1.152 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_7/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X12Y61.A5      net (fanout=8)        0.940   ctr_q_1
    SLICE_X12Y61.A       Tilo                  0.254   pwm_5/pwm_d
                                                       pwm_7/pwm_d1
    OLOGIC_X7Y61.D1      net (fanout=1)        0.358   pwm_7/pwm_d
    OLOGIC_X7Y61.CLK0    Todck                 1.178   pwm_q_4
                                                       pwm_7/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (1.908ns logic, 1.298ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  17.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X10Y61.A2      net (fanout=8)        0.902   ctr_q_1
    SLICE_X10Y61.A       Tilo                  0.235   pwm_3/pwm_d
                                                       pwm_3/pwm_d1
    OLOGIC_X6Y61.D1      net (fanout=1)        0.358   pwm_3/pwm_d
    OLOGIC_X6Y61.CLK0    Todck                 1.178   pwm_q_0
                                                       pwm_3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.889ns logic, 1.260ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  17.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_2/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_2/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X10Y59.D3      net (fanout=8)        0.560   ctr_q_2
    SLICE_X10Y59.D       Tilo                  0.235   ctr_q_2
                                                       pwm_2/pwm_d1
    OLOGIC_X6Y62.D1      net (fanout=1)        0.690   pwm_2/pwm_d
    OLOGIC_X6Y62.CLK0    Todck                 1.178   pwm_q
                                                       pwm_2/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (1.889ns logic, 1.250ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  17.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_4/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.936ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_4/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X10Y60.D3      net (fanout=8)        0.571   ctr_q_1
    SLICE_X10Y60.D       Tilo                  0.235   pwm_4/pwm_d
                                                       pwm_4/pwm_d1
    OLOGIC_X6Y60.D1      net (fanout=1)        0.476   pwm_4/pwm_d
    OLOGIC_X6Y60.CLK0    Todck                 1.178   pwm_q_1
                                                       pwm_4/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.889ns logic, 1.047ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack:                  17.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_2/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_2/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X10Y59.D4      net (fanout=8)        0.315   ctr_q_1
    SLICE_X10Y59.D       Tilo                  0.235   ctr_q_2
                                                       pwm_2/pwm_d1
    OLOGIC_X6Y62.D1      net (fanout=1)        0.690   pwm_2/pwm_d
    OLOGIC_X6Y62.CLK0    Todck                 1.178   pwm_q
                                                       pwm_2/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.889ns logic, 1.005ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack:                  17.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_4/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_4/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X10Y60.D5      net (fanout=8)        0.482   ctr_q_2
    SLICE_X10Y60.D       Tilo                  0.235   pwm_4/pwm_d
                                                       pwm_4/pwm_d1
    OLOGIC_X6Y60.D1      net (fanout=1)        0.476   pwm_4/pwm_d
    OLOGIC_X6Y60.CLK0    Todck                 1.178   pwm_q_1
                                                       pwm_4/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (1.889ns logic, 0.958ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack:                  17.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_4/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_4/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X10Y60.D6      net (fanout=7)        0.371   ctr_q_0
    SLICE_X10Y60.D       Tilo                  0.235   pwm_4/pwm_d
                                                       pwm_4/pwm_d1
    OLOGIC_X6Y60.D1      net (fanout=1)        0.476   pwm_4/pwm_d
    OLOGIC_X6Y60.CLK0    Todck                 1.178   pwm_q_1
                                                       pwm_4/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (1.889ns logic, 0.847ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack:                  17.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_3/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.483ns (0.685 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_3/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X10Y61.A5      net (fanout=8)        0.443   ctr_q_2
    SLICE_X10Y61.A       Tilo                  0.235   pwm_3/pwm_d
                                                       pwm_3/pwm_d1
    OLOGIC_X6Y61.D1      net (fanout=1)        0.358   pwm_3/pwm_d
    OLOGIC_X6Y61.CLK0    Todck                 1.178   pwm_q_0
                                                       pwm_3/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.889ns logic, 0.801ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack:                  18.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_8/ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_8/ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X10Y59.B2      net (fanout=7)        0.580   ctr_q_0
    SLICE_X10Y59.CLK     Tas                   0.349   ctr_q_2
                                                       pwm_8/Mcount_ctr_q_xor<1>11
                                                       pwm_8/ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.825ns logic, 0.580ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  18.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_8/ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_8/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X10Y59.C3      net (fanout=7)        0.425   ctr_q_0
    SLICE_X10Y59.CLK     Tas                   0.349   ctr_q_2
                                                       pwm_8/Mcount_ctr_q_xor<2>11
                                                       pwm_8/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.825ns logic, 0.425ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack:                  18.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_8/ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.197ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_8/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X10Y59.C6      net (fanout=8)        0.372   ctr_q_1
    SLICE_X10Y59.CLK     Tas                   0.349   ctr_q_2
                                                       pwm_8/Mcount_ctr_q_xor<2>11
                                                       pwm_8/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.825ns logic, 0.372ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack:                  18.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_1 (FF)
  Destination:          pwm_8/ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_1 to pwm_8/ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.BQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_1
    SLICE_X10Y59.B5      net (fanout=8)        0.266   ctr_q_1
    SLICE_X10Y59.CLK     Tas                   0.349   ctr_q_2
                                                       pwm_8/Mcount_ctr_q_xor<1>11
                                                       pwm_8/ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.825ns logic, 0.266ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------
Slack:                  18.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_2 (FF)
  Destination:          pwm_8/ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_2 to pwm_8/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.CQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_2
    SLICE_X10Y59.C5      net (fanout=8)        0.260   ctr_q_2
    SLICE_X10Y59.CLK     Tas                   0.349   ctr_q_2
                                                       pwm_8/Mcount_ctr_q_xor<2>11
                                                       pwm_8/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.825ns logic, 0.260ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack:                  18.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pwm_8/ctr_q_0 (FF)
  Destination:          pwm_8/ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.005ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pwm_8/ctr_q_0 to pwm_8/ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.AQ      Tcko                  0.476   ctr_q_2
                                                       pwm_8/ctr_q_0
    SLICE_X10Y59.A6      net (fanout=7)        0.180   ctr_q_0
    SLICE_X10Y59.CLK     Tas                   0.349   ctr_q_2
                                                       pwm_8/Mcount_ctr_q_xor<0>11_INV_0
                                                       pwm_8/ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.825ns logic, 0.180ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q/CLK0
  Logical resource: pwm_2/pwm_q/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q_0/CLK0
  Logical resource: pwm_3/pwm_q/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q_1/CLK0
  Logical resource: pwm_4/pwm_q/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q_2/CLK0
  Logical resource: pwm_5/pwm_q/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q_3/CLK0
  Logical resource: pwm_6/pwm_q/CK0
  Location pin: OLOGIC_X7Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q_4/CLK0
  Logical resource: pwm_7/pwm_q/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: pwm_q_5/CLK0
  Logical resource: pwm_8/pwm_q/CK0
  Location pin: OLOGIC_X7Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr_q_2/CLK
  Logical resource: pwm_8/ctr_q_0/CK
  Location pin: SLICE_X10Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr_q_2/CLK
  Logical resource: pwm_8/ctr_q_1/CK
  Location pin: SLICE_X10Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr_q_2/CLK
  Logical resource: pwm_8/ctr_q_2/CK
  Location pin: SLICE_X10Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.048|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 23 paths, 0 nets, and 39 connections

Design statistics:
   Minimum period:   3.048ns{1}   (Maximum frequency: 328.084MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 01 20:21:55 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



