Time resolution is 1 ps
Error: Simulación terminó OK
Time: 8 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 16 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 24 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 32 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 40 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 48 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 56 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 64 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 72 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 80 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 88 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 96 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 104 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 112 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 120 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 128 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 136 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 144 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 152 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 160 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 168 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 176 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 184 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 192 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 200 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 208 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 216 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 224 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 232 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 240 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 248 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 256 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 264 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 272 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 280 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 288 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 296 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 304 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 312 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 320 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 328 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 336 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 344 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 352 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 360 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 368 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 376 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 384 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 392 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 400 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 408 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 416 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 424 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 432 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 440 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 448 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 456 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 464 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 472 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 480 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 488 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 496 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 504 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 512 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 520 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 528 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 536 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 544 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 552 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 560 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 568 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 576 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 584 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 592 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 600 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 608 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 616 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 624 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 632 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 640 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 648 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 656 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 664 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 672 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 680 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 688 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 696 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 704 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 712 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 720 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 728 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 736 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 744 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 752 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 760 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 768 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 776 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 784 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 792 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 800 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 808 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 816 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 824 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 832 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 840 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 848 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 856 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 864 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 872 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 880 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 888 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 896 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 904 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 912 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 920 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 928 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 936 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 944 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 952 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 960 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 968 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 976 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
Error: Simulación terminó OK
Time: 984 ns  Iteration: 0  Process: /sum_completo_bit_test/stim_proc  File: /home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd
