

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5'
================================================================
* Date:           Thu May  9 14:37:06 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_34 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_5  |        2|        2|         2|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    4752|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   160|       0|    1353|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     135|    -|
|Register         |        -|     -|    1069|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   160|    1069|    6240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     6|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U85   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U86   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U87   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U88   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U89   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U90   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U91   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U92   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U93   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U94   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U95   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U96   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U97   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U98   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U99   |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U100  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U101  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U102  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U103  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U104  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U105  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U106  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U107  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U108  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U109  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U110  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U111  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U112  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U113  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U114  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U115  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U116  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U117  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U118  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U119  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U120  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U121  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U122  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U123  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U124  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_10_4_32_1_1_U125       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U126       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U127       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U128       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U129       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U138       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_2_1_32_1_1_U130        |mux_2_1_32_1_1        |        0|   0|  0|   9|    0|
    |mux_3_2_32_1_1_U131        |mux_3_2_32_1_1        |        0|   0|  0|  14|    0|
    |mux_4_2_32_1_1_U132        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_5_3_32_1_1_U133        |mux_5_3_32_1_1        |        0|   0|  0|  26|    0|
    |mux_6_3_32_1_1_U134        |mux_6_3_32_1_1        |        0|   0|  0|  31|    0|
    |mux_7_3_32_1_1_U135        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    |mux_8_3_32_1_1_U136        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U137        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0| 160|  0|1353|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_1765_p2        |         +|   0|  0|  12|           5|           4|
    |add_ln68_10_fu_1338_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_11_fu_1344_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_12_fu_1350_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_13_fu_1831_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_14_fu_1835_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_15_fu_1411_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_16_fu_1417_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_17_fu_1423_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_18_fu_1429_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_19_fu_1435_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_1_fu_1009_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_20_fu_1519_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_21_fu_1525_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_22_fu_1531_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_23_fu_1841_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_24_fu_1845_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_25_fu_1583_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_26_fu_1589_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_27_fu_1595_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_28_fu_1601_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_29_fu_1607_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_2_fu_1015_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_30_fu_1681_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_31_fu_1687_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_32_fu_1693_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_33_fu_1851_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_34_fu_1855_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_35_fu_1735_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln68_36_fu_1741_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_37_fu_1747_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_38_fu_1753_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_39_fu_1759_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln68_3_fu_1115_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_4_fu_1121_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_5_fu_1127_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_6_fu_1206_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_7_fu_1212_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln68_8_fu_1218_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_9_fu_1224_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln68_fu_950_p2         |         +|   0|  0|  71|          64|          64|
    |empty_23_fu_956_p2         |         +|   0|  0|  12|           5|           3|
    |empty_24_fu_1041_p2        |         +|   0|  0|  12|           5|           2|
    |empty_25_fu_1139_p2        |         +|   0|  0|  12|           5|           2|
    |empty_26_fu_1250_p2        |         +|   0|  0|  12|           5|           1|
    |empty_fu_871_p2            |         +|   0|  0|  12|           5|           3|
    |i1_4_fu_1771_p2            |         +|   0|  0|  12|           4|           4|
    |tmp_10_fu_1467_p8          |         -|   0|  0|  10|           2|           3|
    |tmp_11_fu_1549_p9          |         -|   0|  0|  10|           2|           3|
    |tmp_12_fu_1638_p10         |         -|   0|  0|  12|           4|           4|
    |tmp_13_fu_1710_p11         |         -|   0|  0|  12|           3|           4|
    |tmp_6_fu_1053_p4           |         -|   0|  0|  10|           3|           2|
    |tmp_8_fu_1262_p6           |         -|   0|  0|  10|           1|           3|
    |tmp_9_fu_1368_p7           |         -|   0|  0|  10|           1|           3|
    |and_ln68_10_fu_1300_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_11_fu_1306_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_12_fu_1312_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_13_fu_1326_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_14_fu_1332_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_15_fu_1387_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_16_fu_1393_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_17_fu_1399_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_18_fu_1405_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_19_fu_1501_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_1_fu_989_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln68_20_fu_1507_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_21_fu_1513_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_22_fu_1571_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_23_fu_1577_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_24_fu_1675_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln68_2_fu_1003_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_3_fu_1097_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_4_fu_1103_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_5_fu_1109_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_6_fu_1182_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_7_fu_1188_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_8_fu_1194_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_9_fu_1200_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln68_fu_944_p2         |       and|   0|  0|  64|          64|          64|
    |icmp_ln68_1_fu_983_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_2_fu_1083_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_3_fu_1168_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_4_fu_1294_p2     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln68_fu_930_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln68_10_fu_995_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln68_11_fu_1089_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_12_fu_1174_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_13_fu_1318_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln68_1_fu_1027_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_2_fu_1068_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_3_fu_1236_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_4_fu_1279_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_5_fu_1447_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_6_fu_1487_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_7_fu_1619_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_8_fu_1662_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln68_9_fu_936_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln68_fu_916_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |tmp_5_fu_968_p3            |       xor|   0|  0|   2|           1|           2|
    |tmp_7_fu_1151_p5           |       xor|   0|  0|   2|           2|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|4752|        4253|        4525|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add120140_fu_172         |   9|          2|   64|        128|
    |add120_1141_fu_176       |   9|          2|   64|        128|
    |add120_2142_fu_180       |   9|          2|   64|        128|
    |add120_3143_fu_184       |   9|          2|   64|        128|
    |add120_4144_fu_188       |   9|          2|   64|        128|
    |add120_5145_fu_192       |   9|          2|   64|        128|
    |add120_6146_fu_196       |   9|          2|   64|        128|
    |add120_7147_fu_200       |   9|          2|   64|        128|
    |add120_8148_fu_204       |   9|          2|   64|        128|
    |add120_9149_fu_208       |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i1_1_fu_212              |   9|          2|    5|         10|
    |i1_fu_168                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         30|  652|       1304|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add120140_fu_172           |  64|   0|   64|          0|
    |add120_1141_fu_176         |  64|   0|   64|          0|
    |add120_2142_fu_180         |  64|   0|   64|          0|
    |add120_3143_fu_184         |  64|   0|   64|          0|
    |add120_4144_fu_188         |  64|   0|   64|          0|
    |add120_5145_fu_192         |  64|   0|   64|          0|
    |add120_6146_fu_196         |  64|   0|   64|          0|
    |add120_7147_fu_200         |  64|   0|   64|          0|
    |add120_8148_fu_204         |  64|   0|   64|          0|
    |add120_9149_fu_208         |  64|   0|   64|          0|
    |add_ln68_12_reg_2180       |  64|   0|   64|          0|
    |add_ln68_20_reg_2185       |  64|   0|   64|          0|
    |add_ln68_22_reg_2190       |  64|   0|   64|          0|
    |add_ln68_30_reg_2195       |  64|   0|   64|          0|
    |add_ln68_32_reg_2200       |  64|   0|   64|          0|
    |and_ln68_13_reg_2175       |  64|   0|   64|          0|
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i1_1_fu_212                |   5|   0|    5|          0|
    |i1_fu_168                  |   4|   0|    4|          0|
    |zext_ln68_6_cast_reg_2166  |  32|   0|   64|         32|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1069|   0| 1101|         32|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5|  return value|
|add55_1113151_reload    |   in|   64|     ap_none|                           add55_1113151_reload|        scalar|
|add55_1152_reload       |   in|   64|     ap_none|                              add55_1152_reload|        scalar|
|add55_1_1153_reload     |   in|   64|     ap_none|                            add55_1_1153_reload|        scalar|
|add55_2154_reload       |   in|   64|     ap_none|                              add55_2154_reload|        scalar|
|add55_2_1155_reload     |   in|   64|     ap_none|                            add55_2_1155_reload|        scalar|
|add55_3156_reload       |   in|   64|     ap_none|                              add55_3156_reload|        scalar|
|add55_3_1157_reload     |   in|   64|     ap_none|                            add55_3_1157_reload|        scalar|
|add55_4158_reload       |   in|   64|     ap_none|                              add55_4158_reload|        scalar|
|add55_4_1159_reload     |   in|   64|     ap_none|                            add55_4_1159_reload|        scalar|
|arg1_r_4_reload         |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload         |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload         |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload         |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload         |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload         |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg1_r_3_reload         |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_2_reload         |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_1_reload         |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg1_r_reload           |   in|   32|     ap_none|                                  arg1_r_reload|        scalar|
|arg2_r_reload           |   in|   32|     ap_none|                                  arg2_r_reload|        scalar|
|arg2_r_1_reload         |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|zext_ln68_6             |   in|   32|     ap_none|                                    zext_ln68_6|        scalar|
|arg2_r_2_reload         |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_3_reload         |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_4_reload         |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_5_reload         |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_6_reload         |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg2_r_7_reload         |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_8_reload         |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_9_reload         |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|add120_9149_out         |  out|   64|      ap_vld|                                add120_9149_out|       pointer|
|add120_9149_out_ap_vld  |  out|    1|      ap_vld|                                add120_9149_out|       pointer|
|add120_8148_out         |  out|   64|      ap_vld|                                add120_8148_out|       pointer|
|add120_8148_out_ap_vld  |  out|    1|      ap_vld|                                add120_8148_out|       pointer|
|add120_7147_out         |  out|   64|      ap_vld|                                add120_7147_out|       pointer|
|add120_7147_out_ap_vld  |  out|    1|      ap_vld|                                add120_7147_out|       pointer|
|add120_6146_out         |  out|   64|      ap_vld|                                add120_6146_out|       pointer|
|add120_6146_out_ap_vld  |  out|    1|      ap_vld|                                add120_6146_out|       pointer|
|add120_5145_out         |  out|   64|      ap_vld|                                add120_5145_out|       pointer|
|add120_5145_out_ap_vld  |  out|    1|      ap_vld|                                add120_5145_out|       pointer|
|add120_4144_out         |  out|   64|      ap_vld|                                add120_4144_out|       pointer|
|add120_4144_out_ap_vld  |  out|    1|      ap_vld|                                add120_4144_out|       pointer|
|add120_3143_out         |  out|   64|      ap_vld|                                add120_3143_out|       pointer|
|add120_3143_out_ap_vld  |  out|    1|      ap_vld|                                add120_3143_out|       pointer|
|add120_2142_out         |  out|   64|      ap_vld|                                add120_2142_out|       pointer|
|add120_2142_out_ap_vld  |  out|    1|      ap_vld|                                add120_2142_out|       pointer|
|add120_1141_out         |  out|   64|      ap_vld|                                add120_1141_out|       pointer|
|add120_1141_out_ap_vld  |  out|    1|      ap_vld|                                add120_1141_out|       pointer|
|add120140_out           |  out|   64|      ap_vld|                                  add120140_out|       pointer|
|add120140_out_ap_vld    |  out|    1|      ap_vld|                                  add120140_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------------+--------------+

