// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "03/29/2019 17:12:35"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project (
	SW,
	KEY,
	GPIO,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[3:0] SW;
input 	[3:0] KEY;
input 	[0:0] GPIO;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("project_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[0]~input_o ;
wire \SW[3]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \player|Add7~0_combout ;
wire \player|Add7~3 ;
wire \player|Add7~4_combout ;
wire \player|pointer[2]~feeder_combout ;
wire \player|Add7~5 ;
wire \player|Add7~6_combout ;
wire \player|Add7~7 ;
wire \player|Add7~8_combout ;
wire \player|Add7~9 ;
wire \player|Add7~10_combout ;
wire \player|Add7~11 ;
wire \player|Add7~12_combout ;
wire \player|Add7~13 ;
wire \player|Add7~14_combout ;
wire \player|Equal1~1_combout ;
wire \RateDivider|Add0~0_combout ;
wire \RateDivider|Q~0_combout ;
wire \RateDivider|Add0~1 ;
wire \RateDivider|Add0~2_combout ;
wire \RateDivider|Q[1]~10_combout ;
wire \RateDivider|Add0~3 ;
wire \RateDivider|Add0~4_combout ;
wire \RateDivider|Q~1_combout ;
wire \RateDivider|Add0~5 ;
wire \RateDivider|Add0~6_combout ;
wire \RateDivider|Q[3]~11_combout ;
wire \RateDivider|Add0~7 ;
wire \RateDivider|Add0~8_combout ;
wire \RateDivider|Q[4]~12_combout ;
wire \RateDivider|Add0~9 ;
wire \RateDivider|Add0~10_combout ;
wire \RateDivider|Q~2_combout ;
wire \RateDivider|Add0~11 ;
wire \RateDivider|Add0~12_combout ;
wire \RateDivider|Q~3_combout ;
wire \RateDivider|Add0~13 ;
wire \RateDivider|Add0~14_combout ;
wire \RateDivider|Q[7]~13_combout ;
wire \RateDivider|Add0~15 ;
wire \RateDivider|Add0~16_combout ;
wire \RateDivider|Q[8]~14_combout ;
wire \RateDivider|Add0~17 ;
wire \RateDivider|Add0~18_combout ;
wire \RateDivider|Q[9]~15_combout ;
wire \RateDivider|Add0~19 ;
wire \RateDivider|Add0~20_combout ;
wire \RateDivider|Q~4_combout ;
wire \RateDivider|Add0~21 ;
wire \RateDivider|Add0~22_combout ;
wire \RateDivider|Q[11]~16_combout ;
wire \RateDivider|Add0~23 ;
wire \RateDivider|Add0~24_combout ;
wire \RateDivider|Q[12]~17_combout ;
wire \RateDivider|Add0~25 ;
wire \RateDivider|Add0~26_combout ;
wire \RateDivider|Q~5_combout ;
wire \RateDivider|Add0~27 ;
wire \RateDivider|Add0~28_combout ;
wire \RateDivider|Q[14]~18_combout ;
wire \RateDivider|Add0~29 ;
wire \RateDivider|Add0~30_combout ;
wire \RateDivider|Q~6_combout ;
wire \RateDivider|Add0~31 ;
wire \RateDivider|Add0~32_combout ;
wire \RateDivider|Q~7_combout ;
wire \RateDivider|Add0~33 ;
wire \RateDivider|Add0~34_combout ;
wire \RateDivider|Q[17]~8_combout ;
wire \RateDivider|Add0~35 ;
wire \RateDivider|Add0~36_combout ;
wire \RateDivider|Q[18]~9_combout ;
wire \RateDivider|Equal0~0_combout ;
wire \RateDivider|Equal0~2_combout ;
wire \RateDivider|Equal0~1_combout ;
wire \RateDivider|Equal0~3_combout ;
wire \RateDivider|Equal0~4_combout ;
wire \RateDivider|Equal0~5_combout ;
wire \RateDivider|out~q ;
wire \SW[1]~input_o ;
wire \FSM|curState~23_combout ;
wire \m1|pointer[0]~0_combout ;
wire \FSM|draw_m1~combout ;
wire \m1|Add7~0_combout ;
wire \m1|Add7~1_combout ;
wire \m1|Add7~2_combout ;
wire \m1|Add7~3_combout ;
wire \m1|Add7~4_combout ;
wire \m1|Add7~5_combout ;
wire \m1|Equal1~0_combout ;
wire \m1|Equal1~1_combout ;
wire \m1|Equal1~1clkctrl_outclk ;
wire \FSM|shift_amount~0_combout ;
wire \FSM|shift_amount~1_combout ;
wire \m2|pointer[0]~0_combout ;
wire \m2|Add6~4_combout ;
wire \FSM|Selector5~0_combout ;
wire \m2|Add6~1_combout ;
wire \m2|Add6~2_combout ;
wire \m2|Equal1~4_combout ;
wire \FSM|Selector4~0_combout ;
wire \FSM|curState.eM2~q ;
wire \m2|Equal1~2_combout ;
wire \FSM|Selector5~1_combout ;
wire \FSM|curState~19_combout ;
wire \FSM|curState.dM2~q ;
wire \FSM|WideOr1~1_combout ;
wire \m2|Add6~5_combout ;
wire \m2|Add6~0_combout ;
wire \m2|Add6~3_combout ;
wire \m2|Equal1~3_combout ;
wire \FSM|curState~20_combout ;
wire \FSM|curState.detectHits~q ;
wire \FSM|curState~25_combout ;
wire \player|Equal1~2_combout ;
wire \player|Equal1~3_combout ;
wire \player|Equal1~3clkctrl_outclk ;
wire \GPIO[0]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \FSM|shift_amount~5_combout ;
wire \FSM|shift_amount~2_combout ;
wire \FSM|Selector6~1_combout ;
wire \FSM|shift_amount~6_combout ;
wire \player|Add5~0_combout ;
wire \player|y_pos[6]~0_combout ;
wire \player|y_pos[6]~1_combout ;
wire \player|y_pos[6]~2_combout ;
wire \player|Add5~1 ;
wire \player|Add5~2_combout ;
wire \player|Add5~3 ;
wire \player|Add5~4_combout ;
wire \player|y_pos[2]~4_combout ;
wire \player|Add5~5 ;
wire \player|Add5~6_combout ;
wire \player|y_pos[3]~5_combout ;
wire \player|Add5~7 ;
wire \player|Add5~8_combout ;
wire \player|y_pos[4]~6_combout ;
wire \player|Add5~9 ;
wire \player|Add5~10_combout ;
wire \player|y_pos[5]~3_combout ;
wire \player|Add5~11 ;
wire \player|Add5~12_combout ;
wire \m2|Add0~0_combout ;
wire \m2|x_pos[0]~feeder_combout ;
wire \FSM|WideOr11~0_combout ;
wire \m2|x_pos[7]~1_combout ;
wire \m2|x_pos[7]~0_combout ;
wire \m2|x_pos[7]~2_combout ;
wire \m2|Add0~1 ;
wire \m2|Add0~2_combout ;
wire \m2|x_pos[1]~feeder_combout ;
wire \m2|Add0~3 ;
wire \m2|Add0~4_combout ;
wire \m2|Add0~5 ;
wire \m2|Add0~6_combout ;
wire \m2|Add0~7 ;
wire \m2|Add0~8_combout ;
wire \m2|Add0~9 ;
wire \m2|Add0~10_combout ;
wire \m2|x_pos[5]~4_combout ;
wire \m2|Add0~11 ;
wire \m2|Add0~12_combout ;
wire \m2|Add0~13 ;
wire \m2|Add0~14_combout ;
wire \m2|x_pos[7]~3_combout ;
wire \m2|Equal1~4clkctrl_outclk ;
wire \FSM|nextState~2_combout ;
wire \FSM|nextState~1_combout ;
wire \FSM|nextState~6_combout ;
wire \FSM|nextState~7_combout ;
wire \FSM|nextState~8_combout ;
wire \FSM|nextState~9_combout ;
wire \FSM|curState~21_combout ;
wire \FSM|curState.gameOver~q ;
wire \FSM|Selector6~0_combout ;
wire \FSM|shift_amount~3_combout ;
wire \FSM|shift_amount~4_combout ;
wire \m1|Add0~0_combout ;
wire \m1|x_pos[0]~0_combout ;
wire \m1|x_pos[0]~1_combout ;
wire \m1|x_pos[0]~2_combout ;
wire \m1|Add0~1 ;
wire \m1|Add0~2_combout ;
wire \m1|Add0~3 ;
wire \m1|Add0~4_combout ;
wire \m1|Add0~5 ;
wire \m1|Add0~6_combout ;
wire \m1|Add0~7 ;
wire \m1|Add0~8_combout ;
wire \m1|Add0~9 ;
wire \m1|Add0~10_combout ;
wire \FSM|nextState~4_combout ;
wire \m1|Add0~11 ;
wire \m1|Add0~12_combout ;
wire \m1|Add0~13 ;
wire \m1|Add0~14_combout ;
wire \FSM|nextState~0_combout ;
wire \FSM|nextState~3_combout ;
wire \FSM|nextState~5_combout ;
wire \FSM|curState~24_combout ;
wire \FSM|curState.idle~q ;
wire \FSM|Selector0~0_combout ;
wire \FSM|Selector0~1_combout ;
wire \FSM|curState.ePlayer~q ;
wire \FSM|WideOr1~0_combout ;
wire \player|Add7~1 ;
wire \player|Add7~2_combout ;
wire \player|pointer[1]~feeder_combout ;
wire \player|Equal1~0_combout ;
wire \FSM|curState~17_combout ;
wire \FSM|curState~18_combout ;
wire \FSM|curState.dPlayer~q ;
wire \FSM|Selector2~0_combout ;
wire \FSM|curState.eM1~q ;
wire \FSM|curState~22_combout ;
wire \FSM|curState.dM1~feeder_combout ;
wire \FSM|curState.dM1~q ;
wire \m2|Add1~0_combout ;
wire \m1|Add1~1_combout ;
wire \m1|Add1~0_combout ;
wire \m1|x_out[0]~9 ;
wire \m1|x_out[1]~10_combout ;
wire \m1|x_out[0]~8_combout ;
wire \m1|Add1~3_combout ;
wire \m1|Add1~2_combout ;
wire \m1|x_out[1]~11 ;
wire \m1|x_out[2]~13 ;
wire \m1|x_out[3]~14_combout ;
wire \m1|x_out[2]~12_combout ;
wire \h0|WideOr6~0_combout ;
wire \h0|WideOr5~0_combout ;
wire \h0|WideOr4~0_combout ;
wire \h0|WideOr3~0_combout ;
wire \h0|WideOr2~0_combout ;
wire \h0|WideOr1~0_combout ;
wire \h0|WideOr0~0_combout ;
wire \m1|Add1~10_combout ;
wire \m1|Add1~11_combout ;
wire \m1|Add1~8_combout ;
wire \m1|Add1~9_combout ;
wire \m1|Add1~6_combout ;
wire \m1|Add1~7_combout ;
wire \m1|Add1~4_combout ;
wire \m1|Add1~5_combout ;
wire \m1|x_out[3]~15 ;
wire \m1|x_out[4]~17 ;
wire \m1|x_out[5]~19 ;
wire \m1|x_out[6]~21 ;
wire \m1|x_out[7]~22_combout ;
wire \m1|x_out[4]~16_combout ;
wire \m1|x_out[5]~18_combout ;
wire \m1|x_out[6]~20_combout ;
wire \h1|WideOr6~0_combout ;
wire \h1|WideOr5~0_combout ;
wire \h1|WideOr4~0_combout ;
wire \h1|WideOr3~0_combout ;
wire \h1|WideOr2~0_combout ;
wire \h1|WideOr1~0_combout ;
wire \h1|WideOr0~0_combout ;
wire \FSM|state[3]~1_combout ;
wire \FSM|WideOr2~combout ;
wire \h2|WideOr6~0_combout ;
wire \h2|WideOr5~0_combout ;
wire \h2|WideOr4~0_combout ;
wire \h2|WideOr3~0_combout ;
wire \h2|WideOr2~4_combout ;
wire \h2|WideOr1~0_combout ;
wire \h2|WideOr0~0_combout ;
wire \m2|Add1~2_combout ;
wire \m2|Add1~1_combout ;
wire \m2|x_out[0]~9 ;
wire \m2|x_out[1]~10_combout ;
wire \m2|x_out[0]~8_combout ;
wire \m2|Add1~4_combout ;
wire \m2|Add1~3_combout ;
wire \m2|x_out[1]~11 ;
wire \m2|x_out[2]~13 ;
wire \m2|x_out[3]~14_combout ;
wire \m2|x_out[2]~12_combout ;
wire \h4|WideOr6~0_combout ;
wire \h4|WideOr5~0_combout ;
wire \h4|WideOr4~0_combout ;
wire \h4|WideOr3~0_combout ;
wire \h4|WideOr2~0_combout ;
wire \h4|WideOr1~0_combout ;
wire \h4|WideOr0~0_combout ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \Equal0~4_combout ;
wire \x_out[5]~0_combout ;
wire \LessThan0~0_combout ;
wire \m2|Add2~0_combout ;
wire \m1|Add2~0_combout ;
wire \m1|Add2~1_combout ;
wire \m1|Add2~3_combout ;
wire \m1|Add2~2_combout ;
wire \m1|y_out[0]~5 ;
wire \m1|y_out[1]~7 ;
wire \m1|y_out[2]~9 ;
wire \m1|y_out[3]~10_combout ;
wire \player|Add2~6_combout ;
wire \player|Add2~7_combout ;
wire \player|Add2~8_combout ;
wire \player|Add2~9_combout ;
wire \player|y_out[0]~8 ;
wire \player|y_out[1]~10 ;
wire \player|y_out[2]~12 ;
wire \player|y_out[3]~13_combout ;
wire \LessThan1~4_combout ;
wire \y_out[3]~3_combout ;
wire \m2|Add2~1_combout ;
wire \m2|Add2~2_combout ;
wire \m2|Add2~4_combout ;
wire \m2|Add2~3_combout ;
wire \m2|y_out[0]~5 ;
wire \m2|y_out[1]~7 ;
wire \m2|y_out[2]~9 ;
wire \m2|y_out[3]~10_combout ;
wire \y_out[3]~4_combout ;
wire \player|Add2~3_combout ;
wire \player|Add2~2_combout ;
wire \player|Add2~5_combout ;
wire \player|Add2~4_combout ;
wire \player|y_out[3]~14 ;
wire \player|y_out[4]~16 ;
wire \player|y_out[5]~17_combout ;
wire \y_out[5]~1_combout ;
wire \player|y_out[4]~15_combout ;
wire \y_out[4]~2_combout ;
wire \player|Add2~0_combout ;
wire \player|Add2~1_combout ;
wire \player|y_out[5]~18 ;
wire \player|y_out[6]~19_combout ;
wire \y_out[6]~0_combout ;
wire \VGA|LessThan3~0_combout ;
wire \m2|Add1~8_combout ;
wire \m2|Add1~7_combout ;
wire \m2|Add1~9_combout ;
wire \m2|Add1~10_combout ;
wire \m2|Add1~11_combout ;
wire \m2|Add1~12_combout ;
wire \m2|x_out[3]~15 ;
wire \m2|x_out[4]~17 ;
wire \m2|x_out[5]~19 ;
wire \m2|x_out[6]~20_combout ;
wire \player|x_out[6]~feeder_combout ;
wire \x_out[6]~3_combout ;
wire \x_out[6]~4_combout ;
wire \m2|Add1~6_combout ;
wire \m2|Add1~5_combout ;
wire \m2|x_out[6]~21 ;
wire \m2|x_out[7]~22_combout ;
wire \m2|x_out[7]~feeder_combout ;
wire \player|x_out[7]~8_combout ;
wire \x_out[7]~1_combout ;
wire \x_out[7]~2_combout ;
wire \m2|x_out[5]~18_combout ;
wire \player|Add1~0_combout ;
wire \player|Add1~1_combout ;
wire \player|Add1~2_combout ;
wire \player|x_out[0]~11 ;
wire \player|x_out[1]~13 ;
wire \player|x_out[2]~15 ;
wire \player|x_out[3]~17 ;
wire \player|x_out[4]~19 ;
wire \player|x_out[5]~20_combout ;
wire \x_out[5]~5_combout ;
wire \x_out[5]~6_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|writeEn~1_combout ;
wire \m2|y_out[2]~8_combout ;
wire \m1|y_out[2]~8_combout ;
wire \player|y_out[2]~11_combout ;
wire \y_out[2]~5_combout ;
wire \y_out[2]~6_combout ;
wire \m1|y_out[1]~6_combout ;
wire \player|y_out[1]~9_combout ;
wire \y_out[1]~7_combout ;
wire \m2|y_out[1]~6_combout ;
wire \y_out[1]~8_combout ;
wire \m2|y_out[0]~4_combout ;
wire \player|y_out[0]~7_combout ;
wire \m1|y_out[0]~4_combout ;
wire \y_out[0]~9_combout ;
wire \y_out[0]~10_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \player|sprite~5_combout ;
wire \player|sprite~4_combout ;
wire \player|sprite~6_combout ;
wire \player|sprite~7_combout ;
wire \player|sprite~8_combout ;
wire \player|sprite~11_combout ;
wire \player|sprite~9_combout ;
wire \player|sprite~10_combout ;
wire \player|sprite~12_combout ;
wire \player|sprite~13_combout ;
wire \player|sprite~15_combout ;
wire \player|sprite~16_combout ;
wire \player|sprite~17_combout ;
wire \player|sprite~14_combout ;
wire \player|sprite~18_combout ;
wire \player|sprite~19_combout ;
wire \player|colour_out~32_combout ;
wire \m1|sprite~0_combout ;
wire \m1|sprite~2_combout ;
wire \m1|sprite~1_combout ;
wire \m1|sprite~3_combout ;
wire \m1|sprite~4_combout ;
wire \m1|sprite~5_combout ;
wire \m1|colour_out~68_combout ;
wire \m1|colour_out[16]~feeder_combout ;
wire \m2|sprite~1_combout ;
wire \m2|sprite~2_combout ;
wire \m2|sprite~0_combout ;
wire \m2|sprite~3_combout ;
wire \m2|sprite~4_combout ;
wire \m2|colour_out~70_combout ;
wire \colour[16]~0_combout ;
wire \colour[16]~1_combout ;
wire \player|x_out[0]~10_combout ;
wire \x_out[0]~7_combout ;
wire \x_out[0]~8_combout ;
wire \player|x_out[1]~12_combout ;
wire \x_out[1]~9_combout ;
wire \x_out[1]~10_combout ;
wire \player|x_out[2]~14_combout ;
wire \x_out[2]~11_combout ;
wire \x_out[2]~12_combout ;
wire \x_out[3]~13_combout ;
wire \player|x_out[3]~16_combout ;
wire \x_out[3]~14_combout ;
wire \player|x_out[4]~18_combout ;
wire \m2|x_out[4]~16_combout ;
wire \x_out[4]~15_combout ;
wire \x_out[4]~16_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ;
wire \player|sprite~21_combout ;
wire \player|sprite~20_combout ;
wire \player|sprite~22_combout ;
wire \player|colour_out~18_combout ;
wire \player|sprite~23_combout ;
wire \player|colour_out~19_combout ;
wire \player|colour_out~20_combout ;
wire \player|colour_out~21_combout ;
wire \m1|colour_out~21_combout ;
wire \m1|colour_out~22_combout ;
wire \m1|sprite~6_combout ;
wire \m1|colour_out~20_combout ;
wire \m1|colour_out~23_combout ;
wire \m2|sprite~5_combout ;
wire \m2|sprite~6_combout ;
wire \m2|sprite~7_combout ;
wire \m2|sprite~8_combout ;
wire \m2|colour_out~71_combout ;
wire \m2|colour_out[17]~feeder_combout ;
wire \colour[17]~2_combout ;
wire \colour[17]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[16]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[17]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a65 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[17]~3_combout ;
wire \m2|sprite~11_combout ;
wire \m2|sprite~10_combout ;
wire \m2|colour_out~72_combout ;
wire \m2|colour_out~73_combout ;
wire \m1|sprite~8_combout ;
wire \m1|sprite~7_combout ;
wire \m1|colour_out~69_combout ;
wire \m1|colour_out~70_combout ;
wire \m1|colour_out[18]~feeder_combout ;
wire \colour[18]~4_combout ;
wire \player|sprite~26_combout ;
wire \player|sprite~24_combout ;
wire \player|sprite~25_combout ;
wire \player|sprite~27_combout ;
wire \player|sprite~35_combout ;
wire \player|sprite~36_combout ;
wire \player|sprite~37_combout ;
wire \player|sprite~29_combout ;
wire \player|sprite~33_combout ;
wire \player|sprite~30_combout ;
wire \player|sprite~31_combout ;
wire \player|sprite~28_combout ;
wire \player|sprite~32_combout ;
wire \player|sprite~34_combout ;
wire \player|sprite~38_combout ;
wire \player|colour_out~33_combout ;
wire \colour[18]~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[18]~4_combout ;
wire \player|sprite~39_combout ;
wire \player|colour_out~22_combout ;
wire \player|colour_out~23_combout ;
wire \player|sprite~40_combout ;
wire \player|colour_out~24_combout ;
wire \player|colour_out~25_combout ;
wire \m2|colour_out~25_combout ;
wire \m2|colour_out~24_combout ;
wire \m2|colour_out~26_combout ;
wire \m1|colour_out~25_combout ;
wire \m1|colour_out~24_combout ;
wire \m1|colour_out~26_combout ;
wire \colour[19]~6_combout ;
wire \colour[19]~7_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[18]~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[19]~6_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a67 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[19]~7_combout ;
wire \m2|colour_out~28_combout ;
wire \m2|colour_out~27_combout ;
wire \m2|colour_out~29_combout ;
wire \m1|colour_out~27_combout ;
wire \m1|colour_out~82_combout ;
wire \m1|colour_out~83_combout ;
wire \colour[20]~8_combout ;
wire \player|sprite~42_combout ;
wire \player|sprite~41_combout ;
wire \player|sprite~43_combout ;
wire \player|sprite~44_combout ;
wire \player|sprite~45_combout ;
wire \player|sprite~46_combout ;
wire \player|sprite~47_combout ;
wire \player|sprite~48_combout ;
wire \player|sprite~49_combout ;
wire \player|sprite~50_combout ;
wire \player|sprite~51_combout ;
wire \player|sprite~52_combout ;
wire \player|sprite~53_combout ;
wire \player|sprite~54_combout ;
wire \player|colour_out~34_combout ;
wire \colour[20]~9_combout ;
wire \m1|sprite~10_combout ;
wire \m1|sprite~11_combout ;
wire \m1|sprite~12_combout ;
wire \m1|sprite~9_combout ;
wire \m1|sprite~13_combout ;
wire \m1|colour_out~71_combout ;
wire \m2|sprite~13_combout ;
wire \m2|sprite~14_combout ;
wire \m2|sprite~15_combout ;
wire \m2|sprite~12_combout ;
wire \m2|sprite~16_combout ;
wire \m2|sprite~17_combout ;
wire \m2|colour_out~74_combout ;
wire \m2|colour_out[21]~feeder_combout ;
wire \colour[21]~10_combout ;
wire \colour[21]~11_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[20]~8_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[20]~9_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[21]~10_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a69 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[21]~11_combout ;
wire \player|sprite~55_combout ;
wire \player|sprite~56_combout ;
wire \player|sprite~57_combout ;
wire \player|sprite~58_combout ;
wire \player|sprite~59_combout ;
wire \player|sprite~60_combout ;
wire \player|sprite~61_combout ;
wire \player|colour_out~35_combout ;
wire \m1|sprite~14_combout ;
wire \m1|colour_out~28_combout ;
wire \m1|colour_out~29_combout ;
wire \m1|colour_out[22]~feeder_combout ;
wire \m2|sprite~18_combout ;
wire \m2|colour_out~30_combout ;
wire \m2|colour_out~31_combout ;
wire \colour[22]~12_combout ;
wire \colour[22]~13_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[22]~12_combout ;
wire \m2|sprite~20_combout ;
wire \m2|sprite~19_combout ;
wire \m2|colour_out~32_combout ;
wire \m1|sprite~15_combout ;
wire \m1|Equal1~2_combout ;
wire \m1|colour_out~30_combout ;
wire \colour[23]~14_combout ;
wire \player|sprite~62_combout ;
wire \player|sprite~63_combout ;
wire \player|sprite~66_combout ;
wire \player|sprite~67_combout ;
wire \player|sprite~64_combout ;
wire \player|sprite~65_combout ;
wire \player|sprite~68_combout ;
wire \player|sprite~69_combout ;
wire \player|sprite~70_combout ;
wire \player|colour_out~36_combout ;
wire \colour[23]~15_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[22]~13_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[23]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a71 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[23]~15_combout ;
wire \m2|colour_out~34_combout ;
wire \m2|colour_out~33_combout ;
wire \m2|colour_out~36_combout ;
wire \m2|colour_out~35_combout ;
wire \m2|colour_out~37_combout ;
wire \m2|colour_out[8]~feeder_combout ;
wire \m1|colour_out~31_combout ;
wire \m1|colour_out~32_combout ;
wire \m1|colour_out~34_combout ;
wire \m1|colour_out~33_combout ;
wire \m1|colour_out~35_combout ;
wire \colour[8]~16_combout ;
wire \player|sprite~74_combout ;
wire \player|sprite~106_combout ;
wire \player|sprite~105_combout ;
wire \player|sprite~75_combout ;
wire \player|sprite~71_combout ;
wire \player|sprite~72_combout ;
wire \player|sprite~73_combout ;
wire \player|sprite~76_combout ;
wire \player|colour_out~37_combout ;
wire \colour[8]~17_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[8]~16_combout ;
wire \m2|sprite~21_combout ;
wire \m2|colour_out~75_combout ;
wire \m2|colour_out~38_combout ;
wire \m2|colour_out~39_combout ;
wire \m2|colour_out[9]~feeder_combout ;
wire \m1|sprite~16_combout ;
wire \m1|colour_out~36_combout ;
wire \m1|sprite~17_combout ;
wire \m1|colour_out~37_combout ;
wire \m1|colour_out~38_combout ;
wire \colour[9]~18_combout ;
wire \player|colour_out~26_combout ;
wire \player|colour_out~27_combout ;
wire \colour[9]~19_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[8]~17_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a57 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[9]~18_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[9]~19_combout ;
wire \m1|colour_out~39_combout ;
wire \m1|colour_out~72_combout ;
wire \m1|colour_out~40_combout ;
wire \m2|colour_out~40_combout ;
wire \m2|colour_out~76_combout ;
wire \m2|colour_out~41_combout ;
wire \colour[10]~20_combout ;
wire \player|sprite~77_combout ;
wire \player|sprite~78_combout ;
wire \player|sprite~79_combout ;
wire \player|sprite~80_combout ;
wire \player|sprite~81_combout ;
wire \player|sprite~82_combout ;
wire \player|sprite~83_combout ;
wire \player|sprite~84_combout ;
wire \player|sprite~85_combout ;
wire \player|colour_out~38_combout ;
wire \colour[10]~21_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[10]~20_combout ;
wire \m2|sprite~23_combout ;
wire \m2|colour_out~42_combout ;
wire \m2|colour_out~43_combout ;
wire \m2|colour_out~44_combout ;
wire \m1|sprite~19_combout ;
wire \m1|colour_out~41_combout ;
wire \m1|colour_out~42_combout ;
wire \m1|colour_out~43_combout ;
wire \colour[11]~22_combout ;
wire \player|sprite~86_combout ;
wire \player|sprite~87_combout ;
wire \player|sprite~88_combout ;
wire \player|sprite~89_combout ;
wire \player|sprite~90_combout ;
wire \player|sprite~91_combout ;
wire \player|colour_out~39_combout ;
wire \colour[11]~23_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[10]~21_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[11]~22_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a59 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[11]~23_combout ;
wire \m2|sprite~27_combout ;
wire \m2|sprite~25_combout ;
wire \m2|sprite~24_combout ;
wire \m2|sprite~26_combout ;
wire \m2|sprite~9_combout ;
wire \m2|sprite~28_combout ;
wire \m2|colour_out~77_combout ;
wire \m1|colour_out~45_combout ;
wire \m1|colour_out~44_combout ;
wire \m1|colour_out~80_combout ;
wire \m1|colour_out~81_combout ;
wire \m1|colour_out~73_combout ;
wire \colour[12]~24_combout ;
wire \colour[12]~25_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[12]~24_combout ;
wire \m2|colour_out~45_combout ;
wire \m2|colour_out~46_combout ;
wire \m2|colour_out~48_combout ;
wire \m2|colour_out~47_combout ;
wire \m2|colour_out~49_combout ;
wire \m2|colour_out[13]~feeder_combout ;
wire \m1|colour_out~47_combout ;
wire \m1|colour_out~46_combout ;
wire \m1|colour_out~48_combout ;
wire \m1|colour_out~49_combout ;
wire \m1|colour_out~50_combout ;
wire \colour[13]~26_combout ;
wire \colour[13]~27_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[12]~25_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[13]~26_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a61 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[13]~27_combout ;
wire \m2|sprite~29_combout ;
wire \m2|colour_out~50_combout ;
wire \m2|colour_out~51_combout ;
wire \m1|colour_out~51_combout ;
wire \m1|colour_out~52_combout ;
wire \m1|colour_out~53_combout ;
wire \colour[14]~28_combout ;
wire \player|sprite~95_combout ;
wire \player|sprite~96_combout ;
wire \player|sprite~93_combout ;
wire \player|sprite~94_combout ;
wire \player|sprite~97_combout ;
wire \player|sprite~98_combout ;
wire \player|sprite~99_combout ;
wire \player|sprite~92_combout ;
wire \player|sprite~100_combout ;
wire \player|colour_out~40_combout ;
wire \colour[14]~29_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[14]~28_combout ;
wire \m2|sprite~30_combout ;
wire \m2|sprite~22_combout ;
wire \m2|colour_out~52_combout ;
wire \m1|sprite~18_combout ;
wire \m1|sprite~20_combout ;
wire \m1|colour_out~54_combout ;
wire \colour[15]~30_combout ;
wire \colour[15]~31_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[14]~29_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[15]~30_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a63 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[15]~31_combout ;
wire \m2|colour_out~53_combout ;
wire \m2|colour_out~54_combout ;
wire \m2|colour_out~55_combout ;
wire \m2|colour_out~56_combout ;
wire \m1|sprite~21_combout ;
wire \m1|sprite~22_combout ;
wire \m1|colour_out~55_combout ;
wire \m1|colour_out~56_combout ;
wire \colour[0]~32_combout ;
wire \colour[0]~33_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~32_combout ;
wire \m1|sprite~23_combout ;
wire \m1|colour_out~57_combout ;
wire \m1|colour_out~58_combout ;
wire \m1|colour_out~59_combout ;
wire \m1|colour_out[1]~feeder_combout ;
wire \m2|sprite~31_combout ;
wire \m2|colour_out~57_combout ;
wire \m2|colour_out~58_combout ;
wire \m2|colour_out~78_combout ;
wire \m2|colour_out[1]~feeder_combout ;
wire \colour[1]~34_combout ;
wire \colour[1]~35_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~33_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~34_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a49 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~35_combout ;
wire \player|sprite~101_combout ;
wire \player|sprite~102_combout ;
wire \player|sprite~103_combout ;
wire \player|sprite~104_combout ;
wire \player|colour_out~28_combout ;
wire \player|colour_out~29_combout ;
wire \m1|sprite~25_combout ;
wire \m1|sprite~26_combout ;
wire \m1|sprite~24_combout ;
wire \m1|sprite~27_combout ;
wire \m1|colour_out~74_combout ;
wire \m2|sprite~32_combout ;
wire \m2|sprite~33_combout ;
wire \m2|sprite~34_combout ;
wire \m2|sprite~35_combout ;
wire \m2|colour_out~79_combout ;
wire \m2|colour_out[2]~feeder_combout ;
wire \colour[2]~36_combout ;
wire \colour[2]~37_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~36_combout ;
wire \m2|colour_out~60_combout ;
wire \m2|colour_out~59_combout ;
wire \m2|colour_out~61_combout ;
wire \m2|colour_out~80_combout ;
wire \m2|colour_out[3]~feeder_combout ;
wire \m1|colour_out~61_combout ;
wire \m1|colour_out~60_combout ;
wire \m1|colour_out~62_combout ;
wire \m1|colour_out~75_combout ;
wire \colour[3]~38_combout ;
wire \colour[3]~39_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~37_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[3]~38_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a51 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[3]~39_combout ;
wire \m2|sprite~36_combout ;
wire \m2|sprite~37_combout ;
wire \m2|sprite~38_combout ;
wire \m2|Add6~6_combout ;
wire \m2|sprite~39_combout ;
wire \m2|colour_out~81_combout ;
wire \m2|colour_out[4]~feeder_combout ;
wire \m1|colour_out~76_combout ;
wire \m1|colour_out~63_combout ;
wire \m1|colour_out~78_combout ;
wire \m1|colour_out~79_combout ;
wire \colour[4]~40_combout ;
wire \player|colour_out~30_combout ;
wire \player|colour_out~31_combout ;
wire \colour[4]~41_combout ;
wire \m1|sprite~29_combout ;
wire \m1|sprite~30_combout ;
wire \m1|sprite~28_combout ;
wire \m1|sprite~31_combout ;
wire \m1|colour_out~77_combout ;
wire \m2|colour_out~62_combout ;
wire \m2|colour_out~63_combout ;
wire \m2|colour_out~64_combout ;
wire \m2|colour_out~65_combout ;
wire \colour[5]~42_combout ;
wire \colour[5]~43_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[4]~40_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[4]~41_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a53 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[5]~42_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[5]~43_combout ;
wire \m2|colour_out~66_combout ;
wire \m2|sprite~40_combout ;
wire \m2|colour_out~67_combout ;
wire \m1|sprite~32_combout ;
wire \m1|colour_out~64_combout ;
wire \m1|colour_out~65_combout ;
wire \colour[6]~44_combout ;
wire \colour[6]~45_combout ;
wire \m2|sprite~41_combout ;
wire \m2|sprite~42_combout ;
wire \m2|colour_out~68_combout ;
wire \m2|colour_out~69_combout ;
wire \m2|colour_out[7]~feeder_combout ;
wire \m1|sprite~33_combout ;
wire \m1|sprite~34_combout ;
wire \m1|colour_out~66_combout ;
wire \m1|colour_out~67_combout ;
wire \colour[7]~46_combout ;
wire \colour[7]~47_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[6]~44_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[6]~45_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[7]~46_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a55 ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[7]~47_combout ;
wire [7:0] \m1|posx ;
wire [18:0] \RateDivider|Q ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode651w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [7:0] \m1|x_pos ;
wire [7:0] \m2|posx ;
wire [7:0] \player|x_out ;
wire [5:0] \m1|pointer ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w ;
wire [23:0] \player|colour_out ;
wire [6:0] \m1|y_out ;
wire [6:0] \FSM|shift_amount ;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] \player|y_out ;
wire [7:0] \m2|x_out ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \m1|x_out ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w ;
wire [6:0] \player|posy ;
wire [5:0] \m2|pointer ;
wire [23:0] \m1|colour_out ;
wire [6:0] \m2|y_out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode643w ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w ;
wire [7:0] \player|pointer ;
wire [23:0] \m2|colour_out ;
wire [6:0] \player|y_pos ;
wire [7:0] \m2|x_pos ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode630w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a65  = \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a67  = \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a69  = \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a71  = \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a57  = \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a59  = \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a61  = \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a63  = \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a49  = \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a51  = \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a53  = \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a55  = \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\h0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\h0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\h0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\h0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\h0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\h0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\h0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\h1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\h1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\h1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\h1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\h1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\h1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\h1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\h2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\h2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(!\h2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\h2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(!\h2|WideOr2~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(!\h2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\h2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(!\FSM|curState.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(!\FSM|curState.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(!\FSM|curState.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(!\FSM|curState.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\h4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\h4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\h4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\h4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\h4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\h4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\h4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\GPIO[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\GPIO[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\GPIO[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\GPIO[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[16]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[17]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[18]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[19]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[20]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[21]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[22]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[23]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[9]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[10]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[11]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[12]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[13]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[14]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[15]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \player|Add7~0 (
// Equation(s):
// \player|Add7~0_combout  = \player|pointer [0] $ (VCC)
// \player|Add7~1  = CARRY(\player|pointer [0])

	.dataa(gnd),
	.datab(\player|pointer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\player|Add7~0_combout ),
	.cout(\player|Add7~1 ));
// synopsys translate_off
defparam \player|Add7~0 .lut_mask = 16'h33CC;
defparam \player|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \player|Add7~2 (
// Equation(s):
// \player|Add7~2_combout  = (\player|pointer [1] & (!\player|Add7~1 )) # (!\player|pointer [1] & ((\player|Add7~1 ) # (GND)))
// \player|Add7~3  = CARRY((!\player|Add7~1 ) # (!\player|pointer [1]))

	.dataa(gnd),
	.datab(\player|pointer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add7~1 ),
	.combout(\player|Add7~2_combout ),
	.cout(\player|Add7~3 ));
// synopsys translate_off
defparam \player|Add7~2 .lut_mask = 16'h3C3F;
defparam \player|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \player|Add7~4 (
// Equation(s):
// \player|Add7~4_combout  = (\player|pointer [2] & (\player|Add7~3  $ (GND))) # (!\player|pointer [2] & (!\player|Add7~3  & VCC))
// \player|Add7~5  = CARRY((\player|pointer [2] & !\player|Add7~3 ))

	.dataa(\player|pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add7~3 ),
	.combout(\player|Add7~4_combout ),
	.cout(\player|Add7~5 ));
// synopsys translate_off
defparam \player|Add7~4 .lut_mask = 16'hA50A;
defparam \player|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \player|pointer[2]~feeder (
// Equation(s):
// \player|pointer[2]~feeder_combout  = \player|Add7~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\player|Add7~4_combout ),
	.cin(gnd),
	.combout(\player|pointer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \player|pointer[2]~feeder .lut_mask = 16'hFF00;
defparam \player|pointer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \player|pointer[2] (
	.clk(!\CLOCK_50~input_o ),
	.d(\player|pointer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[2] .is_wysiwyg = "true";
defparam \player|pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \player|Add7~6 (
// Equation(s):
// \player|Add7~6_combout  = (\player|pointer [3] & (!\player|Add7~5 )) # (!\player|pointer [3] & ((\player|Add7~5 ) # (GND)))
// \player|Add7~7  = CARRY((!\player|Add7~5 ) # (!\player|pointer [3]))

	.dataa(\player|pointer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add7~5 ),
	.combout(\player|Add7~6_combout ),
	.cout(\player|Add7~7 ));
// synopsys translate_off
defparam \player|Add7~6 .lut_mask = 16'h5A5F;
defparam \player|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \player|pointer[3] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\player|Add7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[3] .is_wysiwyg = "true";
defparam \player|pointer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \player|Add7~8 (
// Equation(s):
// \player|Add7~8_combout  = (\player|pointer [4] & (\player|Add7~7  $ (GND))) # (!\player|pointer [4] & (!\player|Add7~7  & VCC))
// \player|Add7~9  = CARRY((\player|pointer [4] & !\player|Add7~7 ))

	.dataa(\player|pointer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add7~7 ),
	.combout(\player|Add7~8_combout ),
	.cout(\player|Add7~9 ));
// synopsys translate_off
defparam \player|Add7~8 .lut_mask = 16'hA50A;
defparam \player|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \player|pointer[4] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\player|Add7~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[4] .is_wysiwyg = "true";
defparam \player|pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \player|Add7~10 (
// Equation(s):
// \player|Add7~10_combout  = (\player|pointer [5] & (!\player|Add7~9 )) # (!\player|pointer [5] & ((\player|Add7~9 ) # (GND)))
// \player|Add7~11  = CARRY((!\player|Add7~9 ) # (!\player|pointer [5]))

	.dataa(gnd),
	.datab(\player|pointer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add7~9 ),
	.combout(\player|Add7~10_combout ),
	.cout(\player|Add7~11 ));
// synopsys translate_off
defparam \player|Add7~10 .lut_mask = 16'h3C3F;
defparam \player|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \player|pointer[5] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\player|Add7~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[5] .is_wysiwyg = "true";
defparam \player|pointer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \player|Add7~12 (
// Equation(s):
// \player|Add7~12_combout  = (\player|pointer [6] & (\player|Add7~11  $ (GND))) # (!\player|pointer [6] & (!\player|Add7~11  & VCC))
// \player|Add7~13  = CARRY((\player|pointer [6] & !\player|Add7~11 ))

	.dataa(gnd),
	.datab(\player|pointer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add7~11 ),
	.combout(\player|Add7~12_combout ),
	.cout(\player|Add7~13 ));
// synopsys translate_off
defparam \player|Add7~12 .lut_mask = 16'hC30C;
defparam \player|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \player|pointer[6] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\player|Add7~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[6] .is_wysiwyg = "true";
defparam \player|pointer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \player|Add7~14 (
// Equation(s):
// \player|Add7~14_combout  = \player|pointer [7] $ (\player|Add7~13 )

	.dataa(\player|pointer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\player|Add7~13 ),
	.combout(\player|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add7~14 .lut_mask = 16'h5A5A;
defparam \player|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \player|pointer[7] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\player|Add7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[7] .is_wysiwyg = "true";
defparam \player|pointer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \player|Equal1~1 (
// Equation(s):
// \player|Equal1~1_combout  = (!\player|pointer [7] & (!\player|pointer [5] & (!\player|pointer [6] & !\player|pointer [4])))

	.dataa(\player|pointer [7]),
	.datab(\player|pointer [5]),
	.datac(\player|pointer [6]),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \player|Equal1~1 .lut_mask = 16'h0001;
defparam \player|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \RateDivider|Add0~0 (
// Equation(s):
// \RateDivider|Add0~0_combout  = \RateDivider|Q [0] $ (VCC)
// \RateDivider|Add0~1  = CARRY(\RateDivider|Q [0])

	.dataa(\RateDivider|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RateDivider|Add0~0_combout ),
	.cout(\RateDivider|Add0~1 ));
// synopsys translate_off
defparam \RateDivider|Add0~0 .lut_mask = 16'h55AA;
defparam \RateDivider|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \RateDivider|Q~0 (
// Equation(s):
// \RateDivider|Q~0_combout  = (!\RateDivider|Equal0~5_combout  & \RateDivider|Add0~0_combout )

	.dataa(\RateDivider|Equal0~5_combout ),
	.datab(gnd),
	.datac(\RateDivider|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~0 .lut_mask = 16'h5050;
defparam \RateDivider|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \RateDivider|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[0] .is_wysiwyg = "true";
defparam \RateDivider|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \RateDivider|Add0~2 (
// Equation(s):
// \RateDivider|Add0~2_combout  = (\RateDivider|Q [1] & (!\RateDivider|Add0~1 )) # (!\RateDivider|Q [1] & (\RateDivider|Add0~1  & VCC))
// \RateDivider|Add0~3  = CARRY((\RateDivider|Q [1] & !\RateDivider|Add0~1 ))

	.dataa(\RateDivider|Q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~1 ),
	.combout(\RateDivider|Add0~2_combout ),
	.cout(\RateDivider|Add0~3 ));
// synopsys translate_off
defparam \RateDivider|Add0~2 .lut_mask = 16'h5A0A;
defparam \RateDivider|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \RateDivider|Q[1]~10 (
// Equation(s):
// \RateDivider|Q[1]~10_combout  = !\RateDivider|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~2_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[1]~10 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \RateDivider|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[1] .is_wysiwyg = "true";
defparam \RateDivider|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \RateDivider|Add0~4 (
// Equation(s):
// \RateDivider|Add0~4_combout  = (\RateDivider|Q [2] & ((GND) # (!\RateDivider|Add0~3 ))) # (!\RateDivider|Q [2] & (\RateDivider|Add0~3  $ (GND)))
// \RateDivider|Add0~5  = CARRY((\RateDivider|Q [2]) # (!\RateDivider|Add0~3 ))

	.dataa(\RateDivider|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~3 ),
	.combout(\RateDivider|Add0~4_combout ),
	.cout(\RateDivider|Add0~5 ));
// synopsys translate_off
defparam \RateDivider|Add0~4 .lut_mask = 16'h5AAF;
defparam \RateDivider|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \RateDivider|Q~1 (
// Equation(s):
// \RateDivider|Q~1_combout  = (!\RateDivider|Equal0~5_combout  & \RateDivider|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Equal0~5_combout ),
	.datad(\RateDivider|Add0~4_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~1 .lut_mask = 16'h0F00;
defparam \RateDivider|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \RateDivider|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[2] .is_wysiwyg = "true";
defparam \RateDivider|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \RateDivider|Add0~6 (
// Equation(s):
// \RateDivider|Add0~6_combout  = (\RateDivider|Q [3] & (!\RateDivider|Add0~5 )) # (!\RateDivider|Q [3] & (\RateDivider|Add0~5  & VCC))
// \RateDivider|Add0~7  = CARRY((\RateDivider|Q [3] & !\RateDivider|Add0~5 ))

	.dataa(gnd),
	.datab(\RateDivider|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~5 ),
	.combout(\RateDivider|Add0~6_combout ),
	.cout(\RateDivider|Add0~7 ));
// synopsys translate_off
defparam \RateDivider|Add0~6 .lut_mask = 16'h3C0C;
defparam \RateDivider|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \RateDivider|Q[3]~11 (
// Equation(s):
// \RateDivider|Q[3]~11_combout  = !\RateDivider|Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[3]~11 .lut_mask = 16'h0F0F;
defparam \RateDivider|Q[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \RateDivider|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[3] .is_wysiwyg = "true";
defparam \RateDivider|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \RateDivider|Add0~8 (
// Equation(s):
// \RateDivider|Add0~8_combout  = (\RateDivider|Q [4] & (\RateDivider|Add0~7  $ (GND))) # (!\RateDivider|Q [4] & ((GND) # (!\RateDivider|Add0~7 )))
// \RateDivider|Add0~9  = CARRY((!\RateDivider|Add0~7 ) # (!\RateDivider|Q [4]))

	.dataa(gnd),
	.datab(\RateDivider|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~7 ),
	.combout(\RateDivider|Add0~8_combout ),
	.cout(\RateDivider|Add0~9 ));
// synopsys translate_off
defparam \RateDivider|Add0~8 .lut_mask = 16'hC33F;
defparam \RateDivider|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \RateDivider|Q[4]~12 (
// Equation(s):
// \RateDivider|Q[4]~12_combout  = !\RateDivider|Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[4]~12 .lut_mask = 16'h0F0F;
defparam \RateDivider|Q[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \RateDivider|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[4] .is_wysiwyg = "true";
defparam \RateDivider|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \RateDivider|Add0~10 (
// Equation(s):
// \RateDivider|Add0~10_combout  = (\RateDivider|Q [5] & (\RateDivider|Add0~9  & VCC)) # (!\RateDivider|Q [5] & (!\RateDivider|Add0~9 ))
// \RateDivider|Add0~11  = CARRY((!\RateDivider|Q [5] & !\RateDivider|Add0~9 ))

	.dataa(gnd),
	.datab(\RateDivider|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~9 ),
	.combout(\RateDivider|Add0~10_combout ),
	.cout(\RateDivider|Add0~11 ));
// synopsys translate_off
defparam \RateDivider|Add0~10 .lut_mask = 16'hC303;
defparam \RateDivider|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \RateDivider|Q~2 (
// Equation(s):
// \RateDivider|Q~2_combout  = (!\RateDivider|Equal0~5_combout  & \RateDivider|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Equal0~5_combout ),
	.datad(\RateDivider|Add0~10_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~2 .lut_mask = 16'h0F00;
defparam \RateDivider|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \RateDivider|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[5] .is_wysiwyg = "true";
defparam \RateDivider|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \RateDivider|Add0~12 (
// Equation(s):
// \RateDivider|Add0~12_combout  = (\RateDivider|Q [6] & ((GND) # (!\RateDivider|Add0~11 ))) # (!\RateDivider|Q [6] & (\RateDivider|Add0~11  $ (GND)))
// \RateDivider|Add0~13  = CARRY((\RateDivider|Q [6]) # (!\RateDivider|Add0~11 ))

	.dataa(gnd),
	.datab(\RateDivider|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~11 ),
	.combout(\RateDivider|Add0~12_combout ),
	.cout(\RateDivider|Add0~13 ));
// synopsys translate_off
defparam \RateDivider|Add0~12 .lut_mask = 16'h3CCF;
defparam \RateDivider|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \RateDivider|Q~3 (
// Equation(s):
// \RateDivider|Q~3_combout  = (!\RateDivider|Equal0~5_combout  & \RateDivider|Add0~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Equal0~5_combout ),
	.datad(\RateDivider|Add0~12_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~3 .lut_mask = 16'h0F00;
defparam \RateDivider|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \RateDivider|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[6] .is_wysiwyg = "true";
defparam \RateDivider|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \RateDivider|Add0~14 (
// Equation(s):
// \RateDivider|Add0~14_combout  = (\RateDivider|Q [7] & (!\RateDivider|Add0~13 )) # (!\RateDivider|Q [7] & (\RateDivider|Add0~13  & VCC))
// \RateDivider|Add0~15  = CARRY((\RateDivider|Q [7] & !\RateDivider|Add0~13 ))

	.dataa(\RateDivider|Q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~13 ),
	.combout(\RateDivider|Add0~14_combout ),
	.cout(\RateDivider|Add0~15 ));
// synopsys translate_off
defparam \RateDivider|Add0~14 .lut_mask = 16'h5A0A;
defparam \RateDivider|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \RateDivider|Q[7]~13 (
// Equation(s):
// \RateDivider|Q[7]~13_combout  = !\RateDivider|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~14_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[7]~13 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \RateDivider|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[7]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[7] .is_wysiwyg = "true";
defparam \RateDivider|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \RateDivider|Add0~16 (
// Equation(s):
// \RateDivider|Add0~16_combout  = (\RateDivider|Q [8] & (\RateDivider|Add0~15  $ (GND))) # (!\RateDivider|Q [8] & ((GND) # (!\RateDivider|Add0~15 )))
// \RateDivider|Add0~17  = CARRY((!\RateDivider|Add0~15 ) # (!\RateDivider|Q [8]))

	.dataa(gnd),
	.datab(\RateDivider|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~15 ),
	.combout(\RateDivider|Add0~16_combout ),
	.cout(\RateDivider|Add0~17 ));
// synopsys translate_off
defparam \RateDivider|Add0~16 .lut_mask = 16'hC33F;
defparam \RateDivider|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \RateDivider|Q[8]~14 (
// Equation(s):
// \RateDivider|Q[8]~14_combout  = !\RateDivider|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[8]~14 .lut_mask = 16'h0F0F;
defparam \RateDivider|Q[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \RateDivider|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[8]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[8] .is_wysiwyg = "true";
defparam \RateDivider|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \RateDivider|Add0~18 (
// Equation(s):
// \RateDivider|Add0~18_combout  = (\RateDivider|Q [9] & (!\RateDivider|Add0~17 )) # (!\RateDivider|Q [9] & (\RateDivider|Add0~17  & VCC))
// \RateDivider|Add0~19  = CARRY((\RateDivider|Q [9] & !\RateDivider|Add0~17 ))

	.dataa(gnd),
	.datab(\RateDivider|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~17 ),
	.combout(\RateDivider|Add0~18_combout ),
	.cout(\RateDivider|Add0~19 ));
// synopsys translate_off
defparam \RateDivider|Add0~18 .lut_mask = 16'h3C0C;
defparam \RateDivider|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \RateDivider|Q[9]~15 (
// Equation(s):
// \RateDivider|Q[9]~15_combout  = !\RateDivider|Add0~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RateDivider|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[9]~15 .lut_mask = 16'h0F0F;
defparam \RateDivider|Q[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \RateDivider|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[9]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[9] .is_wysiwyg = "true";
defparam \RateDivider|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \RateDivider|Add0~20 (
// Equation(s):
// \RateDivider|Add0~20_combout  = (\RateDivider|Q [10] & ((GND) # (!\RateDivider|Add0~19 ))) # (!\RateDivider|Q [10] & (\RateDivider|Add0~19  $ (GND)))
// \RateDivider|Add0~21  = CARRY((\RateDivider|Q [10]) # (!\RateDivider|Add0~19 ))

	.dataa(\RateDivider|Q [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~19 ),
	.combout(\RateDivider|Add0~20_combout ),
	.cout(\RateDivider|Add0~21 ));
// synopsys translate_off
defparam \RateDivider|Add0~20 .lut_mask = 16'h5AAF;
defparam \RateDivider|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \RateDivider|Q~4 (
// Equation(s):
// \RateDivider|Q~4_combout  = (\RateDivider|Add0~20_combout  & !\RateDivider|Equal0~5_combout )

	.dataa(gnd),
	.datab(\RateDivider|Add0~20_combout ),
	.datac(\RateDivider|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~4 .lut_mask = 16'h0C0C;
defparam \RateDivider|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \RateDivider|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[10] .is_wysiwyg = "true";
defparam \RateDivider|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \RateDivider|Add0~22 (
// Equation(s):
// \RateDivider|Add0~22_combout  = (\RateDivider|Q [11] & (!\RateDivider|Add0~21 )) # (!\RateDivider|Q [11] & (\RateDivider|Add0~21  & VCC))
// \RateDivider|Add0~23  = CARRY((\RateDivider|Q [11] & !\RateDivider|Add0~21 ))

	.dataa(\RateDivider|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~21 ),
	.combout(\RateDivider|Add0~22_combout ),
	.cout(\RateDivider|Add0~23 ));
// synopsys translate_off
defparam \RateDivider|Add0~22 .lut_mask = 16'h5A0A;
defparam \RateDivider|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \RateDivider|Q[11]~16 (
// Equation(s):
// \RateDivider|Q[11]~16_combout  = !\RateDivider|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~22_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[11]~16 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \RateDivider|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[11]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[11] .is_wysiwyg = "true";
defparam \RateDivider|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \RateDivider|Add0~24 (
// Equation(s):
// \RateDivider|Add0~24_combout  = (\RateDivider|Q [12] & (\RateDivider|Add0~23  $ (GND))) # (!\RateDivider|Q [12] & ((GND) # (!\RateDivider|Add0~23 )))
// \RateDivider|Add0~25  = CARRY((!\RateDivider|Add0~23 ) # (!\RateDivider|Q [12]))

	.dataa(gnd),
	.datab(\RateDivider|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~23 ),
	.combout(\RateDivider|Add0~24_combout ),
	.cout(\RateDivider|Add0~25 ));
// synopsys translate_off
defparam \RateDivider|Add0~24 .lut_mask = 16'hC33F;
defparam \RateDivider|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \RateDivider|Q[12]~17 (
// Equation(s):
// \RateDivider|Q[12]~17_combout  = !\RateDivider|Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~24_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[12]~17 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \RateDivider|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[12] .is_wysiwyg = "true";
defparam \RateDivider|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \RateDivider|Add0~26 (
// Equation(s):
// \RateDivider|Add0~26_combout  = (\RateDivider|Q [13] & (\RateDivider|Add0~25  & VCC)) # (!\RateDivider|Q [13] & (!\RateDivider|Add0~25 ))
// \RateDivider|Add0~27  = CARRY((!\RateDivider|Q [13] & !\RateDivider|Add0~25 ))

	.dataa(\RateDivider|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~25 ),
	.combout(\RateDivider|Add0~26_combout ),
	.cout(\RateDivider|Add0~27 ));
// synopsys translate_off
defparam \RateDivider|Add0~26 .lut_mask = 16'hA505;
defparam \RateDivider|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \RateDivider|Q~5 (
// Equation(s):
// \RateDivider|Q~5_combout  = (!\RateDivider|Equal0~5_combout  & \RateDivider|Add0~26_combout )

	.dataa(\RateDivider|Equal0~5_combout ),
	.datab(gnd),
	.datac(\RateDivider|Add0~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~5 .lut_mask = 16'h5050;
defparam \RateDivider|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \RateDivider|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[13] .is_wysiwyg = "true";
defparam \RateDivider|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \RateDivider|Add0~28 (
// Equation(s):
// \RateDivider|Add0~28_combout  = (\RateDivider|Q [14] & (\RateDivider|Add0~27  $ (GND))) # (!\RateDivider|Q [14] & ((GND) # (!\RateDivider|Add0~27 )))
// \RateDivider|Add0~29  = CARRY((!\RateDivider|Add0~27 ) # (!\RateDivider|Q [14]))

	.dataa(\RateDivider|Q [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~27 ),
	.combout(\RateDivider|Add0~28_combout ),
	.cout(\RateDivider|Add0~29 ));
// synopsys translate_off
defparam \RateDivider|Add0~28 .lut_mask = 16'hA55F;
defparam \RateDivider|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \RateDivider|Q[14]~18 (
// Equation(s):
// \RateDivider|Q[14]~18_combout  = !\RateDivider|Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~28_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[14]~18 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \RateDivider|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[14] .is_wysiwyg = "true";
defparam \RateDivider|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \RateDivider|Add0~30 (
// Equation(s):
// \RateDivider|Add0~30_combout  = (\RateDivider|Q [15] & (\RateDivider|Add0~29  & VCC)) # (!\RateDivider|Q [15] & (!\RateDivider|Add0~29 ))
// \RateDivider|Add0~31  = CARRY((!\RateDivider|Q [15] & !\RateDivider|Add0~29 ))

	.dataa(gnd),
	.datab(\RateDivider|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~29 ),
	.combout(\RateDivider|Add0~30_combout ),
	.cout(\RateDivider|Add0~31 ));
// synopsys translate_off
defparam \RateDivider|Add0~30 .lut_mask = 16'hC303;
defparam \RateDivider|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \RateDivider|Q~6 (
// Equation(s):
// \RateDivider|Q~6_combout  = (\RateDivider|Add0~30_combout  & !\RateDivider|Equal0~5_combout )

	.dataa(\RateDivider|Add0~30_combout ),
	.datab(gnd),
	.datac(\RateDivider|Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~6 .lut_mask = 16'h0A0A;
defparam \RateDivider|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \RateDivider|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[15] .is_wysiwyg = "true";
defparam \RateDivider|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \RateDivider|Add0~32 (
// Equation(s):
// \RateDivider|Add0~32_combout  = (\RateDivider|Q [16] & ((GND) # (!\RateDivider|Add0~31 ))) # (!\RateDivider|Q [16] & (\RateDivider|Add0~31  $ (GND)))
// \RateDivider|Add0~33  = CARRY((\RateDivider|Q [16]) # (!\RateDivider|Add0~31 ))

	.dataa(gnd),
	.datab(\RateDivider|Q [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~31 ),
	.combout(\RateDivider|Add0~32_combout ),
	.cout(\RateDivider|Add0~33 ));
// synopsys translate_off
defparam \RateDivider|Add0~32 .lut_mask = 16'h3CCF;
defparam \RateDivider|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \RateDivider|Q~7 (
// Equation(s):
// \RateDivider|Q~7_combout  = (!\RateDivider|Equal0~5_combout  & \RateDivider|Add0~32_combout )

	.dataa(\RateDivider|Equal0~5_combout ),
	.datab(gnd),
	.datac(\RateDivider|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RateDivider|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q~7 .lut_mask = 16'h5050;
defparam \RateDivider|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \RateDivider|Q[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[16] .is_wysiwyg = "true";
defparam \RateDivider|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \RateDivider|Add0~34 (
// Equation(s):
// \RateDivider|Add0~34_combout  = (\RateDivider|Q [17] & (!\RateDivider|Add0~33 )) # (!\RateDivider|Q [17] & (\RateDivider|Add0~33  & VCC))
// \RateDivider|Add0~35  = CARRY((\RateDivider|Q [17] & !\RateDivider|Add0~33 ))

	.dataa(\RateDivider|Q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\RateDivider|Add0~33 ),
	.combout(\RateDivider|Add0~34_combout ),
	.cout(\RateDivider|Add0~35 ));
// synopsys translate_off
defparam \RateDivider|Add0~34 .lut_mask = 16'h5A0A;
defparam \RateDivider|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \RateDivider|Q[17]~8 (
// Equation(s):
// \RateDivider|Q[17]~8_combout  = !\RateDivider|Add0~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~34_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[17]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[17]~8 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[17]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \RateDivider|Q[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[17]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[17] .is_wysiwyg = "true";
defparam \RateDivider|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \RateDivider|Add0~36 (
// Equation(s):
// \RateDivider|Add0~36_combout  = \RateDivider|Add0~35  $ (!\RateDivider|Q [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Q [18]),
	.cin(\RateDivider|Add0~35 ),
	.combout(\RateDivider|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Add0~36 .lut_mask = 16'hF00F;
defparam \RateDivider|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \RateDivider|Q[18]~9 (
// Equation(s):
// \RateDivider|Q[18]~9_combout  = !\RateDivider|Add0~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RateDivider|Add0~36_combout ),
	.cin(gnd),
	.combout(\RateDivider|Q[18]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Q[18]~9 .lut_mask = 16'h00FF;
defparam \RateDivider|Q[18]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \RateDivider|Q[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RateDivider|Q[18]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|Q[18] .is_wysiwyg = "true";
defparam \RateDivider|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \RateDivider|Equal0~0 (
// Equation(s):
// \RateDivider|Equal0~0_combout  = (\RateDivider|Q [3] & (!\RateDivider|Q [2] & (!\RateDivider|Q [0] & \RateDivider|Q [1])))

	.dataa(\RateDivider|Q [3]),
	.datab(\RateDivider|Q [2]),
	.datac(\RateDivider|Q [0]),
	.datad(\RateDivider|Q [1]),
	.cin(gnd),
	.combout(\RateDivider|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Equal0~0 .lut_mask = 16'h0200;
defparam \RateDivider|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \RateDivider|Equal0~2 (
// Equation(s):
// \RateDivider|Equal0~2_combout  = (\RateDivider|Q [9] & (\RateDivider|Q [11] & (!\RateDivider|Q [10] & \RateDivider|Q [8])))

	.dataa(\RateDivider|Q [9]),
	.datab(\RateDivider|Q [11]),
	.datac(\RateDivider|Q [10]),
	.datad(\RateDivider|Q [8]),
	.cin(gnd),
	.combout(\RateDivider|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Equal0~2 .lut_mask = 16'h0800;
defparam \RateDivider|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \RateDivider|Equal0~1 (
// Equation(s):
// \RateDivider|Equal0~1_combout  = (!\RateDivider|Q [6] & (!\RateDivider|Q [5] & (\RateDivider|Q [7] & \RateDivider|Q [4])))

	.dataa(\RateDivider|Q [6]),
	.datab(\RateDivider|Q [5]),
	.datac(\RateDivider|Q [7]),
	.datad(\RateDivider|Q [4]),
	.cin(gnd),
	.combout(\RateDivider|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Equal0~1 .lut_mask = 16'h1000;
defparam \RateDivider|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \RateDivider|Equal0~3 (
// Equation(s):
// \RateDivider|Equal0~3_combout  = (\RateDivider|Q [14] & (!\RateDivider|Q [15] & (!\RateDivider|Q [13] & \RateDivider|Q [12])))

	.dataa(\RateDivider|Q [14]),
	.datab(\RateDivider|Q [15]),
	.datac(\RateDivider|Q [13]),
	.datad(\RateDivider|Q [12]),
	.cin(gnd),
	.combout(\RateDivider|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Equal0~3 .lut_mask = 16'h0200;
defparam \RateDivider|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \RateDivider|Equal0~4 (
// Equation(s):
// \RateDivider|Equal0~4_combout  = (\RateDivider|Equal0~0_combout  & (\RateDivider|Equal0~2_combout  & (\RateDivider|Equal0~1_combout  & \RateDivider|Equal0~3_combout )))

	.dataa(\RateDivider|Equal0~0_combout ),
	.datab(\RateDivider|Equal0~2_combout ),
	.datac(\RateDivider|Equal0~1_combout ),
	.datad(\RateDivider|Equal0~3_combout ),
	.cin(gnd),
	.combout(\RateDivider|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Equal0~4 .lut_mask = 16'h8000;
defparam \RateDivider|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \RateDivider|Equal0~5 (
// Equation(s):
// \RateDivider|Equal0~5_combout  = (\RateDivider|Q [17] & (\RateDivider|Q [18] & (\RateDivider|Equal0~4_combout  & !\RateDivider|Q [16])))

	.dataa(\RateDivider|Q [17]),
	.datab(\RateDivider|Q [18]),
	.datac(\RateDivider|Equal0~4_combout ),
	.datad(\RateDivider|Q [16]),
	.cin(gnd),
	.combout(\RateDivider|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RateDivider|Equal0~5 .lut_mask = 16'h0080;
defparam \RateDivider|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \RateDivider|out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RateDivider|Equal0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RateDivider|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RateDivider|out .is_wysiwyg = "true";
defparam \RateDivider|out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \FSM|curState~23 (
// Equation(s):
// \FSM|curState~23_combout  = ((!\FSM|curState.idle~q  & ((!\RateDivider|out~q ) # (!\SW[1]~input_o )))) # (!\KEY[0]~input_o )

	.dataa(\SW[1]~input_o ),
	.datab(\KEY[0]~input_o ),
	.datac(\FSM|curState.idle~q ),
	.datad(\RateDivider|out~q ),
	.cin(gnd),
	.combout(\FSM|curState~23_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~23 .lut_mask = 16'h373F;
defparam \FSM|curState~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \m1|pointer[0]~0 (
// Equation(s):
// \m1|pointer[0]~0_combout  = !\m1|pointer [0]

	.dataa(gnd),
	.datab(\m1|pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|pointer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|pointer[0]~0 .lut_mask = 16'h3333;
defparam \m1|pointer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \FSM|draw_m1 (
// Equation(s):
// \FSM|draw_m1~combout  = (\FSM|curState.eM1~q ) # (\FSM|curState.dM1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|curState.eM1~q ),
	.datad(\FSM|curState.dM1~q ),
	.cin(gnd),
	.combout(\FSM|draw_m1~combout ),
	.cout());
// synopsys translate_off
defparam \FSM|draw_m1 .lut_mask = 16'hFFF0;
defparam \FSM|draw_m1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \m1|pointer[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|pointer[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|pointer[0] .is_wysiwyg = "true";
defparam \m1|pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \m1|Add7~0 (
// Equation(s):
// \m1|Add7~0_combout  = \m1|pointer [0] $ (\m1|pointer [1])

	.dataa(\m1|pointer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add7~0 .lut_mask = 16'h55AA;
defparam \m1|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \m1|pointer[1] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m1|Add7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|pointer[1] .is_wysiwyg = "true";
defparam \m1|pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \m1|Add7~1 (
// Equation(s):
// \m1|Add7~1_combout  = \m1|pointer [2] $ (((\m1|pointer [0] & \m1|pointer [1])))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [0]),
	.datac(gnd),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add7~1 .lut_mask = 16'h66AA;
defparam \m1|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \m1|pointer[2] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m1|Add7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|pointer[2] .is_wysiwyg = "true";
defparam \m1|pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \m1|Add7~2 (
// Equation(s):
// \m1|Add7~2_combout  = \m1|pointer [3] $ (((\m1|pointer [2] & (\m1|pointer [1] & \m1|pointer [0]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [1]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add7~2 .lut_mask = 16'h6CCC;
defparam \m1|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \m1|pointer[3] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m1|Add7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|pointer[3] .is_wysiwyg = "true";
defparam \m1|pointer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \m1|Add7~3 (
// Equation(s):
// \m1|Add7~3_combout  = (\m1|pointer [0] & (\m1|pointer [2] & (\m1|pointer [3] & \m1|pointer [1])))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|Add7~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add7~3 .lut_mask = 16'h8000;
defparam \m1|Add7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \m1|Add7~4 (
// Equation(s):
// \m1|Add7~4_combout  = \m1|Add7~3_combout  $ (\m1|pointer [4])

	.dataa(\m1|Add7~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|Add7~4_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add7~4 .lut_mask = 16'h55AA;
defparam \m1|Add7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \m1|pointer[4] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m1|Add7~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|pointer[4] .is_wysiwyg = "true";
defparam \m1|pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \m1|Add7~5 (
// Equation(s):
// \m1|Add7~5_combout  = \m1|pointer [5] $ (((\m1|pointer [4] & \m1|Add7~3_combout )))

	.dataa(\m1|pointer [4]),
	.datab(\m1|pointer [5]),
	.datac(gnd),
	.datad(\m1|Add7~3_combout ),
	.cin(gnd),
	.combout(\m1|Add7~5_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add7~5 .lut_mask = 16'h66CC;
defparam \m1|Add7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \m1|pointer[5] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m1|Add7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|pointer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|pointer[5] .is_wysiwyg = "true";
defparam \m1|pointer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \m1|Equal1~0 (
// Equation(s):
// \m1|Equal1~0_combout  = (!\m1|pointer [5] & (!\m1|pointer [4] & !\m1|pointer [1]))

	.dataa(gnd),
	.datab(\m1|pointer [5]),
	.datac(\m1|pointer [4]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Equal1~0 .lut_mask = 16'h0003;
defparam \m1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \m1|Equal1~1 (
// Equation(s):
// \m1|Equal1~1_combout  = (!\m1|pointer [3] & (\m1|Equal1~0_combout  & (!\m1|pointer [2] & !\m1|pointer [0])))

	.dataa(\m1|pointer [3]),
	.datab(\m1|Equal1~0_combout ),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Equal1~1 .lut_mask = 16'h0004;
defparam \m1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \m1|Equal1~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\m1|Equal1~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\m1|Equal1~1clkctrl_outclk ));
// synopsys translate_off
defparam \m1|Equal1~1clkctrl .clock_type = "global clock";
defparam \m1|Equal1~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \FSM|shift_amount~0 (
// Equation(s):
// \FSM|shift_amount~0_combout  = (\player|pointer [2]) # ((\player|pointer [0]) # ((\player|pointer [1]) # (\player|pointer [3])))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [0]),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [3]),
	.cin(gnd),
	.combout(\FSM|shift_amount~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~0 .lut_mask = 16'hFFFE;
defparam \FSM|shift_amount~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \FSM|shift_amount~1 (
// Equation(s):
// \FSM|shift_amount~1_combout  = (\FSM|shift_amount~0_combout  & (((\FSM|curState.dPlayer~q )))) # (!\FSM|shift_amount~0_combout  & ((\player|Equal1~1_combout  & (\FSM|curState.ePlayer~q )) # (!\player|Equal1~1_combout  & ((\FSM|curState.dPlayer~q )))))

	.dataa(\FSM|shift_amount~0_combout ),
	.datab(\FSM|curState.ePlayer~q ),
	.datac(\FSM|curState.dPlayer~q ),
	.datad(\player|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|shift_amount~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~1 .lut_mask = 16'hE4F0;
defparam \FSM|shift_amount~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \m2|pointer[0]~0 (
// Equation(s):
// \m2|pointer[0]~0_combout  = !\m2|pointer [0]

	.dataa(gnd),
	.datab(\m2|pointer [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|pointer[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2|pointer[0]~0 .lut_mask = 16'h3333;
defparam \m2|pointer[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \m2|Add6~4 (
// Equation(s):
// \m2|Add6~4_combout  = \m2|pointer [2] $ (((\m2|pointer [0] & \m2|pointer [1])))

	.dataa(\m2|pointer [0]),
	.datab(gnd),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|Add6~4_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~4 .lut_mask = 16'h5FA0;
defparam \m2|Add6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N9
dffeas \m2|pointer[2] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m2|Add6~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|pointer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|pointer[2] .is_wysiwyg = "true";
defparam \m2|pointer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \FSM|Selector5~0 (
// Equation(s):
// \FSM|Selector5~0_combout  = (\m2|pointer [4]) # ((\m2|pointer [1]) # ((\m2|pointer [2]) # (\m2|pointer [0])))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [1]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\FSM|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector5~0 .lut_mask = 16'hFFFE;
defparam \FSM|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \m2|Add6~1 (
// Equation(s):
// \m2|Add6~1_combout  = (\m2|pointer [0] & (\m2|pointer [2] & \m2|pointer [1]))

	.dataa(\m2|pointer [0]),
	.datab(\m2|pointer [2]),
	.datac(gnd),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|Add6~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~1 .lut_mask = 16'h8800;
defparam \m2|Add6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \m2|Add6~2 (
// Equation(s):
// \m2|Add6~2_combout  = \m2|pointer [5] $ (((\m2|pointer [3] & (\m2|pointer [4] & \m2|Add6~1_combout ))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [5]),
	.datac(\m2|pointer [4]),
	.datad(\m2|Add6~1_combout ),
	.cin(gnd),
	.combout(\m2|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~2 .lut_mask = 16'h6CCC;
defparam \m2|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \m2|pointer[5] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m2|Add6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|pointer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|pointer[5] .is_wysiwyg = "true";
defparam \m2|pointer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \m2|Equal1~4 (
// Equation(s):
// \m2|Equal1~4_combout  = (!\m2|pointer [3] & (\m2|Equal1~3_combout  & !\m2|pointer [5]))

	.dataa(\m2|pointer [3]),
	.datab(\m2|Equal1~3_combout ),
	.datac(gnd),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Equal1~4 .lut_mask = 16'h0044;
defparam \m2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \FSM|Selector4~0 (
// Equation(s):
// \FSM|Selector4~0_combout  = (\m2|Equal1~4_combout  & (((\FSM|curState.dM1~q  & \m1|Equal1~1_combout )))) # (!\m2|Equal1~4_combout  & ((\FSM|curState.eM2~q ) # ((\FSM|curState.dM1~q  & \m1|Equal1~1_combout ))))

	.dataa(\m2|Equal1~4_combout ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.dM1~q ),
	.datad(\m1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector4~0 .lut_mask = 16'hF444;
defparam \FSM|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \FSM|curState.eM2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.eM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.eM2 .is_wysiwyg = "true";
defparam \FSM|curState.eM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \m2|Equal1~2 (
// Equation(s):
// \m2|Equal1~2_combout  = (!\m2|pointer [3] & !\m2|pointer [5])

	.dataa(\m2|pointer [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Equal1~2 .lut_mask = 16'h0055;
defparam \m2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \FSM|Selector5~1 (
// Equation(s):
// \FSM|Selector5~1_combout  = (\FSM|Selector5~0_combout  & (((\FSM|curState.dM2~q )))) # (!\FSM|Selector5~0_combout  & ((\m2|Equal1~2_combout  & (\FSM|curState.eM2~q )) # (!\m2|Equal1~2_combout  & ((\FSM|curState.dM2~q )))))

	.dataa(\FSM|Selector5~0_combout ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.dM2~q ),
	.datad(\m2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\FSM|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector5~1 .lut_mask = 16'hE4F0;
defparam \FSM|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \FSM|curState~19 (
// Equation(s):
// \FSM|curState~19_combout  = (\KEY[0]~input_o  & \FSM|Selector5~1_combout )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\FSM|Selector5~1_combout ),
	.cin(gnd),
	.combout(\FSM|curState~19_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~19 .lut_mask = 16'hCC00;
defparam \FSM|curState~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \FSM|curState.dM2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|curState~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.dM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.dM2 .is_wysiwyg = "true";
defparam \FSM|curState.dM2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \FSM|WideOr1~1 (
// Equation(s):
// \FSM|WideOr1~1_combout  = (\FSM|curState.dM2~q ) # (\FSM|curState.eM2~q )

	.dataa(gnd),
	.datab(\FSM|curState.dM2~q ),
	.datac(\FSM|curState.eM2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|WideOr1~1 .lut_mask = 16'hFCFC;
defparam \FSM|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N21
dffeas \m2|pointer[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|pointer[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|pointer[0] .is_wysiwyg = "true";
defparam \m2|pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \m2|Add6~5 (
// Equation(s):
// \m2|Add6~5_combout  = \m2|pointer [0] $ (\m2|pointer [1])

	.dataa(\m2|pointer [0]),
	.datab(\m2|pointer [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|Add6~5_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~5 .lut_mask = 16'h6666;
defparam \m2|Add6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N3
dffeas \m2|pointer[1] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m2|Add6~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|pointer[1] .is_wysiwyg = "true";
defparam \m2|pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \m2|Add6~0 (
// Equation(s):
// \m2|Add6~0_combout  = \m2|pointer [3] $ (((\m2|pointer [1] & (\m2|pointer [0] & \m2|pointer [2]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [0]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~0 .lut_mask = 16'h6CCC;
defparam \m2|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \m2|pointer[3] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m2|Add6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|pointer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|pointer[3] .is_wysiwyg = "true";
defparam \m2|pointer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \m2|Add6~3 (
// Equation(s):
// \m2|Add6~3_combout  = \m2|pointer [4] $ (((\m2|pointer [3] & \m2|Add6~1_combout )))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(gnd),
	.datad(\m2|Add6~1_combout ),
	.cin(gnd),
	.combout(\m2|Add6~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~3 .lut_mask = 16'h66CC;
defparam \m2|Add6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \m2|pointer[4] (
	.clk(!\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\m2|Add6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|pointer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|pointer[4] .is_wysiwyg = "true";
defparam \m2|pointer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \m2|Equal1~3 (
// Equation(s):
// \m2|Equal1~3_combout  = (!\m2|pointer [4] & (!\m2|pointer [0] & (!\m2|pointer [2] & !\m2|pointer [1])))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Equal1~3 .lut_mask = 16'h0001;
defparam \m2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \FSM|curState~20 (
// Equation(s):
// \FSM|curState~20_combout  = (\m2|Equal1~3_combout  & (\KEY[0]~input_o  & (\FSM|curState.dM2~q  & \m2|Equal1~2_combout )))

	.dataa(\m2|Equal1~3_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\FSM|curState.dM2~q ),
	.datad(\m2|Equal1~2_combout ),
	.cin(gnd),
	.combout(\FSM|curState~20_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~20 .lut_mask = 16'h8000;
defparam \FSM|curState~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \FSM|curState.detectHits (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|curState~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.detectHits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.detectHits .is_wysiwyg = "true";
defparam \FSM|curState.detectHits .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \FSM|curState~25 (
// Equation(s):
// \FSM|curState~25_combout  = (\KEY[0]~input_o  & ((\FSM|curState.gameOver~q ) # (\FSM|curState.detectHits~q )))

	.dataa(\FSM|curState.gameOver~q ),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\FSM|curState.detectHits~q ),
	.cin(gnd),
	.combout(\FSM|curState~25_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~25 .lut_mask = 16'hCC88;
defparam \FSM|curState~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \player|Equal1~2 (
// Equation(s):
// \player|Equal1~2_combout  = (!\player|pointer [3] & !\player|pointer [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [1]),
	.cin(gnd),
	.combout(\player|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \player|Equal1~2 .lut_mask = 16'h000F;
defparam \player|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \player|Equal1~3 (
// Equation(s):
// \player|Equal1~3_combout  = (!\player|pointer [2] & (!\player|pointer [0] & (\player|Equal1~1_combout  & \player|Equal1~2_combout )))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [0]),
	.datac(\player|Equal1~1_combout ),
	.datad(\player|Equal1~2_combout ),
	.cin(gnd),
	.combout(\player|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \player|Equal1~3 .lut_mask = 16'h1000;
defparam \player|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \player|Equal1~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\player|Equal1~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\player|Equal1~3clkctrl_outclk ));
// synopsys translate_off
defparam \player|Equal1~3clkctrl .clock_type = "global clock";
defparam \player|Equal1~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N8
cycloneive_lcell_comb \FSM|shift_amount~5 (
// Equation(s):
// \FSM|shift_amount~5_combout  = (\KEY[0]~input_o  & ((\SW[2]~input_o  & ((!\KEY[2]~input_o ))) # (!\SW[2]~input_o  & (!\GPIO[0]~input_o ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\GPIO[0]~input_o ),
	.datac(\KEY[2]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\FSM|shift_amount~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~5 .lut_mask = 16'h0A22;
defparam \FSM|shift_amount~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \FSM|shift_amount~2 (
// Equation(s):
// \FSM|shift_amount~2_combout  = (!\FSM|Selector5~1_combout  & ((\m1|Equal1~1_combout  & ((!\FSM|curState.eM1~q ))) # (!\m1|Equal1~1_combout  & (!\FSM|curState.dM1~q ))))

	.dataa(\FSM|curState.dM1~q ),
	.datab(\FSM|Selector5~1_combout ),
	.datac(\FSM|curState.eM1~q ),
	.datad(\m1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|shift_amount~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~2 .lut_mask = 16'h0311;
defparam \FSM|shift_amount~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \FSM|Selector6~1 (
// Equation(s):
// \FSM|Selector6~1_combout  = (\FSM|Selector6~0_combout ) # ((\FSM|curState.detectHits~q  & ((\FSM|nextState~5_combout ) # (\FSM|nextState~9_combout ))))

	.dataa(\FSM|Selector6~0_combout ),
	.datab(\FSM|curState.detectHits~q ),
	.datac(\FSM|nextState~5_combout ),
	.datad(\FSM|nextState~9_combout ),
	.cin(gnd),
	.combout(\FSM|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector6~1 .lut_mask = 16'hEEEA;
defparam \FSM|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \FSM|shift_amount~6 (
// Equation(s):
// \FSM|shift_amount~6_combout  = (\FSM|shift_amount~1_combout  & (\FSM|shift_amount~5_combout  & (\FSM|shift_amount~2_combout  & !\FSM|Selector6~1_combout )))

	.dataa(\FSM|shift_amount~1_combout ),
	.datab(\FSM|shift_amount~5_combout ),
	.datac(\FSM|shift_amount~2_combout ),
	.datad(\FSM|Selector6~1_combout ),
	.cin(gnd),
	.combout(\FSM|shift_amount~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~6 .lut_mask = 16'h0080;
defparam \FSM|shift_amount~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \FSM|shift_amount[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|shift_amount~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|shift_amount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|shift_amount[1] .is_wysiwyg = "true";
defparam \FSM|shift_amount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \player|Add5~0 (
// Equation(s):
// \player|Add5~0_combout  = (\FSM|shift_amount [0] & (\player|y_pos [0] $ (VCC))) # (!\FSM|shift_amount [0] & (\player|y_pos [0] & VCC))
// \player|Add5~1  = CARRY((\FSM|shift_amount [0] & \player|y_pos [0]))

	.dataa(\FSM|shift_amount [0]),
	.datab(\player|y_pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\player|Add5~0_combout ),
	.cout(\player|Add5~1 ));
// synopsys translate_off
defparam \player|Add5~0 .lut_mask = 16'h6688;
defparam \player|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \player|y_pos[6]~0 (
// Equation(s):
// \player|y_pos[6]~0_combout  = (!\player|Add7~4_combout  & (\FSM|curState.dPlayer~q  & (!\player|Add7~0_combout  & !\player|Add7~2_combout )))

	.dataa(\player|Add7~4_combout ),
	.datab(\FSM|curState.dPlayer~q ),
	.datac(\player|Add7~0_combout ),
	.datad(\player|Add7~2_combout ),
	.cin(gnd),
	.combout(\player|y_pos[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[6]~0 .lut_mask = 16'h0004;
defparam \player|y_pos[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \player|y_pos[6]~1 (
// Equation(s):
// \player|y_pos[6]~1_combout  = (\player|y_pos[6]~0_combout  & (!\player|Add7~8_combout  & !\player|Add7~6_combout ))

	.dataa(\player|y_pos[6]~0_combout ),
	.datab(\player|Add7~8_combout ),
	.datac(gnd),
	.datad(\player|Add7~6_combout ),
	.cin(gnd),
	.combout(\player|y_pos[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[6]~1 .lut_mask = 16'h0022;
defparam \player|y_pos[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \player|y_pos[6]~2 (
// Equation(s):
// \player|y_pos[6]~2_combout  = (!\player|Add7~12_combout  & (!\player|Add7~10_combout  & (\player|y_pos[6]~1_combout  & !\player|Add7~14_combout )))

	.dataa(\player|Add7~12_combout ),
	.datab(\player|Add7~10_combout ),
	.datac(\player|y_pos[6]~1_combout ),
	.datad(\player|Add7~14_combout ),
	.cin(gnd),
	.combout(\player|y_pos[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[6]~2 .lut_mask = 16'h0010;
defparam \player|y_pos[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \player|y_pos[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|Add5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[0] .is_wysiwyg = "true";
defparam \player|y_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \player|Add5~2 (
// Equation(s):
// \player|Add5~2_combout  = (\player|y_pos [1] & ((\FSM|shift_amount [1] & (\player|Add5~1  & VCC)) # (!\FSM|shift_amount [1] & (!\player|Add5~1 )))) # (!\player|y_pos [1] & ((\FSM|shift_amount [1] & (!\player|Add5~1 )) # (!\FSM|shift_amount [1] & 
// ((\player|Add5~1 ) # (GND)))))
// \player|Add5~3  = CARRY((\player|y_pos [1] & (!\FSM|shift_amount [1] & !\player|Add5~1 )) # (!\player|y_pos [1] & ((!\player|Add5~1 ) # (!\FSM|shift_amount [1]))))

	.dataa(\player|y_pos [1]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add5~1 ),
	.combout(\player|Add5~2_combout ),
	.cout(\player|Add5~3 ));
// synopsys translate_off
defparam \player|Add5~2 .lut_mask = 16'h9617;
defparam \player|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \player|y_pos[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|Add5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[1] .is_wysiwyg = "true";
defparam \player|y_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \player|Add5~4 (
// Equation(s):
// \player|Add5~4_combout  = ((\FSM|shift_amount [1] $ (\player|y_pos [2] $ (\player|Add5~3 )))) # (GND)
// \player|Add5~5  = CARRY((\FSM|shift_amount [1] & ((!\player|Add5~3 ) # (!\player|y_pos [2]))) # (!\FSM|shift_amount [1] & (!\player|y_pos [2] & !\player|Add5~3 )))

	.dataa(\FSM|shift_amount [1]),
	.datab(\player|y_pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add5~3 ),
	.combout(\player|Add5~4_combout ),
	.cout(\player|Add5~5 ));
// synopsys translate_off
defparam \player|Add5~4 .lut_mask = 16'h962B;
defparam \player|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \player|y_pos[2]~4 (
// Equation(s):
// \player|y_pos[2]~4_combout  = !\player|Add5~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|Add5~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|y_pos[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[2]~4 .lut_mask = 16'h0F0F;
defparam \player|y_pos[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \player|y_pos[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|y_pos[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[2] .is_wysiwyg = "true";
defparam \player|y_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \player|Add5~6 (
// Equation(s):
// \player|Add5~6_combout  = (\player|y_pos [3] & ((\FSM|shift_amount [1] & (!\player|Add5~5 )) # (!\FSM|shift_amount [1] & ((\player|Add5~5 ) # (GND))))) # (!\player|y_pos [3] & ((\FSM|shift_amount [1] & (\player|Add5~5  & VCC)) # (!\FSM|shift_amount [1] & 
// (!\player|Add5~5 ))))
// \player|Add5~7  = CARRY((\player|y_pos [3] & ((!\player|Add5~5 ) # (!\FSM|shift_amount [1]))) # (!\player|y_pos [3] & (!\FSM|shift_amount [1] & !\player|Add5~5 )))

	.dataa(\player|y_pos [3]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add5~5 ),
	.combout(\player|Add5~6_combout ),
	.cout(\player|Add5~7 ));
// synopsys translate_off
defparam \player|Add5~6 .lut_mask = 16'h692B;
defparam \player|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \player|y_pos[3]~5 (
// Equation(s):
// \player|y_pos[3]~5_combout  = !\player|Add5~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|Add5~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|y_pos[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[3]~5 .lut_mask = 16'h0F0F;
defparam \player|y_pos[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \player|y_pos[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|y_pos[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[3] .is_wysiwyg = "true";
defparam \player|y_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \player|Add5~8 (
// Equation(s):
// \player|Add5~8_combout  = ((\player|y_pos [4] $ (\FSM|shift_amount [1] $ (\player|Add5~7 )))) # (GND)
// \player|Add5~9  = CARRY((\player|y_pos [4] & (\FSM|shift_amount [1] & !\player|Add5~7 )) # (!\player|y_pos [4] & ((\FSM|shift_amount [1]) # (!\player|Add5~7 ))))

	.dataa(\player|y_pos [4]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add5~7 ),
	.combout(\player|Add5~8_combout ),
	.cout(\player|Add5~9 ));
// synopsys translate_off
defparam \player|Add5~8 .lut_mask = 16'h964D;
defparam \player|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \player|y_pos[4]~6 (
// Equation(s):
// \player|y_pos[4]~6_combout  = !\player|Add5~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|Add5~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|y_pos[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[4]~6 .lut_mask = 16'h0F0F;
defparam \player|y_pos[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \player|y_pos[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|y_pos[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[4] .is_wysiwyg = "true";
defparam \player|y_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \player|Add5~10 (
// Equation(s):
// \player|Add5~10_combout  = (\FSM|shift_amount [1] & ((\player|y_pos [5] & (!\player|Add5~9 )) # (!\player|y_pos [5] & (\player|Add5~9  & VCC)))) # (!\FSM|shift_amount [1] & ((\player|y_pos [5] & ((\player|Add5~9 ) # (GND))) # (!\player|y_pos [5] & 
// (!\player|Add5~9 ))))
// \player|Add5~11  = CARRY((\FSM|shift_amount [1] & (\player|y_pos [5] & !\player|Add5~9 )) # (!\FSM|shift_amount [1] & ((\player|y_pos [5]) # (!\player|Add5~9 ))))

	.dataa(\FSM|shift_amount [1]),
	.datab(\player|y_pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|Add5~9 ),
	.combout(\player|Add5~10_combout ),
	.cout(\player|Add5~11 ));
// synopsys translate_off
defparam \player|Add5~10 .lut_mask = 16'h694D;
defparam \player|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \player|y_pos[5]~3 (
// Equation(s):
// \player|y_pos[5]~3_combout  = !\player|Add5~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\player|Add5~10_combout ),
	.cin(gnd),
	.combout(\player|y_pos[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_pos[5]~3 .lut_mask = 16'h00FF;
defparam \player|y_pos[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \player|y_pos[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_pos[5]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[5] .is_wysiwyg = "true";
defparam \player|y_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \player|Add5~12 (
// Equation(s):
// \player|Add5~12_combout  = \FSM|shift_amount [1] $ (\player|y_pos [6] $ (!\player|Add5~11 ))

	.dataa(\FSM|shift_amount [1]),
	.datab(\player|y_pos [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(\player|Add5~11 ),
	.combout(\player|Add5~12_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add5~12 .lut_mask = 16'h6969;
defparam \player|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \player|y_pos[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|Add5~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\player|y_pos[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_pos[6] .is_wysiwyg = "true";
defparam \player|y_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \player|posy[6] (
// Equation(s):
// \player|posy [6] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & (\player|y_pos [6])) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((\player|posy [6])))

	.dataa(\player|Equal1~3clkctrl_outclk ),
	.datab(\player|y_pos [6]),
	.datac(gnd),
	.datad(\player|posy [6]),
	.cin(gnd),
	.combout(\player|posy [6]),
	.cout());
// synopsys translate_off
defparam \player|posy[6] .lut_mask = 16'hDD88;
defparam \player|posy[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \m2|Add0~0 (
// Equation(s):
// \m2|Add0~0_combout  = (\m2|x_pos [0] & ((GND) # (!\FSM|shift_amount [0]))) # (!\m2|x_pos [0] & (\FSM|shift_amount [0] $ (GND)))
// \m2|Add0~1  = CARRY((\m2|x_pos [0]) # (!\FSM|shift_amount [0]))

	.dataa(\m2|x_pos [0]),
	.datab(\FSM|shift_amount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\m2|Add0~0_combout ),
	.cout(\m2|Add0~1 ));
// synopsys translate_off
defparam \m2|Add0~0 .lut_mask = 16'h66BB;
defparam \m2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \m2|x_pos[0]~feeder (
// Equation(s):
// \m2|x_pos[0]~feeder_combout  = \m2|Add0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add0~0_combout ),
	.cin(gnd),
	.combout(\m2|x_pos[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[0]~feeder .lut_mask = 16'hFF00;
defparam \m2|x_pos[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \FSM|WideOr11~0 (
// Equation(s):
// \FSM|WideOr11~0_combout  = (\FSM|curState.ePlayer~q ) # ((\FSM|curState.eM2~q ) # (\FSM|curState.eM1~q ))

	.dataa(\FSM|curState.ePlayer~q ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.eM1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|WideOr11~0 .lut_mask = 16'hFEFE;
defparam \FSM|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \m2|x_pos[7]~1 (
// Equation(s):
// \m2|x_pos[7]~1_combout  = ((\m2|Add6~1_combout  & ((!\m2|pointer [4]) # (!\m2|pointer [5]))) # (!\m2|Add6~1_combout  & ((\m2|pointer [5]) # (\m2|pointer [4])))) # (!\FSM|WideOr1~1_combout )

	.dataa(\m2|Add6~1_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|pointer [4]),
	.datad(\FSM|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\m2|x_pos[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[7]~1 .lut_mask = 16'h7EFF;
defparam \m2|x_pos[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \m2|x_pos[7]~0 (
// Equation(s):
// \m2|x_pos[7]~0_combout  = (\m2|pointer [0] & (\m2|pointer [3] & \m2|pointer [1]))

	.dataa(\m2|pointer [0]),
	.datab(gnd),
	.datac(\m2|pointer [3]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|x_pos[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[7]~0 .lut_mask = 16'hA000;
defparam \m2|x_pos[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \m2|x_pos[7]~2 (
// Equation(s):
// \m2|x_pos[7]~2_combout  = (!\FSM|WideOr11~0_combout  & (\m2|pointer [2] & (!\m2|x_pos[7]~1_combout  & \m2|x_pos[7]~0_combout )))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|pointer [2]),
	.datac(\m2|x_pos[7]~1_combout ),
	.datad(\m2|x_pos[7]~0_combout ),
	.cin(gnd),
	.combout(\m2|x_pos[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[7]~2 .lut_mask = 16'h0400;
defparam \m2|x_pos[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \m2|x_pos[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|x_pos[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[0] .is_wysiwyg = "true";
defparam \m2|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \m2|Add0~2 (
// Equation(s):
// \m2|Add0~2_combout  = (\FSM|shift_amount [1] & ((\m2|x_pos [1] & (!\m2|Add0~1 )) # (!\m2|x_pos [1] & ((\m2|Add0~1 ) # (GND))))) # (!\FSM|shift_amount [1] & ((\m2|x_pos [1] & (\m2|Add0~1  & VCC)) # (!\m2|x_pos [1] & (!\m2|Add0~1 ))))
// \m2|Add0~3  = CARRY((\FSM|shift_amount [1] & ((!\m2|Add0~1 ) # (!\m2|x_pos [1]))) # (!\FSM|shift_amount [1] & (!\m2|x_pos [1] & !\m2|Add0~1 )))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|x_pos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|Add0~1 ),
	.combout(\m2|Add0~2_combout ),
	.cout(\m2|Add0~3 ));
// synopsys translate_off
defparam \m2|Add0~2 .lut_mask = 16'h692B;
defparam \m2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \m2|x_pos[1]~feeder (
// Equation(s):
// \m2|x_pos[1]~feeder_combout  = \m2|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add0~2_combout ),
	.cin(gnd),
	.combout(\m2|x_pos[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[1]~feeder .lut_mask = 16'hFF00;
defparam \m2|x_pos[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \m2|x_pos[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|x_pos[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[1] .is_wysiwyg = "true";
defparam \m2|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \m2|Add0~4 (
// Equation(s):
// \m2|Add0~4_combout  = ((\FSM|shift_amount [1] $ (\m2|x_pos [2] $ (\m2|Add0~3 )))) # (GND)
// \m2|Add0~5  = CARRY((\FSM|shift_amount [1] & (\m2|x_pos [2] & !\m2|Add0~3 )) # (!\FSM|shift_amount [1] & ((\m2|x_pos [2]) # (!\m2|Add0~3 ))))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|x_pos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|Add0~3 ),
	.combout(\m2|Add0~4_combout ),
	.cout(\m2|Add0~5 ));
// synopsys translate_off
defparam \m2|Add0~4 .lut_mask = 16'h964D;
defparam \m2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \m2|x_pos[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[2] .is_wysiwyg = "true";
defparam \m2|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \m2|Add0~6 (
// Equation(s):
// \m2|Add0~6_combout  = (\FSM|shift_amount [1] & ((\m2|x_pos [3] & (!\m2|Add0~5 )) # (!\m2|x_pos [3] & ((\m2|Add0~5 ) # (GND))))) # (!\FSM|shift_amount [1] & ((\m2|x_pos [3] & (\m2|Add0~5  & VCC)) # (!\m2|x_pos [3] & (!\m2|Add0~5 ))))
// \m2|Add0~7  = CARRY((\FSM|shift_amount [1] & ((!\m2|Add0~5 ) # (!\m2|x_pos [3]))) # (!\FSM|shift_amount [1] & (!\m2|x_pos [3] & !\m2|Add0~5 )))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|x_pos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|Add0~5 ),
	.combout(\m2|Add0~6_combout ),
	.cout(\m2|Add0~7 ));
// synopsys translate_off
defparam \m2|Add0~6 .lut_mask = 16'h692B;
defparam \m2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \m2|x_pos[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[3] .is_wysiwyg = "true";
defparam \m2|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \m2|Add0~8 (
// Equation(s):
// \m2|Add0~8_combout  = ((\FSM|shift_amount [1] $ (\m2|x_pos [4] $ (\m2|Add0~7 )))) # (GND)
// \m2|Add0~9  = CARRY((\FSM|shift_amount [1] & (\m2|x_pos [4] & !\m2|Add0~7 )) # (!\FSM|shift_amount [1] & ((\m2|x_pos [4]) # (!\m2|Add0~7 ))))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|x_pos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|Add0~7 ),
	.combout(\m2|Add0~8_combout ),
	.cout(\m2|Add0~9 ));
// synopsys translate_off
defparam \m2|Add0~8 .lut_mask = 16'h964D;
defparam \m2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \m2|x_pos[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[4] .is_wysiwyg = "true";
defparam \m2|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \m2|Add0~10 (
// Equation(s):
// \m2|Add0~10_combout  = (\FSM|shift_amount [1] & ((\m2|x_pos [5] & ((\m2|Add0~9 ) # (GND))) # (!\m2|x_pos [5] & (!\m2|Add0~9 )))) # (!\FSM|shift_amount [1] & ((\m2|x_pos [5] & (!\m2|Add0~9 )) # (!\m2|x_pos [5] & (\m2|Add0~9  & VCC))))
// \m2|Add0~11  = CARRY((\FSM|shift_amount [1] & ((\m2|x_pos [5]) # (!\m2|Add0~9 ))) # (!\FSM|shift_amount [1] & (\m2|x_pos [5] & !\m2|Add0~9 )))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|x_pos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|Add0~9 ),
	.combout(\m2|Add0~10_combout ),
	.cout(\m2|Add0~11 ));
// synopsys translate_off
defparam \m2|Add0~10 .lut_mask = 16'h968E;
defparam \m2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \m2|x_pos[5]~4 (
// Equation(s):
// \m2|x_pos[5]~4_combout  = !\m2|Add0~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add0~10_combout ),
	.cin(gnd),
	.combout(\m2|x_pos[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[5]~4 .lut_mask = 16'h00FF;
defparam \m2|x_pos[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \m2|x_pos[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|x_pos[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[5] .is_wysiwyg = "true";
defparam \m2|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \m2|Add0~12 (
// Equation(s):
// \m2|Add0~12_combout  = ((\FSM|shift_amount [1] $ (\m2|x_pos [6] $ (\m2|Add0~11 )))) # (GND)
// \m2|Add0~13  = CARRY((\FSM|shift_amount [1] & (\m2|x_pos [6] & !\m2|Add0~11 )) # (!\FSM|shift_amount [1] & ((\m2|x_pos [6]) # (!\m2|Add0~11 ))))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|x_pos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|Add0~11 ),
	.combout(\m2|Add0~12_combout ),
	.cout(\m2|Add0~13 ));
// synopsys translate_off
defparam \m2|Add0~12 .lut_mask = 16'h964D;
defparam \m2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \m2|x_pos[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[6] .is_wysiwyg = "true";
defparam \m2|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \m2|Add0~14 (
// Equation(s):
// \m2|Add0~14_combout  = \m2|x_pos [7] $ (\m2|Add0~13 )

	.dataa(gnd),
	.datab(\m2|x_pos [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\m2|Add0~13 ),
	.combout(\m2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add0~14 .lut_mask = 16'h3C3C;
defparam \m2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \m2|x_pos[7]~3 (
// Equation(s):
// \m2|x_pos[7]~3_combout  = !\m2|Add0~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|x_pos[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_pos[7]~3 .lut_mask = 16'h0F0F;
defparam \m2|x_pos[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \m2|x_pos[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|x_pos[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\m2|x_pos[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_pos[7] .is_wysiwyg = "true";
defparam \m2|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \m2|Equal1~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\m2|Equal1~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\m2|Equal1~4clkctrl_outclk ));
// synopsys translate_off
defparam \m2|Equal1~4clkctrl .clock_type = "global clock";
defparam \m2|Equal1~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \m2|posx[7] (
// Equation(s):
// \m2|posx [7] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (!\m2|x_pos [7])) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|posx [7])))

	.dataa(\m2|x_pos [7]),
	.datab(gnd),
	.datac(\m2|posx [7]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [7]),
	.cout());
// synopsys translate_off
defparam \m2|posx[7] .lut_mask = 16'h55F0;
defparam \m2|posx[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \player|posy[4] (
// Equation(s):
// \player|posy [4] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((!\player|y_pos [4]))) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & (\player|posy [4]))

	.dataa(\player|posy [4]),
	.datab(\player|y_pos [4]),
	.datac(gnd),
	.datad(\player|Equal1~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\player|posy [4]),
	.cout());
// synopsys translate_off
defparam \player|posy[4] .lut_mask = 16'h33AA;
defparam \player|posy[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \player|posy[3] (
// Equation(s):
// \player|posy [3] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & (!\player|y_pos [3])) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((\player|posy [3])))

	.dataa(\player|y_pos [3]),
	.datab(gnd),
	.datac(\player|Equal1~3clkctrl_outclk ),
	.datad(\player|posy [3]),
	.cin(gnd),
	.combout(\player|posy [3]),
	.cout());
// synopsys translate_off
defparam \player|posy[3] .lut_mask = 16'h5F50;
defparam \player|posy[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \player|posy[2] (
// Equation(s):
// \player|posy [2] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & (!\player|y_pos [2])) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((\player|posy [2])))

	.dataa(\player|y_pos [2]),
	.datab(gnd),
	.datac(\player|Equal1~3clkctrl_outclk ),
	.datad(\player|posy [2]),
	.cin(gnd),
	.combout(\player|posy [2]),
	.cout());
// synopsys translate_off
defparam \player|posy[2] .lut_mask = 16'h5F50;
defparam \player|posy[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \FSM|nextState~2 (
// Equation(s):
// \FSM|nextState~2_combout  = (\player|posy [3]) # (\player|posy [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|posy [3]),
	.datad(\player|posy [2]),
	.cin(gnd),
	.combout(\FSM|nextState~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~2 .lut_mask = 16'hFFF0;
defparam \FSM|nextState~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \player|posy[5] (
// Equation(s):
// \player|posy [5] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & (!\player|y_pos [5])) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((\player|posy [5])))

	.dataa(gnd),
	.datab(\player|y_pos [5]),
	.datac(\player|Equal1~3clkctrl_outclk ),
	.datad(\player|posy [5]),
	.cin(gnd),
	.combout(\player|posy [5]),
	.cout());
// synopsys translate_off
defparam \player|posy[5] .lut_mask = 16'h3F30;
defparam \player|posy[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \player|posy[1] (
// Equation(s):
// \player|posy [1] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((\player|y_pos [1]))) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & (\player|posy [1]))

	.dataa(gnd),
	.datab(\player|posy [1]),
	.datac(\player|Equal1~3clkctrl_outclk ),
	.datad(\player|y_pos [1]),
	.cin(gnd),
	.combout(\player|posy [1]),
	.cout());
// synopsys translate_off
defparam \player|posy[1] .lut_mask = 16'hFC0C;
defparam \player|posy[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \player|posy[0] (
// Equation(s):
// \player|posy [0] = (GLOBAL(\player|Equal1~3clkctrl_outclk ) & (\player|y_pos [0])) # (!GLOBAL(\player|Equal1~3clkctrl_outclk ) & ((\player|posy [0])))

	.dataa(\player|y_pos [0]),
	.datab(\player|posy [0]),
	.datac(gnd),
	.datad(\player|Equal1~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\player|posy [0]),
	.cout());
// synopsys translate_off
defparam \player|posy[0] .lut_mask = 16'hAACC;
defparam \player|posy[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \FSM|nextState~1 (
// Equation(s):
// \FSM|nextState~1_combout  = ((!\player|posy [2] & (!\player|posy [1] & !\player|posy [0]))) # (!\player|posy [3])

	.dataa(\player|posy [3]),
	.datab(\player|posy [2]),
	.datac(\player|posy [1]),
	.datad(\player|posy [0]),
	.cin(gnd),
	.combout(\FSM|nextState~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~1 .lut_mask = 16'h5557;
defparam \FSM|nextState~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \FSM|nextState~6 (
// Equation(s):
// \FSM|nextState~6_combout  = (\player|posy [4] & (\FSM|nextState~2_combout  & (!\player|posy [5]))) # (!\player|posy [4] & (((\player|posy [5] & \FSM|nextState~1_combout ))))

	.dataa(\player|posy [4]),
	.datab(\FSM|nextState~2_combout ),
	.datac(\player|posy [5]),
	.datad(\FSM|nextState~1_combout ),
	.cin(gnd),
	.combout(\FSM|nextState~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~6 .lut_mask = 16'h5808;
defparam \FSM|nextState~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \m2|posx[5] (
// Equation(s):
// \m2|posx [5] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (!\m2|x_pos [5])) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|posx [5])))

	.dataa(\m2|x_pos [5]),
	.datab(gnd),
	.datac(\m2|posx [5]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [5]),
	.cout());
// synopsys translate_off
defparam \m2|posx[5] .lut_mask = 16'h55F0;
defparam \m2|posx[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \m2|posx[6] (
// Equation(s):
// \m2|posx [6] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (\m2|x_pos [6])) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|posx [6])))

	.dataa(gnd),
	.datab(\m2|x_pos [6]),
	.datac(\m2|posx [6]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [6]),
	.cout());
// synopsys translate_off
defparam \m2|posx[6] .lut_mask = 16'hCCF0;
defparam \m2|posx[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \m2|posx[0] (
// Equation(s):
// \m2|posx [0] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (\m2|x_pos [0])) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|posx [0])))

	.dataa(gnd),
	.datab(\m2|x_pos [0]),
	.datac(\m2|posx [0]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [0]),
	.cout());
// synopsys translate_off
defparam \m2|posx[0] .lut_mask = 16'hCCF0;
defparam \m2|posx[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \m2|posx[1] (
// Equation(s):
// \m2|posx [1] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|x_pos [1]))) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (\m2|posx [1]))

	.dataa(\m2|posx [1]),
	.datab(\m2|x_pos [1]),
	.datac(gnd),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [1]),
	.cout());
// synopsys translate_off
defparam \m2|posx[1] .lut_mask = 16'hCCAA;
defparam \m2|posx[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \m2|posx[3] (
// Equation(s):
// \m2|posx [3] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (\m2|x_pos [3])) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|posx [3])))

	.dataa(\m2|x_pos [3]),
	.datab(gnd),
	.datac(\m2|posx [3]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [3]),
	.cout());
// synopsys translate_off
defparam \m2|posx[3] .lut_mask = 16'hAAF0;
defparam \m2|posx[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \m2|posx[4] (
// Equation(s):
// \m2|posx [4] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|x_pos [4]))) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (\m2|posx [4]))

	.dataa(gnd),
	.datab(\m2|posx [4]),
	.datac(\m2|x_pos [4]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [4]),
	.cout());
// synopsys translate_off
defparam \m2|posx[4] .lut_mask = 16'hF0CC;
defparam \m2|posx[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \m2|posx[2] (
// Equation(s):
// \m2|posx [2] = (GLOBAL(\m2|Equal1~4clkctrl_outclk ) & (\m2|x_pos [2])) # (!GLOBAL(\m2|Equal1~4clkctrl_outclk ) & ((\m2|posx [2])))

	.dataa(\m2|x_pos [2]),
	.datab(gnd),
	.datac(\m2|posx [2]),
	.datad(\m2|Equal1~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\m2|posx [2]),
	.cout());
// synopsys translate_off
defparam \m2|posx[2] .lut_mask = 16'hAAF0;
defparam \m2|posx[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \FSM|nextState~7 (
// Equation(s):
// \FSM|nextState~7_combout  = (!\m2|posx [1] & (!\m2|posx [3] & (!\m2|posx [4] & !\m2|posx [2])))

	.dataa(\m2|posx [1]),
	.datab(\m2|posx [3]),
	.datac(\m2|posx [4]),
	.datad(\m2|posx [2]),
	.cin(gnd),
	.combout(\FSM|nextState~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~7 .lut_mask = 16'h0001;
defparam \FSM|nextState~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \FSM|nextState~8 (
// Equation(s):
// \FSM|nextState~8_combout  = (\m2|posx [6] & (((!\m2|posx [0] & \FSM|nextState~7_combout )) # (!\m2|posx [5])))

	.dataa(\m2|posx [5]),
	.datab(\m2|posx [6]),
	.datac(\m2|posx [0]),
	.datad(\FSM|nextState~7_combout ),
	.cin(gnd),
	.combout(\FSM|nextState~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~8 .lut_mask = 16'h4C44;
defparam \FSM|nextState~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \FSM|nextState~9 (
// Equation(s):
// \FSM|nextState~9_combout  = (\player|posy [6] & (!\m2|posx [7] & (\FSM|nextState~6_combout  & \FSM|nextState~8_combout )))

	.dataa(\player|posy [6]),
	.datab(\m2|posx [7]),
	.datac(\FSM|nextState~6_combout ),
	.datad(\FSM|nextState~8_combout ),
	.cin(gnd),
	.combout(\FSM|nextState~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~9 .lut_mask = 16'h2000;
defparam \FSM|nextState~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \FSM|curState~21 (
// Equation(s):
// \FSM|curState~21_combout  = (\FSM|curState~25_combout  & ((\FSM|nextState~5_combout ) # ((\FSM|Selector6~0_combout ) # (\FSM|nextState~9_combout ))))

	.dataa(\FSM|curState~25_combout ),
	.datab(\FSM|nextState~5_combout ),
	.datac(\FSM|Selector6~0_combout ),
	.datad(\FSM|nextState~9_combout ),
	.cin(gnd),
	.combout(\FSM|curState~21_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~21 .lut_mask = 16'hAAA8;
defparam \FSM|curState~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \FSM|curState.gameOver (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|curState~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.gameOver~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.gameOver .is_wysiwyg = "true";
defparam \FSM|curState.gameOver .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \FSM|Selector6~0 (
// Equation(s):
// \FSM|Selector6~0_combout  = (\FSM|curState.gameOver~q  & \KEY[0]~input_o )

	.dataa(\FSM|curState.gameOver~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\FSM|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector6~0 .lut_mask = 16'hAA00;
defparam \FSM|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \FSM|shift_amount~3 (
// Equation(s):
// \FSM|shift_amount~3_combout  = (\FSM|curState.detectHits~q  & ((\FSM|nextState~5_combout ) # (\FSM|nextState~9_combout )))

	.dataa(\FSM|curState.detectHits~q ),
	.datab(gnd),
	.datac(\FSM|nextState~5_combout ),
	.datad(\FSM|nextState~9_combout ),
	.cin(gnd),
	.combout(\FSM|shift_amount~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~3 .lut_mask = 16'hAAA0;
defparam \FSM|shift_amount~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \FSM|shift_amount~4 (
// Equation(s):
// \FSM|shift_amount~4_combout  = ((\FSM|shift_amount~1_combout  & (!\FSM|Selector6~0_combout  & !\FSM|shift_amount~3_combout ))) # (!\FSM|shift_amount~2_combout )

	.dataa(\FSM|shift_amount~1_combout ),
	.datab(\FSM|Selector6~0_combout ),
	.datac(\FSM|shift_amount~2_combout ),
	.datad(\FSM|shift_amount~3_combout ),
	.cin(gnd),
	.combout(\FSM|shift_amount~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|shift_amount~4 .lut_mask = 16'h0F2F;
defparam \FSM|shift_amount~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \FSM|shift_amount[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|shift_amount~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|shift_amount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|shift_amount[0] .is_wysiwyg = "true";
defparam \FSM|shift_amount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \m1|Add0~0 (
// Equation(s):
// \m1|Add0~0_combout  = (\FSM|shift_amount [0] & (\m1|x_pos [0] $ (VCC))) # (!\FSM|shift_amount [0] & (\m1|x_pos [0] & VCC))
// \m1|Add0~1  = CARRY((\FSM|shift_amount [0] & \m1|x_pos [0]))

	.dataa(\FSM|shift_amount [0]),
	.datab(\m1|x_pos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\m1|Add0~0_combout ),
	.cout(\m1|Add0~1 ));
// synopsys translate_off
defparam \m1|Add0~0 .lut_mask = 16'h6688;
defparam \m1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \m1|x_pos[0]~0 (
// Equation(s):
// \m1|x_pos[0]~0_combout  = (\m1|pointer [2] & (\m1|pointer [3] & (\m1|pointer [5] & \m1|pointer [1])))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|x_pos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|x_pos[0]~0 .lut_mask = 16'h8000;
defparam \m1|x_pos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \m1|x_pos[0]~1 (
// Equation(s):
// \m1|x_pos[0]~1_combout  = (\m1|x_pos[0]~0_combout  & \m1|pointer [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\m1|x_pos[0]~0_combout ),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|x_pos[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1|x_pos[0]~1 .lut_mask = 16'hF000;
defparam \m1|x_pos[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \m1|x_pos[0]~2 (
// Equation(s):
// \m1|x_pos[0]~2_combout  = (\m1|x_pos[0]~1_combout  & (\FSM|draw_m1~combout  & (\m1|pointer [0] & !\FSM|WideOr11~0_combout )))

	.dataa(\m1|x_pos[0]~1_combout ),
	.datab(\FSM|draw_m1~combout ),
	.datac(\m1|pointer [0]),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\m1|x_pos[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1|x_pos[0]~2 .lut_mask = 16'h0080;
defparam \m1|x_pos[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \m1|x_pos[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[0] .is_wysiwyg = "true";
defparam \m1|x_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \m1|posx[0] (
// Equation(s):
// \m1|posx [0] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [0]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [0]))

	.dataa(\m1|Equal1~1clkctrl_outclk ),
	.datab(\m1|posx [0]),
	.datac(gnd),
	.datad(\m1|x_pos [0]),
	.cin(gnd),
	.combout(\m1|posx [0]),
	.cout());
// synopsys translate_off
defparam \m1|posx[0] .lut_mask = 16'hEE44;
defparam \m1|posx[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \m1|Add0~2 (
// Equation(s):
// \m1|Add0~2_combout  = (\m1|x_pos [1] & ((\FSM|shift_amount [1] & (\m1|Add0~1  & VCC)) # (!\FSM|shift_amount [1] & (!\m1|Add0~1 )))) # (!\m1|x_pos [1] & ((\FSM|shift_amount [1] & (!\m1|Add0~1 )) # (!\FSM|shift_amount [1] & ((\m1|Add0~1 ) # (GND)))))
// \m1|Add0~3  = CARRY((\m1|x_pos [1] & (!\FSM|shift_amount [1] & !\m1|Add0~1 )) # (!\m1|x_pos [1] & ((!\m1|Add0~1 ) # (!\FSM|shift_amount [1]))))

	.dataa(\m1|x_pos [1]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|Add0~1 ),
	.combout(\m1|Add0~2_combout ),
	.cout(\m1|Add0~3 ));
// synopsys translate_off
defparam \m1|Add0~2 .lut_mask = 16'h9617;
defparam \m1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \m1|x_pos[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[1] .is_wysiwyg = "true";
defparam \m1|x_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \m1|Add0~4 (
// Equation(s):
// \m1|Add0~4_combout  = ((\m1|x_pos [2] $ (\FSM|shift_amount [1] $ (!\m1|Add0~3 )))) # (GND)
// \m1|Add0~5  = CARRY((\m1|x_pos [2] & ((\FSM|shift_amount [1]) # (!\m1|Add0~3 ))) # (!\m1|x_pos [2] & (\FSM|shift_amount [1] & !\m1|Add0~3 )))

	.dataa(\m1|x_pos [2]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|Add0~3 ),
	.combout(\m1|Add0~4_combout ),
	.cout(\m1|Add0~5 ));
// synopsys translate_off
defparam \m1|Add0~4 .lut_mask = 16'h698E;
defparam \m1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \m1|x_pos[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[2] .is_wysiwyg = "true";
defparam \m1|x_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \m1|Add0~6 (
// Equation(s):
// \m1|Add0~6_combout  = (\m1|x_pos [3] & ((\FSM|shift_amount [1] & (\m1|Add0~5  & VCC)) # (!\FSM|shift_amount [1] & (!\m1|Add0~5 )))) # (!\m1|x_pos [3] & ((\FSM|shift_amount [1] & (!\m1|Add0~5 )) # (!\FSM|shift_amount [1] & ((\m1|Add0~5 ) # (GND)))))
// \m1|Add0~7  = CARRY((\m1|x_pos [3] & (!\FSM|shift_amount [1] & !\m1|Add0~5 )) # (!\m1|x_pos [3] & ((!\m1|Add0~5 ) # (!\FSM|shift_amount [1]))))

	.dataa(\m1|x_pos [3]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|Add0~5 ),
	.combout(\m1|Add0~6_combout ),
	.cout(\m1|Add0~7 ));
// synopsys translate_off
defparam \m1|Add0~6 .lut_mask = 16'h9617;
defparam \m1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \m1|x_pos[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[3] .is_wysiwyg = "true";
defparam \m1|x_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \m1|Add0~8 (
// Equation(s):
// \m1|Add0~8_combout  = ((\m1|x_pos [4] $ (\FSM|shift_amount [1] $ (!\m1|Add0~7 )))) # (GND)
// \m1|Add0~9  = CARRY((\m1|x_pos [4] & ((\FSM|shift_amount [1]) # (!\m1|Add0~7 ))) # (!\m1|x_pos [4] & (\FSM|shift_amount [1] & !\m1|Add0~7 )))

	.dataa(\m1|x_pos [4]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|Add0~7 ),
	.combout(\m1|Add0~8_combout ),
	.cout(\m1|Add0~9 ));
// synopsys translate_off
defparam \m1|Add0~8 .lut_mask = 16'h698E;
defparam \m1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \m1|x_pos[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[4] .is_wysiwyg = "true";
defparam \m1|x_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \m1|Add0~10 (
// Equation(s):
// \m1|Add0~10_combout  = (\m1|x_pos [5] & ((\FSM|shift_amount [1] & (\m1|Add0~9  & VCC)) # (!\FSM|shift_amount [1] & (!\m1|Add0~9 )))) # (!\m1|x_pos [5] & ((\FSM|shift_amount [1] & (!\m1|Add0~9 )) # (!\FSM|shift_amount [1] & ((\m1|Add0~9 ) # (GND)))))
// \m1|Add0~11  = CARRY((\m1|x_pos [5] & (!\FSM|shift_amount [1] & !\m1|Add0~9 )) # (!\m1|x_pos [5] & ((!\m1|Add0~9 ) # (!\FSM|shift_amount [1]))))

	.dataa(\m1|x_pos [5]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|Add0~9 ),
	.combout(\m1|Add0~10_combout ),
	.cout(\m1|Add0~11 ));
// synopsys translate_off
defparam \m1|Add0~10 .lut_mask = 16'h9617;
defparam \m1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \m1|x_pos[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[5] .is_wysiwyg = "true";
defparam \m1|x_pos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \m1|posx[5] (
// Equation(s):
// \m1|posx [5] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|x_pos [5])) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|posx [5])))

	.dataa(\m1|x_pos [5]),
	.datab(\m1|posx [5]),
	.datac(gnd),
	.datad(\m1|Equal1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\m1|posx [5]),
	.cout());
// synopsys translate_off
defparam \m1|posx[5] .lut_mask = 16'hAACC;
defparam \m1|posx[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \m1|posx[1] (
// Equation(s):
// \m1|posx [1] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [1]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [1]))

	.dataa(\m1|Equal1~1clkctrl_outclk ),
	.datab(\m1|posx [1]),
	.datac(gnd),
	.datad(\m1|x_pos [1]),
	.cin(gnd),
	.combout(\m1|posx [1]),
	.cout());
// synopsys translate_off
defparam \m1|posx[1] .lut_mask = 16'hEE44;
defparam \m1|posx[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \m1|posx[4] (
// Equation(s):
// \m1|posx [4] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [4]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [4]))

	.dataa(\m1|posx [4]),
	.datab(\m1|x_pos [4]),
	.datac(gnd),
	.datad(\m1|Equal1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\m1|posx [4]),
	.cout());
// synopsys translate_off
defparam \m1|posx[4] .lut_mask = 16'hCCAA;
defparam \m1|posx[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \m1|posx[2] (
// Equation(s):
// \m1|posx [2] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [2]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [2]))

	.dataa(\m1|posx [2]),
	.datab(\m1|x_pos [2]),
	.datac(gnd),
	.datad(\m1|Equal1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\m1|posx [2]),
	.cout());
// synopsys translate_off
defparam \m1|posx[2] .lut_mask = 16'hCCAA;
defparam \m1|posx[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \m1|posx[3] (
// Equation(s):
// \m1|posx [3] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [3]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [3]))

	.dataa(\m1|posx [3]),
	.datab(\m1|x_pos [3]),
	.datac(gnd),
	.datad(\m1|Equal1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\m1|posx [3]),
	.cout());
// synopsys translate_off
defparam \m1|posx[3] .lut_mask = 16'hCCAA;
defparam \m1|posx[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \FSM|nextState~4 (
// Equation(s):
// \FSM|nextState~4_combout  = (!\m1|posx [1] & (!\m1|posx [4] & (!\m1|posx [2] & !\m1|posx [3])))

	.dataa(\m1|posx [1]),
	.datab(\m1|posx [4]),
	.datac(\m1|posx [2]),
	.datad(\m1|posx [3]),
	.cin(gnd),
	.combout(\FSM|nextState~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~4 .lut_mask = 16'h0001;
defparam \FSM|nextState~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \m1|Add0~12 (
// Equation(s):
// \m1|Add0~12_combout  = ((\m1|x_pos [6] $ (\FSM|shift_amount [1] $ (!\m1|Add0~11 )))) # (GND)
// \m1|Add0~13  = CARRY((\m1|x_pos [6] & ((\FSM|shift_amount [1]) # (!\m1|Add0~11 ))) # (!\m1|x_pos [6] & (\FSM|shift_amount [1] & !\m1|Add0~11 )))

	.dataa(\m1|x_pos [6]),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|Add0~11 ),
	.combout(\m1|Add0~12_combout ),
	.cout(\m1|Add0~13 ));
// synopsys translate_off
defparam \m1|Add0~12 .lut_mask = 16'h698E;
defparam \m1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \m1|x_pos[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[6] .is_wysiwyg = "true";
defparam \m1|x_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \m1|posx[6] (
// Equation(s):
// \m1|posx [6] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [6]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [6]))

	.dataa(gnd),
	.datab(\m1|posx [6]),
	.datac(\m1|x_pos [6]),
	.datad(\m1|Equal1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\m1|posx [6]),
	.cout());
// synopsys translate_off
defparam \m1|posx[6] .lut_mask = 16'hF0CC;
defparam \m1|posx[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \m1|Add0~14 (
// Equation(s):
// \m1|Add0~14_combout  = \m1|x_pos [7] $ (\m1|Add0~13 )

	.dataa(gnd),
	.datab(\m1|x_pos [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\m1|Add0~13 ),
	.combout(\m1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add0~14 .lut_mask = 16'h3C3C;
defparam \m1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \m1|x_pos[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\m1|x_pos[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_pos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_pos[7] .is_wysiwyg = "true";
defparam \m1|x_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \m1|posx[7] (
// Equation(s):
// \m1|posx [7] = (GLOBAL(\m1|Equal1~1clkctrl_outclk ) & ((\m1|x_pos [7]))) # (!GLOBAL(\m1|Equal1~1clkctrl_outclk ) & (\m1|posx [7]))

	.dataa(\m1|posx [7]),
	.datab(\m1|x_pos [7]),
	.datac(gnd),
	.datad(\m1|Equal1~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\m1|posx [7]),
	.cout());
// synopsys translate_off
defparam \m1|posx[7] .lut_mask = 16'hCCAA;
defparam \m1|posx[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \FSM|nextState~0 (
// Equation(s):
// \FSM|nextState~0_combout  = (!\player|posy [6] & (\m1|posx [6] & (!\player|posy [5] & !\m1|posx [7])))

	.dataa(\player|posy [6]),
	.datab(\m1|posx [6]),
	.datac(\player|posy [5]),
	.datad(\m1|posx [7]),
	.cin(gnd),
	.combout(\FSM|nextState~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~0 .lut_mask = 16'h0004;
defparam \FSM|nextState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \FSM|nextState~3 (
// Equation(s):
// \FSM|nextState~3_combout  = (\FSM|nextState~0_combout  & ((\player|posy [4] & ((\FSM|nextState~1_combout ))) # (!\player|posy [4] & (\FSM|nextState~2_combout ))))

	.dataa(\player|posy [4]),
	.datab(\FSM|nextState~2_combout ),
	.datac(\FSM|nextState~1_combout ),
	.datad(\FSM|nextState~0_combout ),
	.cin(gnd),
	.combout(\FSM|nextState~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~3 .lut_mask = 16'hE400;
defparam \FSM|nextState~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \FSM|nextState~5 (
// Equation(s):
// \FSM|nextState~5_combout  = (\FSM|nextState~3_combout  & (((!\m1|posx [0] & \FSM|nextState~4_combout )) # (!\m1|posx [5])))

	.dataa(\m1|posx [0]),
	.datab(\m1|posx [5]),
	.datac(\FSM|nextState~4_combout ),
	.datad(\FSM|nextState~3_combout ),
	.cin(gnd),
	.combout(\FSM|nextState~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|nextState~5 .lut_mask = 16'h7300;
defparam \FSM|nextState~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \FSM|curState~24 (
// Equation(s):
// \FSM|curState~24_combout  = (!\FSM|curState~23_combout  & ((\FSM|nextState~5_combout ) # ((\FSM|nextState~9_combout ) # (!\FSM|curState.detectHits~q ))))

	.dataa(\FSM|curState~23_combout ),
	.datab(\FSM|nextState~5_combout ),
	.datac(\FSM|curState.detectHits~q ),
	.datad(\FSM|nextState~9_combout ),
	.cin(gnd),
	.combout(\FSM|curState~24_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~24 .lut_mask = 16'h5545;
defparam \FSM|curState~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \FSM|curState.idle (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|curState~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.idle .is_wysiwyg = "true";
defparam \FSM|curState.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \FSM|Selector0~0 (
// Equation(s):
// \FSM|Selector0~0_combout  = (\RateDivider|out~q  & (\SW[1]~input_o  & !\FSM|curState.idle~q ))

	.dataa(gnd),
	.datab(\RateDivider|out~q ),
	.datac(\SW[1]~input_o ),
	.datad(\FSM|curState.idle~q ),
	.cin(gnd),
	.combout(\FSM|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector0~0 .lut_mask = 16'h00C0;
defparam \FSM|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \FSM|Selector0~1 (
// Equation(s):
// \FSM|Selector0~1_combout  = (\FSM|Selector0~0_combout ) # ((\FSM|curState.ePlayer~q  & ((!\player|Equal1~0_combout ) # (!\player|Equal1~1_combout ))))

	.dataa(\player|Equal1~1_combout ),
	.datab(\FSM|Selector0~0_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\player|Equal1~0_combout ),
	.cin(gnd),
	.combout(\FSM|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector0~1 .lut_mask = 16'hDCFC;
defparam \FSM|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \FSM|curState.ePlayer (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.ePlayer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.ePlayer .is_wysiwyg = "true";
defparam \FSM|curState.ePlayer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \FSM|WideOr1~0 (
// Equation(s):
// \FSM|WideOr1~0_combout  = (\FSM|curState.ePlayer~q ) # (\FSM|curState.dPlayer~q )

	.dataa(gnd),
	.datab(\FSM|curState.ePlayer~q ),
	.datac(\FSM|curState.dPlayer~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|WideOr1~0 .lut_mask = 16'hFCFC;
defparam \FSM|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \player|pointer[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|Add7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[0] .is_wysiwyg = "true";
defparam \player|pointer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \player|pointer[1]~feeder (
// Equation(s):
// \player|pointer[1]~feeder_combout  = \player|Add7~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|Add7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|pointer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \player|pointer[1]~feeder .lut_mask = 16'hF0F0;
defparam \player|pointer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \player|pointer[1] (
	.clk(!\CLOCK_50~input_o ),
	.d(\player|pointer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|pointer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \player|pointer[1] .is_wysiwyg = "true";
defparam \player|pointer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \player|Equal1~0 (
// Equation(s):
// \player|Equal1~0_combout  = (!\player|pointer [1] & (!\player|pointer [0] & (!\player|pointer [3] & !\player|pointer [2])))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [0]),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \player|Equal1~0 .lut_mask = 16'h0001;
defparam \player|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \FSM|curState~17 (
// Equation(s):
// \FSM|curState~17_combout  = (\player|Equal1~1_combout  & ((\FSM|curState.ePlayer~q ))) # (!\player|Equal1~1_combout  & (\FSM|curState.dPlayer~q ))

	.dataa(\FSM|curState.dPlayer~q ),
	.datab(\FSM|curState.ePlayer~q ),
	.datac(\player|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|curState~17_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~17 .lut_mask = 16'hCACA;
defparam \FSM|curState~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \FSM|curState~18 (
// Equation(s):
// \FSM|curState~18_combout  = (\KEY[0]~input_o  & ((\player|Equal1~0_combout  & ((\FSM|curState~17_combout ))) # (!\player|Equal1~0_combout  & (\FSM|curState.dPlayer~q ))))

	.dataa(\player|Equal1~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\FSM|curState.dPlayer~q ),
	.datad(\FSM|curState~17_combout ),
	.cin(gnd),
	.combout(\FSM|curState~18_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~18 .lut_mask = 16'hC840;
defparam \FSM|curState~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \FSM|curState.dPlayer (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|curState~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.dPlayer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.dPlayer .is_wysiwyg = "true";
defparam \FSM|curState.dPlayer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \FSM|Selector2~0 (
// Equation(s):
// \FSM|Selector2~0_combout  = (\FSM|curState.eM1~q  & (((\FSM|curState.dPlayer~q  & \player|Equal1~3_combout )) # (!\m1|Equal1~1_combout ))) # (!\FSM|curState.eM1~q  & (\FSM|curState.dPlayer~q  & (\player|Equal1~3_combout )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\FSM|curState.dPlayer~q ),
	.datac(\player|Equal1~3_combout ),
	.datad(\m1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\FSM|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Selector2~0 .lut_mask = 16'hC0EA;
defparam \FSM|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \FSM|curState.eM1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.eM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.eM1 .is_wysiwyg = "true";
defparam \FSM|curState.eM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \FSM|curState~22 (
// Equation(s):
// \FSM|curState~22_combout  = (\KEY[0]~input_o  & ((\m1|Equal1~1_combout  & (\FSM|curState.eM1~q )) # (!\m1|Equal1~1_combout  & ((\FSM|curState.dM1~q )))))

	.dataa(\KEY[0]~input_o ),
	.datab(\FSM|curState.eM1~q ),
	.datac(\m1|Equal1~1_combout ),
	.datad(\FSM|curState.dM1~q ),
	.cin(gnd),
	.combout(\FSM|curState~22_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState~22 .lut_mask = 16'h8A80;
defparam \FSM|curState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \FSM|curState.dM1~feeder (
// Equation(s):
// \FSM|curState.dM1~feeder_combout  = \FSM|curState~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|curState~22_combout ),
	.cin(gnd),
	.combout(\FSM|curState.dM1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|curState.dM1~feeder .lut_mask = 16'hFF00;
defparam \FSM|curState.dM1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \FSM|curState.dM1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\FSM|curState.dM1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|curState.dM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|curState.dM1 .is_wysiwyg = "true";
defparam \FSM|curState.dM1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \m2|Add1~0 (
// Equation(s):
// \m2|Add1~0_combout  = (\FSM|WideOr11~0_combout ) # ((!\FSM|curState.dM1~q  & (!\FSM|curState.dM2~q  & !\FSM|curState.gameOver~q )))

	.dataa(\FSM|curState.dM1~q ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\FSM|curState.dM2~q ),
	.datad(\FSM|curState.gameOver~q ),
	.cin(gnd),
	.combout(\m2|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~0 .lut_mask = 16'hCCCD;
defparam \m2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \m1|Add1~1 (
// Equation(s):
// \m1|Add1~1_combout  = (\m2|Add1~0_combout  & (\m1|x_pos [1])) # (!\m2|Add1~0_combout  & ((\m1|Add0~2_combout )))

	.dataa(\m2|Add1~0_combout ),
	.datab(gnd),
	.datac(\m1|x_pos [1]),
	.datad(\m1|Add0~2_combout ),
	.cin(gnd),
	.combout(\m1|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~1 .lut_mask = 16'hF5A0;
defparam \m1|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \m1|Add1~0 (
// Equation(s):
// \m1|Add1~0_combout  = (\m2|Add1~0_combout  & ((\m1|x_pos [0]))) # (!\m2|Add1~0_combout  & (\m1|Add0~0_combout ))

	.dataa(\m2|Add1~0_combout ),
	.datab(\m1|Add0~0_combout ),
	.datac(gnd),
	.datad(\m1|x_pos [0]),
	.cin(gnd),
	.combout(\m1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~0 .lut_mask = 16'hEE44;
defparam \m1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \m1|x_out[0]~8 (
// Equation(s):
// \m1|x_out[0]~8_combout  = (\m1|Add1~0_combout  & (\m1|pointer [0] $ (VCC))) # (!\m1|Add1~0_combout  & (\m1|pointer [0] & VCC))
// \m1|x_out[0]~9  = CARRY((\m1|Add1~0_combout  & \m1|pointer [0]))

	.dataa(\m1|Add1~0_combout ),
	.datab(\m1|pointer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\m1|x_out[0]~8_combout ),
	.cout(\m1|x_out[0]~9 ));
// synopsys translate_off
defparam \m1|x_out[0]~8 .lut_mask = 16'h6688;
defparam \m1|x_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \m1|x_out[1]~10 (
// Equation(s):
// \m1|x_out[1]~10_combout  = (\m1|Add1~1_combout  & ((\m1|pointer [1] & (\m1|x_out[0]~9  & VCC)) # (!\m1|pointer [1] & (!\m1|x_out[0]~9 )))) # (!\m1|Add1~1_combout  & ((\m1|pointer [1] & (!\m1|x_out[0]~9 )) # (!\m1|pointer [1] & ((\m1|x_out[0]~9 ) # 
// (GND)))))
// \m1|x_out[1]~11  = CARRY((\m1|Add1~1_combout  & (!\m1|pointer [1] & !\m1|x_out[0]~9 )) # (!\m1|Add1~1_combout  & ((!\m1|x_out[0]~9 ) # (!\m1|pointer [1]))))

	.dataa(\m1|Add1~1_combout ),
	.datab(\m1|pointer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|x_out[0]~9 ),
	.combout(\m1|x_out[1]~10_combout ),
	.cout(\m1|x_out[1]~11 ));
// synopsys translate_off
defparam \m1|x_out[1]~10 .lut_mask = 16'h9617;
defparam \m1|x_out[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \m1|x_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[1] .is_wysiwyg = "true";
defparam \m1|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \m1|x_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[0] .is_wysiwyg = "true";
defparam \m1|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \m1|Add1~3 (
// Equation(s):
// \m1|Add1~3_combout  = (\m2|Add1~0_combout  & (\m1|x_pos [3])) # (!\m2|Add1~0_combout  & ((\m1|Add0~6_combout )))

	.dataa(gnd),
	.datab(\m1|x_pos [3]),
	.datac(\m1|Add0~6_combout ),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m1|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~3 .lut_mask = 16'hCCF0;
defparam \m1|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \m1|Add1~2 (
// Equation(s):
// \m1|Add1~2_combout  = (\m2|Add1~0_combout  & (\m1|x_pos [2])) # (!\m2|Add1~0_combout  & ((\m1|Add0~4_combout )))

	.dataa(\m2|Add1~0_combout ),
	.datab(\m1|x_pos [2]),
	.datac(gnd),
	.datad(\m1|Add0~4_combout ),
	.cin(gnd),
	.combout(\m1|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~2 .lut_mask = 16'hDD88;
defparam \m1|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \m1|x_out[2]~12 (
// Equation(s):
// \m1|x_out[2]~12_combout  = ((\m1|pointer [2] $ (\m1|Add1~2_combout  $ (!\m1|x_out[1]~11 )))) # (GND)
// \m1|x_out[2]~13  = CARRY((\m1|pointer [2] & ((\m1|Add1~2_combout ) # (!\m1|x_out[1]~11 ))) # (!\m1|pointer [2] & (\m1|Add1~2_combout  & !\m1|x_out[1]~11 )))

	.dataa(\m1|pointer [2]),
	.datab(\m1|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|x_out[1]~11 ),
	.combout(\m1|x_out[2]~12_combout ),
	.cout(\m1|x_out[2]~13 ));
// synopsys translate_off
defparam \m1|x_out[2]~12 .lut_mask = 16'h698E;
defparam \m1|x_out[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \m1|x_out[3]~14 (
// Equation(s):
// \m1|x_out[3]~14_combout  = (\m1|Add1~3_combout  & ((\m1|pointer [3] & (\m1|x_out[2]~13  & VCC)) # (!\m1|pointer [3] & (!\m1|x_out[2]~13 )))) # (!\m1|Add1~3_combout  & ((\m1|pointer [3] & (!\m1|x_out[2]~13 )) # (!\m1|pointer [3] & ((\m1|x_out[2]~13 ) # 
// (GND)))))
// \m1|x_out[3]~15  = CARRY((\m1|Add1~3_combout  & (!\m1|pointer [3] & !\m1|x_out[2]~13 )) # (!\m1|Add1~3_combout  & ((!\m1|x_out[2]~13 ) # (!\m1|pointer [3]))))

	.dataa(\m1|Add1~3_combout ),
	.datab(\m1|pointer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|x_out[2]~13 ),
	.combout(\m1|x_out[3]~14_combout ),
	.cout(\m1|x_out[3]~15 ));
// synopsys translate_off
defparam \m1|x_out[3]~14 .lut_mask = 16'h9617;
defparam \m1|x_out[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \m1|x_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[3]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[3] .is_wysiwyg = "true";
defparam \m1|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \m1|x_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[2]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[2] .is_wysiwyg = "true";
defparam \m1|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \h0|WideOr6~0 (
// Equation(s):
// \h0|WideOr6~0_combout  = (\m1|x_out [3] & (\m1|x_out [0] & (\m1|x_out [1] $ (\m1|x_out [2])))) # (!\m1|x_out [3] & (!\m1|x_out [1] & (\m1|x_out [0] $ (\m1|x_out [2]))))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr6~0 .lut_mask = 16'h4184;
defparam \h0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \h0|WideOr5~0 (
// Equation(s):
// \h0|WideOr5~0_combout  = (\m1|x_out [1] & ((\m1|x_out [0] & (\m1|x_out [3])) # (!\m1|x_out [0] & ((\m1|x_out [2]))))) # (!\m1|x_out [1] & (\m1|x_out [2] & (\m1|x_out [0] $ (\m1|x_out [3]))))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr5~0 .lut_mask = 16'hB680;
defparam \h0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \h0|WideOr4~0 (
// Equation(s):
// \h0|WideOr4~0_combout  = (\m1|x_out [3] & (\m1|x_out [2] & ((\m1|x_out [1]) # (!\m1|x_out [0])))) # (!\m1|x_out [3] & (\m1|x_out [1] & (!\m1|x_out [0] & !\m1|x_out [2])))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr4~0 .lut_mask = 16'hB002;
defparam \h0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \h0|WideOr3~0 (
// Equation(s):
// \h0|WideOr3~0_combout  = (\m1|x_out [0] & (\m1|x_out [1] $ (((!\m1|x_out [2]))))) # (!\m1|x_out [0] & ((\m1|x_out [1] & (\m1|x_out [3] & !\m1|x_out [2])) # (!\m1|x_out [1] & (!\m1|x_out [3] & \m1|x_out [2]))))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr3~0 .lut_mask = 16'h8964;
defparam \h0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \h0|WideOr2~0 (
// Equation(s):
// \h0|WideOr2~0_combout  = (\m1|x_out [1] & (\m1|x_out [0] & (!\m1|x_out [3]))) # (!\m1|x_out [1] & ((\m1|x_out [2] & ((!\m1|x_out [3]))) # (!\m1|x_out [2] & (\m1|x_out [0]))))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \h0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \h0|WideOr1~0 (
// Equation(s):
// \h0|WideOr1~0_combout  = (\m1|x_out [1] & (!\m1|x_out [3] & ((\m1|x_out [0]) # (!\m1|x_out [2])))) # (!\m1|x_out [1] & (\m1|x_out [0] & (\m1|x_out [3] $ (!\m1|x_out [2]))))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr1~0 .lut_mask = 16'h480E;
defparam \h0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \h0|WideOr0~0 (
// Equation(s):
// \h0|WideOr0~0_combout  = (\m1|x_out [0] & ((\m1|x_out [3]) # (\m1|x_out [1] $ (\m1|x_out [2])))) # (!\m1|x_out [0] & ((\m1|x_out [1]) # (\m1|x_out [3] $ (\m1|x_out [2]))))

	.dataa(\m1|x_out [1]),
	.datab(\m1|x_out [0]),
	.datac(\m1|x_out [3]),
	.datad(\m1|x_out [2]),
	.cin(gnd),
	.combout(\h0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h0|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \h0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \m1|Add1~10 (
// Equation(s):
// \m1|Add1~10_combout  = (\m2|Add1~0_combout  & \m1|x_pos [7])

	.dataa(gnd),
	.datab(\m2|Add1~0_combout ),
	.datac(gnd),
	.datad(\m1|x_pos [7]),
	.cin(gnd),
	.combout(\m1|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~10 .lut_mask = 16'hCC00;
defparam \m1|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \m1|Add1~11 (
// Equation(s):
// \m1|Add1~11_combout  = (!\m2|Add1~0_combout  & \m1|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|Add1~0_combout ),
	.datad(\m1|Add0~14_combout ),
	.cin(gnd),
	.combout(\m1|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~11 .lut_mask = 16'h0F00;
defparam \m1|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \m1|Add1~8 (
// Equation(s):
// \m1|Add1~8_combout  = (\m2|Add1~0_combout  & \m1|x_pos [6])

	.dataa(\m2|Add1~0_combout ),
	.datab(\m1|x_pos [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~8 .lut_mask = 16'h8888;
defparam \m1|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \m1|Add1~9 (
// Equation(s):
// \m1|Add1~9_combout  = (!\m2|Add1~0_combout  & \m1|Add0~12_combout )

	.dataa(\m2|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1|Add0~12_combout ),
	.cin(gnd),
	.combout(\m1|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~9 .lut_mask = 16'h5500;
defparam \m1|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \m1|Add1~6 (
// Equation(s):
// \m1|Add1~6_combout  = (\m1|x_pos [5] & \m2|Add1~0_combout )

	.dataa(gnd),
	.datab(\m1|x_pos [5]),
	.datac(\m2|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~6 .lut_mask = 16'hC0C0;
defparam \m1|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \m1|Add1~7 (
// Equation(s):
// \m1|Add1~7_combout  = (!\m2|Add1~0_combout  & \m1|Add0~10_combout )

	.dataa(\m2|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1|Add0~10_combout ),
	.cin(gnd),
	.combout(\m1|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~7 .lut_mask = 16'h5500;
defparam \m1|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \m1|Add1~4 (
// Equation(s):
// \m1|Add1~4_combout  = (\m2|Add1~0_combout  & \m1|x_pos [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|Add1~0_combout ),
	.datad(\m1|x_pos [4]),
	.cin(gnd),
	.combout(\m1|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~4 .lut_mask = 16'hF000;
defparam \m1|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \m1|Add1~5 (
// Equation(s):
// \m1|Add1~5_combout  = (!\m2|Add1~0_combout  & \m1|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|Add1~0_combout ),
	.datad(\m1|Add0~8_combout ),
	.cin(gnd),
	.combout(\m1|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add1~5 .lut_mask = 16'h0F00;
defparam \m1|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \m1|x_out[4]~16 (
// Equation(s):
// \m1|x_out[4]~16_combout  = ((\m1|Add1~4_combout  $ (\m1|Add1~5_combout  $ (!\m1|x_out[3]~15 )))) # (GND)
// \m1|x_out[4]~17  = CARRY((\m1|Add1~4_combout  & ((\m1|Add1~5_combout ) # (!\m1|x_out[3]~15 ))) # (!\m1|Add1~4_combout  & (\m1|Add1~5_combout  & !\m1|x_out[3]~15 )))

	.dataa(\m1|Add1~4_combout ),
	.datab(\m1|Add1~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|x_out[3]~15 ),
	.combout(\m1|x_out[4]~16_combout ),
	.cout(\m1|x_out[4]~17 ));
// synopsys translate_off
defparam \m1|x_out[4]~16 .lut_mask = 16'h698E;
defparam \m1|x_out[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \m1|x_out[5]~18 (
// Equation(s):
// \m1|x_out[5]~18_combout  = (\m1|Add1~6_combout  & ((\m1|Add1~7_combout  & (\m1|x_out[4]~17  & VCC)) # (!\m1|Add1~7_combout  & (!\m1|x_out[4]~17 )))) # (!\m1|Add1~6_combout  & ((\m1|Add1~7_combout  & (!\m1|x_out[4]~17 )) # (!\m1|Add1~7_combout  & 
// ((\m1|x_out[4]~17 ) # (GND)))))
// \m1|x_out[5]~19  = CARRY((\m1|Add1~6_combout  & (!\m1|Add1~7_combout  & !\m1|x_out[4]~17 )) # (!\m1|Add1~6_combout  & ((!\m1|x_out[4]~17 ) # (!\m1|Add1~7_combout ))))

	.dataa(\m1|Add1~6_combout ),
	.datab(\m1|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|x_out[4]~17 ),
	.combout(\m1|x_out[5]~18_combout ),
	.cout(\m1|x_out[5]~19 ));
// synopsys translate_off
defparam \m1|x_out[5]~18 .lut_mask = 16'h9617;
defparam \m1|x_out[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \m1|x_out[6]~20 (
// Equation(s):
// \m1|x_out[6]~20_combout  = ((\m1|Add1~8_combout  $ (\m1|Add1~9_combout  $ (!\m1|x_out[5]~19 )))) # (GND)
// \m1|x_out[6]~21  = CARRY((\m1|Add1~8_combout  & ((\m1|Add1~9_combout ) # (!\m1|x_out[5]~19 ))) # (!\m1|Add1~8_combout  & (\m1|Add1~9_combout  & !\m1|x_out[5]~19 )))

	.dataa(\m1|Add1~8_combout ),
	.datab(\m1|Add1~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|x_out[5]~19 ),
	.combout(\m1|x_out[6]~20_combout ),
	.cout(\m1|x_out[6]~21 ));
// synopsys translate_off
defparam \m1|x_out[6]~20 .lut_mask = 16'h698E;
defparam \m1|x_out[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \m1|x_out[7]~22 (
// Equation(s):
// \m1|x_out[7]~22_combout  = \m1|Add1~10_combout  $ (\m1|x_out[6]~21  $ (\m1|Add1~11_combout ))

	.dataa(gnd),
	.datab(\m1|Add1~10_combout ),
	.datac(gnd),
	.datad(\m1|Add1~11_combout ),
	.cin(\m1|x_out[6]~21 ),
	.combout(\m1|x_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \m1|x_out[7]~22 .lut_mask = 16'hC33C;
defparam \m1|x_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \m1|x_out[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[7] .is_wysiwyg = "true";
defparam \m1|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \m1|x_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[4] .is_wysiwyg = "true";
defparam \m1|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \m1|x_out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[5]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[5] .is_wysiwyg = "true";
defparam \m1|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \m1|x_out[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|x_out[6]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|x_out[6] .is_wysiwyg = "true";
defparam \m1|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \h1|WideOr6~0 (
// Equation(s):
// \h1|WideOr6~0_combout  = (\m1|x_out [7] & (\m1|x_out [4] & (\m1|x_out [5] $ (\m1|x_out [6])))) # (!\m1|x_out [7] & (!\m1|x_out [5] & (\m1|x_out [4] $ (\m1|x_out [6]))))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr6~0 .lut_mask = 16'h0984;
defparam \h1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \h1|WideOr5~0 (
// Equation(s):
// \h1|WideOr5~0_combout  = (\m1|x_out [7] & ((\m1|x_out [4] & (\m1|x_out [5])) # (!\m1|x_out [4] & ((\m1|x_out [6]))))) # (!\m1|x_out [7] & (\m1|x_out [6] & (\m1|x_out [4] $ (\m1|x_out [5]))))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr5~0 .lut_mask = 16'hB680;
defparam \h1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \h1|WideOr4~0 (
// Equation(s):
// \h1|WideOr4~0_combout  = (\m1|x_out [7] & (\m1|x_out [6] & ((\m1|x_out [5]) # (!\m1|x_out [4])))) # (!\m1|x_out [7] & (!\m1|x_out [4] & (\m1|x_out [5] & !\m1|x_out [6])))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr4~0 .lut_mask = 16'hA210;
defparam \h1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \h1|WideOr3~0 (
// Equation(s):
// \h1|WideOr3~0_combout  = (\m1|x_out [4] & ((\m1|x_out [5] $ (!\m1|x_out [6])))) # (!\m1|x_out [4] & ((\m1|x_out [7] & (\m1|x_out [5] & !\m1|x_out [6])) # (!\m1|x_out [7] & (!\m1|x_out [5] & \m1|x_out [6]))))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr3~0 .lut_mask = 16'hC12C;
defparam \h1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \h1|WideOr2~0 (
// Equation(s):
// \h1|WideOr2~0_combout  = (\m1|x_out [5] & (!\m1|x_out [7] & (\m1|x_out [4]))) # (!\m1|x_out [5] & ((\m1|x_out [6] & (!\m1|x_out [7])) # (!\m1|x_out [6] & ((\m1|x_out [4])))))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr2~0 .lut_mask = 16'h454C;
defparam \h1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \h1|WideOr1~0 (
// Equation(s):
// \h1|WideOr1~0_combout  = (\m1|x_out [4] & (\m1|x_out [7] $ (((\m1|x_out [5]) # (!\m1|x_out [6]))))) # (!\m1|x_out [4] & (!\m1|x_out [7] & (\m1|x_out [5] & !\m1|x_out [6])))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr1~0 .lut_mask = 16'h4854;
defparam \h1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \h1|WideOr0~0 (
// Equation(s):
// \h1|WideOr0~0_combout  = (\m1|x_out [4] & ((\m1|x_out [7]) # (\m1|x_out [5] $ (\m1|x_out [6])))) # (!\m1|x_out [4] & ((\m1|x_out [5]) # (\m1|x_out [7] $ (\m1|x_out [6]))))

	.dataa(\m1|x_out [7]),
	.datab(\m1|x_out [4]),
	.datac(\m1|x_out [5]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\h1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h1|WideOr0~0 .lut_mask = 16'hBDFA;
defparam \h1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \FSM|state[3]~1 (
// Equation(s):
// \FSM|state[3]~1_combout  = (!\FSM|curState.gameOver~q  & !\FSM|curState.detectHits~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|curState.gameOver~q ),
	.datad(\FSM|curState.detectHits~q ),
	.cin(gnd),
	.combout(\FSM|state[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|state[3]~1 .lut_mask = 16'h000F;
defparam \FSM|state[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \FSM|WideOr2 (
// Equation(s):
// \FSM|WideOr2~combout  = (\FSM|curState.dM1~q ) # ((\FSM|curState.dPlayer~q ) # ((\FSM|curState.gameOver~q ) # (\FSM|curState.dM2~q )))

	.dataa(\FSM|curState.dM1~q ),
	.datab(\FSM|curState.dPlayer~q ),
	.datac(\FSM|curState.gameOver~q ),
	.datad(\FSM|curState.dM2~q ),
	.cin(gnd),
	.combout(\FSM|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \FSM|WideOr2 .lut_mask = 16'hFFFE;
defparam \FSM|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \h2|WideOr6~0 (
// Equation(s):
// \h2|WideOr6~0_combout  = (\FSM|WideOr1~1_combout  & (\FSM|state[3]~1_combout  $ (((\FSM|WideOr2~combout ))))) # (!\FSM|WideOr1~1_combout  & (((\FSM|WideOr1~0_combout  & \FSM|WideOr2~combout ))))

	.dataa(\FSM|state[3]~1_combout ),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|WideOr2~combout ),
	.datad(\FSM|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr6~0 .lut_mask = 16'h5AC0;
defparam \h2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \h2|WideOr5~0 (
// Equation(s):
// \h2|WideOr5~0_combout  = (\FSM|state[3]~1_combout  & (((\FSM|WideOr2~combout  & \FSM|WideOr1~1_combout )))) # (!\FSM|state[3]~1_combout  & (!\FSM|WideOr1~0_combout  & ((!\FSM|WideOr1~1_combout ))))

	.dataa(\FSM|state[3]~1_combout ),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|WideOr2~combout ),
	.datad(\FSM|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr5~0 .lut_mask = 16'hA011;
defparam \h2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \h2|WideOr4~0 (
// Equation(s):
// \h2|WideOr4~0_combout  = (\FSM|WideOr1~0_combout ) # ((\FSM|WideOr1~1_combout ) # ((\FSM|WideOr2~combout  & \FSM|state[3]~1_combout )))

	.dataa(\FSM|WideOr1~0_combout ),
	.datab(\FSM|WideOr2~combout ),
	.datac(\FSM|WideOr1~1_combout ),
	.datad(\FSM|state[3]~1_combout ),
	.cin(gnd),
	.combout(\h2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr4~0 .lut_mask = 16'hFEFA;
defparam \h2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \h2|WideOr3~0 (
// Equation(s):
// \h2|WideOr3~0_combout  = (\FSM|WideOr1~1_combout  & (((!\FSM|WideOr2~combout )))) # (!\FSM|WideOr1~1_combout  & ((\FSM|WideOr1~0_combout  & (\FSM|state[3]~1_combout  $ (!\FSM|WideOr2~combout ))) # (!\FSM|WideOr1~0_combout  & (!\FSM|state[3]~1_combout  & 
// \FSM|WideOr2~combout ))))

	.dataa(\FSM|WideOr1~0_combout ),
	.datab(\FSM|WideOr1~1_combout ),
	.datac(\FSM|state[3]~1_combout ),
	.datad(\FSM|WideOr2~combout ),
	.cin(gnd),
	.combout(\h2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr3~0 .lut_mask = 16'h21CE;
defparam \h2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \h2|WideOr2~4 (
// Equation(s):
// \h2|WideOr2~4_combout  = ((!\FSM|curState.eM2~q  & (!\FSM|curState.dM2~q  & !\FSM|WideOr2~combout ))) # (!\FSM|state[3]~1_combout )

	.dataa(\FSM|curState.eM2~q ),
	.datab(\FSM|state[3]~1_combout ),
	.datac(\FSM|curState.dM2~q ),
	.datad(\FSM|WideOr2~combout ),
	.cin(gnd),
	.combout(\h2|WideOr2~4_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr2~4 .lut_mask = 16'h3337;
defparam \h2|WideOr2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \h2|WideOr1~0 (
// Equation(s):
// \h2|WideOr1~0_combout  = (\FSM|WideOr1~1_combout  & (((\FSM|state[3]~1_combout ) # (!\FSM|WideOr2~combout )))) # (!\FSM|WideOr1~1_combout  & ((\FSM|WideOr1~0_combout  & ((!\FSM|WideOr2~combout ))) # (!\FSM|WideOr1~0_combout  & (!\FSM|state[3]~1_combout 
// ))))

	.dataa(\FSM|WideOr1~0_combout ),
	.datab(\FSM|WideOr1~1_combout ),
	.datac(\FSM|state[3]~1_combout ),
	.datad(\FSM|WideOr2~combout ),
	.cin(gnd),
	.combout(\h2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr1~0 .lut_mask = 16'hC1EF;
defparam \h2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \h2|WideOr0~0 (
// Equation(s):
// \h2|WideOr0~0_combout  = (!\FSM|curState.detectHits~q  & (\FSM|WideOr1~0_combout  & (!\FSM|WideOr1~1_combout  & !\FSM|curState.gameOver~q )))

	.dataa(\FSM|curState.detectHits~q ),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|WideOr1~1_combout ),
	.datad(\FSM|curState.gameOver~q ),
	.cin(gnd),
	.combout(\h2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h2|WideOr0~0 .lut_mask = 16'h0004;
defparam \h2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \m2|Add1~2 (
// Equation(s):
// \m2|Add1~2_combout  = (\m2|Add1~0_combout  & (\m2|x_pos [1])) # (!\m2|Add1~0_combout  & ((\m2|Add0~2_combout )))

	.dataa(gnd),
	.datab(\m2|Add1~0_combout ),
	.datac(\m2|x_pos [1]),
	.datad(\m2|Add0~2_combout ),
	.cin(gnd),
	.combout(\m2|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~2 .lut_mask = 16'hF3C0;
defparam \m2|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \m2|Add1~1 (
// Equation(s):
// \m2|Add1~1_combout  = (\m2|Add1~0_combout  & (\m2|x_pos [0])) # (!\m2|Add1~0_combout  & ((\m2|Add0~0_combout )))

	.dataa(\m2|x_pos [0]),
	.datab(\m2|Add1~0_combout ),
	.datac(gnd),
	.datad(\m2|Add0~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~1 .lut_mask = 16'hBB88;
defparam \m2|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \m2|x_out[0]~8 (
// Equation(s):
// \m2|x_out[0]~8_combout  = (\m2|Add1~1_combout  & (\m2|pointer [0] $ (VCC))) # (!\m2|Add1~1_combout  & (\m2|pointer [0] & VCC))
// \m2|x_out[0]~9  = CARRY((\m2|Add1~1_combout  & \m2|pointer [0]))

	.dataa(\m2|Add1~1_combout ),
	.datab(\m2|pointer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\m2|x_out[0]~8_combout ),
	.cout(\m2|x_out[0]~9 ));
// synopsys translate_off
defparam \m2|x_out[0]~8 .lut_mask = 16'h6688;
defparam \m2|x_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \m2|x_out[1]~10 (
// Equation(s):
// \m2|x_out[1]~10_combout  = (\m2|pointer [1] & ((\m2|Add1~2_combout  & (\m2|x_out[0]~9  & VCC)) # (!\m2|Add1~2_combout  & (!\m2|x_out[0]~9 )))) # (!\m2|pointer [1] & ((\m2|Add1~2_combout  & (!\m2|x_out[0]~9 )) # (!\m2|Add1~2_combout  & ((\m2|x_out[0]~9 ) # 
// (GND)))))
// \m2|x_out[1]~11  = CARRY((\m2|pointer [1] & (!\m2|Add1~2_combout  & !\m2|x_out[0]~9 )) # (!\m2|pointer [1] & ((!\m2|x_out[0]~9 ) # (!\m2|Add1~2_combout ))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|x_out[0]~9 ),
	.combout(\m2|x_out[1]~10_combout ),
	.cout(\m2|x_out[1]~11 ));
// synopsys translate_off
defparam \m2|x_out[1]~10 .lut_mask = 16'h9617;
defparam \m2|x_out[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \m2|x_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[1]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[1] .is_wysiwyg = "true";
defparam \m2|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \m2|x_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[0]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[0] .is_wysiwyg = "true";
defparam \m2|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \m2|Add1~4 (
// Equation(s):
// \m2|Add1~4_combout  = (\m2|Add1~0_combout  & ((\m2|x_pos [3]))) # (!\m2|Add1~0_combout  & (\m2|Add0~6_combout ))

	.dataa(\m2|Add0~6_combout ),
	.datab(\m2|x_pos [3]),
	.datac(gnd),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~4 .lut_mask = 16'hCCAA;
defparam \m2|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \m2|Add1~3 (
// Equation(s):
// \m2|Add1~3_combout  = (\m2|Add1~0_combout  & (\m2|x_pos [2])) # (!\m2|Add1~0_combout  & ((\m2|Add0~4_combout )))

	.dataa(gnd),
	.datab(\m2|Add1~0_combout ),
	.datac(\m2|x_pos [2]),
	.datad(\m2|Add0~4_combout ),
	.cin(gnd),
	.combout(\m2|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~3 .lut_mask = 16'hF3C0;
defparam \m2|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \m2|x_out[2]~12 (
// Equation(s):
// \m2|x_out[2]~12_combout  = ((\m2|Add1~3_combout  $ (\m2|pointer [2] $ (!\m2|x_out[1]~11 )))) # (GND)
// \m2|x_out[2]~13  = CARRY((\m2|Add1~3_combout  & ((\m2|pointer [2]) # (!\m2|x_out[1]~11 ))) # (!\m2|Add1~3_combout  & (\m2|pointer [2] & !\m2|x_out[1]~11 )))

	.dataa(\m2|Add1~3_combout ),
	.datab(\m2|pointer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|x_out[1]~11 ),
	.combout(\m2|x_out[2]~12_combout ),
	.cout(\m2|x_out[2]~13 ));
// synopsys translate_off
defparam \m2|x_out[2]~12 .lut_mask = 16'h698E;
defparam \m2|x_out[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \m2|x_out[3]~14 (
// Equation(s):
// \m2|x_out[3]~14_combout  = (\m2|pointer [3] & ((\m2|Add1~4_combout  & (\m2|x_out[2]~13  & VCC)) # (!\m2|Add1~4_combout  & (!\m2|x_out[2]~13 )))) # (!\m2|pointer [3] & ((\m2|Add1~4_combout  & (!\m2|x_out[2]~13 )) # (!\m2|Add1~4_combout  & ((\m2|x_out[2]~13 
// ) # (GND)))))
// \m2|x_out[3]~15  = CARRY((\m2|pointer [3] & (!\m2|Add1~4_combout  & !\m2|x_out[2]~13 )) # (!\m2|pointer [3] & ((!\m2|x_out[2]~13 ) # (!\m2|Add1~4_combout ))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|x_out[2]~13 ),
	.combout(\m2|x_out[3]~14_combout ),
	.cout(\m2|x_out[3]~15 ));
// synopsys translate_off
defparam \m2|x_out[3]~14 .lut_mask = 16'h9617;
defparam \m2|x_out[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \m2|x_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[3]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[3] .is_wysiwyg = "true";
defparam \m2|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \m2|x_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[2]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[2] .is_wysiwyg = "true";
defparam \m2|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \h4|WideOr6~0 (
// Equation(s):
// \h4|WideOr6~0_combout  = (\m2|x_out [3] & (\m2|x_out [0] & (\m2|x_out [1] $ (\m2|x_out [2])))) # (!\m2|x_out [3] & (!\m2|x_out [1] & (\m2|x_out [0] $ (\m2|x_out [2]))))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr6~0 .lut_mask = 16'h4184;
defparam \h4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \h4|WideOr5~0 (
// Equation(s):
// \h4|WideOr5~0_combout  = (\m2|x_out [1] & ((\m2|x_out [0] & (\m2|x_out [3])) # (!\m2|x_out [0] & ((\m2|x_out [2]))))) # (!\m2|x_out [1] & (\m2|x_out [2] & (\m2|x_out [0] $ (\m2|x_out [3]))))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr5~0 .lut_mask = 16'hB680;
defparam \h4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \h4|WideOr4~0 (
// Equation(s):
// \h4|WideOr4~0_combout  = (\m2|x_out [3] & (\m2|x_out [2] & ((\m2|x_out [1]) # (!\m2|x_out [0])))) # (!\m2|x_out [3] & (\m2|x_out [1] & (!\m2|x_out [0] & !\m2|x_out [2])))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr4~0 .lut_mask = 16'hB002;
defparam \h4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \h4|WideOr3~0 (
// Equation(s):
// \h4|WideOr3~0_combout  = (\m2|x_out [0] & (\m2|x_out [1] $ (((!\m2|x_out [2]))))) # (!\m2|x_out [0] & ((\m2|x_out [1] & (\m2|x_out [3] & !\m2|x_out [2])) # (!\m2|x_out [1] & (!\m2|x_out [3] & \m2|x_out [2]))))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr3~0 .lut_mask = 16'h8964;
defparam \h4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \h4|WideOr2~0 (
// Equation(s):
// \h4|WideOr2~0_combout  = (\m2|x_out [1] & (\m2|x_out [0] & (!\m2|x_out [3]))) # (!\m2|x_out [1] & ((\m2|x_out [2] & ((!\m2|x_out [3]))) # (!\m2|x_out [2] & (\m2|x_out [0]))))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \h4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \h4|WideOr1~0 (
// Equation(s):
// \h4|WideOr1~0_combout  = (\m2|x_out [1] & (!\m2|x_out [3] & ((\m2|x_out [0]) # (!\m2|x_out [2])))) # (!\m2|x_out [1] & (\m2|x_out [0] & (\m2|x_out [3] $ (!\m2|x_out [2]))))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr1~0 .lut_mask = 16'h480E;
defparam \h4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \h4|WideOr0~0 (
// Equation(s):
// \h4|WideOr0~0_combout  = (\m2|x_out [0] & ((\m2|x_out [3]) # (\m2|x_out [1] $ (\m2|x_out [2])))) # (!\m2|x_out [0] & ((\m2|x_out [1]) # (\m2|x_out [3] $ (\m2|x_out [2]))))

	.dataa(\m2|x_out [1]),
	.datab(\m2|x_out [0]),
	.datac(\m2|x_out [3]),
	.datad(\m2|x_out [2]),
	.cin(gnd),
	.combout(\h4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \h4|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \h4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N7
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y44_N9
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y44_N11
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y44_N13
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y44_N15
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N5
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N18
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y44_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y44_N21
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N22
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N2
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(gnd),
	.datac(\VGA|controller|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h5050;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N3
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (\VGA|controller|xCounter [9] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h0080;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N28
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & (\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [5]),
	.datab(\VGA|controller|xCounter [6]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h1000;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N26
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Equal0~1_combout  & (\VGA|controller|xCounter [3] & \VGA|controller|Equal0~0_combout )))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|Equal0~1_combout ),
	.datac(\VGA|controller|xCounter [3]),
	.datad(\VGA|controller|Equal0~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N24
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N0
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N1
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N30
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])))

	.dataa(\VGA|controller|xCounter [2]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [0]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFEEE;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [6] & \VGA|controller|xCounter [4]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [6]),
	.datad(\VGA|controller|xCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8103;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = ((\VGA|controller|VGA_HS1~1_combout ) # ((\VGA|controller|xCounter [8]) # (!\VGA|controller|xCounter [7]))) # (!\VGA|controller|xCounter [9])

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|VGA_HS1~1_combout ),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFDFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N3
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y50_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = \VGA|controller|VGA_HS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_HS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y50_N5
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N8
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N10
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N20
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~8_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [4]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~8_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N21
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N12
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N2
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [5]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~10_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Add1~10_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N3
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N14
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N28
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [6]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~12_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Add1~12_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N29
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N16
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N26
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~14_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [7]) # 
// ((\VGA|controller|Add1~14_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N27
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N18
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N24
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~16_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [8]) # 
// ((\VGA|controller|Add1~16_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~16_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N25
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N2
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h33CC;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N24
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~0_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((\VGA|controller|Add1~0_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N25
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N4
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N30
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~2_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((\VGA|controller|Add1~2_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~2_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N31
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N26
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N20
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|Add1~17  $ (\VGA|controller|yCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|yCounter [9]),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N28
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~18_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [9]) # 
// ((\VGA|controller|Add1~18_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~18_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N29
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N8
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [9] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0080;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N0
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [5] & !\VGA|controller|yCounter [6])

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0303;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N22
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~1_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~2_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|always1~1_combout ),
	.datab(\VGA|controller|always1~0_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|always1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'h8F0F;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N6
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N22
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~4_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [2]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~4_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Add1~4_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N23
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y42_N0
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Equal0~2_combout  & (\VGA|controller|Add1~6_combout  & ((!\VGA|controller|yCounter[8]~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [3]) # 
// ((\VGA|controller|Add1~6_combout  & !\VGA|controller|yCounter[8]~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|Add1~6_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h50DC;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y42_N1
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = (((\VGA|controller|yCounter [9]) # (\VGA|controller|yCounter [4])) # (!\VGA|controller|yCounter [2])) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFF7;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [7] & \VGA|controller|yCounter [8])))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|yCounter [8]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = (\VGA|controller|VGA_VS1~0_combout ) # ((\VGA|controller|yCounter [0] $ (!\VGA|controller|yCounter [1])) # (!\VGA|controller|VGA_VS1~1_combout ))

	.dataa(\VGA|controller|VGA_VS1~0_combout ),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hEBFF;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N13
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneive_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = \VGA|controller|VGA_VS1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N29
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [8] & !\VGA|controller|xCounter [7])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [9]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h1113;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|VGA_BLANK1~0_combout ),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00F0;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N19
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N0
cycloneive_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = \VGA|controller|VGA_BLANK1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|VGA_BLANK1~q ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \VGA|controller|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N1
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!\FSM|curState.ePlayer~q  & (\FSM|WideOr2~combout  & (!\FSM|curState.dPlayer~q  & !\FSM|WideOr1~1_combout )))

	.dataa(\FSM|curState.ePlayer~q ),
	.datab(\FSM|WideOr2~combout ),
	.datac(\FSM|curState.dPlayer~q ),
	.datad(\FSM|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0004;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \x_out[5]~0 (
// Equation(s):
// \x_out[5]~0_combout  = ((\FSM|state[3]~1_combout  & (\FSM|WideOr1~1_combout )) # (!\FSM|state[3]~1_combout  & ((!\Equal0~4_combout )))) # (!\FSM|curState.idle~q )

	.dataa(\FSM|WideOr1~1_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\FSM|curState.idle~q ),
	.datad(\FSM|state[3]~1_combout ),
	.cin(gnd),
	.combout(\x_out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[5]~0 .lut_mask = 16'hAF3F;
defparam \x_out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\FSM|WideOr1~1_combout ) # (((!\FSM|state[3]~1_combout ) # (!\FSM|curState.idle~q )) # (!\FSM|WideOr1~0_combout ))

	.dataa(\FSM|WideOr1~1_combout ),
	.datab(\FSM|WideOr1~0_combout ),
	.datac(\FSM|curState.idle~q ),
	.datad(\FSM|state[3]~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hBFFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \m2|Add2~0 (
// Equation(s):
// \m2|Add2~0_combout  = (\FSM|curState.gameOver~q ) # ((\FSM|curState.dM2~q ) # ((\FSM|WideOr11~0_combout ) # (\FSM|curState.dM1~q )))

	.dataa(\FSM|curState.gameOver~q ),
	.datab(\FSM|curState.dM2~q ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\FSM|curState.dM1~q ),
	.cin(gnd),
	.combout(\m2|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add2~0 .lut_mask = 16'hFFFE;
defparam \m2|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \m1|Add2~0 (
// Equation(s):
// \m1|Add2~0_combout  = (\m1|pointer [5] & !\m2|Add2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m1|pointer [5]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add2~0 .lut_mask = 16'h00F0;
defparam \m1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \m1|Add2~1 (
// Equation(s):
// \m1|Add2~1_combout  = (\m2|Add2~0_combout  & ((\m1|pointer [5]))) # (!\m2|Add2~0_combout  & (\FSM|shift_amount [1]))

	.dataa(gnd),
	.datab(\FSM|shift_amount [1]),
	.datac(\m1|pointer [5]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m1|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add2~1 .lut_mask = 16'hF0CC;
defparam \m1|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \m1|Add2~3 (
// Equation(s):
// \m1|Add2~3_combout  = (\m2|Add2~0_combout  & ((\m1|pointer [4]))) # (!\m2|Add2~0_combout  & (\FSM|shift_amount [0]))

	.dataa(\FSM|shift_amount [0]),
	.datab(\m1|pointer [4]),
	.datac(gnd),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m1|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add2~3 .lut_mask = 16'hCCAA;
defparam \m1|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \m1|Add2~2 (
// Equation(s):
// \m1|Add2~2_combout  = (\m1|pointer [4] & !\m2|Add2~0_combout )

	.dataa(gnd),
	.datab(\m1|pointer [4]),
	.datac(gnd),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m1|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Add2~2 .lut_mask = 16'h00CC;
defparam \m1|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \m1|y_out[0]~4 (
// Equation(s):
// \m1|y_out[0]~4_combout  = (\m1|Add2~3_combout  & (\m1|Add2~2_combout  $ (VCC))) # (!\m1|Add2~3_combout  & (\m1|Add2~2_combout  & VCC))
// \m1|y_out[0]~5  = CARRY((\m1|Add2~3_combout  & \m1|Add2~2_combout ))

	.dataa(\m1|Add2~3_combout ),
	.datab(\m1|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\m1|y_out[0]~4_combout ),
	.cout(\m1|y_out[0]~5 ));
// synopsys translate_off
defparam \m1|y_out[0]~4 .lut_mask = 16'h6688;
defparam \m1|y_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \m1|y_out[1]~6 (
// Equation(s):
// \m1|y_out[1]~6_combout  = (\m1|Add2~0_combout  & ((\m1|Add2~1_combout  & (\m1|y_out[0]~5  & VCC)) # (!\m1|Add2~1_combout  & (!\m1|y_out[0]~5 )))) # (!\m1|Add2~0_combout  & ((\m1|Add2~1_combout  & (!\m1|y_out[0]~5 )) # (!\m1|Add2~1_combout  & 
// ((\m1|y_out[0]~5 ) # (GND)))))
// \m1|y_out[1]~7  = CARRY((\m1|Add2~0_combout  & (!\m1|Add2~1_combout  & !\m1|y_out[0]~5 )) # (!\m1|Add2~0_combout  & ((!\m1|y_out[0]~5 ) # (!\m1|Add2~1_combout ))))

	.dataa(\m1|Add2~0_combout ),
	.datab(\m1|Add2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|y_out[0]~5 ),
	.combout(\m1|y_out[1]~6_combout ),
	.cout(\m1|y_out[1]~7 ));
// synopsys translate_off
defparam \m1|y_out[1]~6 .lut_mask = 16'h9617;
defparam \m1|y_out[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \m1|y_out[2]~8 (
// Equation(s):
// \m1|y_out[2]~8_combout  = (\m1|y_out[1]~7  & (((\m2|Add2~0_combout ) # (!\FSM|shift_amount [1])))) # (!\m1|y_out[1]~7  & ((((\m2|Add2~0_combout ) # (!\FSM|shift_amount [1])))))
// \m1|y_out[2]~9  = CARRY((!\m1|y_out[1]~7  & ((\m2|Add2~0_combout ) # (!\FSM|shift_amount [1]))))

	.dataa(\m2|Add2~0_combout ),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\m1|y_out[1]~7 ),
	.combout(\m1|y_out[2]~8_combout ),
	.cout(\m1|y_out[2]~9 ));
// synopsys translate_off
defparam \m1|y_out[2]~8 .lut_mask = 16'hB40B;
defparam \m1|y_out[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \m1|y_out[3]~10 (
// Equation(s):
// \m1|y_out[3]~10_combout  = \m1|y_out[2]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\m1|y_out[2]~9 ),
	.combout(\m1|y_out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \m1|y_out[3]~10 .lut_mask = 16'hF0F0;
defparam \m1|y_out[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \m1|y_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|y_out[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|y_out[3] .is_wysiwyg = "true";
defparam \m1|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \player|Add2~6 (
// Equation(s):
// \player|Add2~6_combout  = (\m2|Add2~0_combout  & (!\player|y_pos [3])) # (!\m2|Add2~0_combout  & ((\player|Add5~6_combout )))

	.dataa(\m2|Add2~0_combout ),
	.datab(gnd),
	.datac(\player|y_pos [3]),
	.datad(\player|Add5~6_combout ),
	.cin(gnd),
	.combout(\player|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~6 .lut_mask = 16'h5F0A;
defparam \player|Add2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \player|Add2~7 (
// Equation(s):
// \player|Add2~7_combout  = (\m2|Add2~0_combout  & (!\player|y_pos [2])) # (!\m2|Add2~0_combout  & ((\player|Add5~4_combout )))

	.dataa(\m2|Add2~0_combout ),
	.datab(\player|y_pos [2]),
	.datac(gnd),
	.datad(\player|Add5~4_combout ),
	.cin(gnd),
	.combout(\player|Add2~7_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~7 .lut_mask = 16'h7722;
defparam \player|Add2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \player|Add2~8 (
// Equation(s):
// \player|Add2~8_combout  = (\m2|Add2~0_combout  & ((\player|y_pos [1]))) # (!\m2|Add2~0_combout  & (\player|Add5~2_combout ))

	.dataa(\player|Add5~2_combout ),
	.datab(\m2|Add2~0_combout ),
	.datac(gnd),
	.datad(\player|y_pos [1]),
	.cin(gnd),
	.combout(\player|Add2~8_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~8 .lut_mask = 16'hEE22;
defparam \player|Add2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \player|Add2~9 (
// Equation(s):
// \player|Add2~9_combout  = (\m2|Add2~0_combout  & (\player|y_pos [0])) # (!\m2|Add2~0_combout  & ((\player|Add5~0_combout )))

	.dataa(\m2|Add2~0_combout ),
	.datab(gnd),
	.datac(\player|y_pos [0]),
	.datad(\player|Add5~0_combout ),
	.cin(gnd),
	.combout(\player|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~9 .lut_mask = 16'hF5A0;
defparam \player|Add2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \player|y_out[0]~7 (
// Equation(s):
// \player|y_out[0]~7_combout  = (\player|Add2~9_combout  & (\player|pointer [4] $ (VCC))) # (!\player|Add2~9_combout  & (\player|pointer [4] & VCC))
// \player|y_out[0]~8  = CARRY((\player|Add2~9_combout  & \player|pointer [4]))

	.dataa(\player|Add2~9_combout ),
	.datab(\player|pointer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\player|y_out[0]~7_combout ),
	.cout(\player|y_out[0]~8 ));
// synopsys translate_off
defparam \player|y_out[0]~7 .lut_mask = 16'h6688;
defparam \player|y_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \player|y_out[1]~9 (
// Equation(s):
// \player|y_out[1]~9_combout  = (\player|Add2~8_combout  & ((\player|pointer [5] & (\player|y_out[0]~8  & VCC)) # (!\player|pointer [5] & (!\player|y_out[0]~8 )))) # (!\player|Add2~8_combout  & ((\player|pointer [5] & (!\player|y_out[0]~8 )) # 
// (!\player|pointer [5] & ((\player|y_out[0]~8 ) # (GND)))))
// \player|y_out[1]~10  = CARRY((\player|Add2~8_combout  & (!\player|pointer [5] & !\player|y_out[0]~8 )) # (!\player|Add2~8_combout  & ((!\player|y_out[0]~8 ) # (!\player|pointer [5]))))

	.dataa(\player|Add2~8_combout ),
	.datab(\player|pointer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|y_out[0]~8 ),
	.combout(\player|y_out[1]~9_combout ),
	.cout(\player|y_out[1]~10 ));
// synopsys translate_off
defparam \player|y_out[1]~9 .lut_mask = 16'h9617;
defparam \player|y_out[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \player|y_out[2]~11 (
// Equation(s):
// \player|y_out[2]~11_combout  = ((\player|pointer [6] $ (\player|Add2~7_combout  $ (!\player|y_out[1]~10 )))) # (GND)
// \player|y_out[2]~12  = CARRY((\player|pointer [6] & ((\player|Add2~7_combout ) # (!\player|y_out[1]~10 ))) # (!\player|pointer [6] & (\player|Add2~7_combout  & !\player|y_out[1]~10 )))

	.dataa(\player|pointer [6]),
	.datab(\player|Add2~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|y_out[1]~10 ),
	.combout(\player|y_out[2]~11_combout ),
	.cout(\player|y_out[2]~12 ));
// synopsys translate_off
defparam \player|y_out[2]~11 .lut_mask = 16'h698E;
defparam \player|y_out[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \player|y_out[3]~13 (
// Equation(s):
// \player|y_out[3]~13_combout  = (\player|pointer [7] & ((\player|Add2~6_combout  & (\player|y_out[2]~12  & VCC)) # (!\player|Add2~6_combout  & (!\player|y_out[2]~12 )))) # (!\player|pointer [7] & ((\player|Add2~6_combout  & (!\player|y_out[2]~12 )) # 
// (!\player|Add2~6_combout  & ((\player|y_out[2]~12 ) # (GND)))))
// \player|y_out[3]~14  = CARRY((\player|pointer [7] & (!\player|Add2~6_combout  & !\player|y_out[2]~12 )) # (!\player|pointer [7] & ((!\player|y_out[2]~12 ) # (!\player|Add2~6_combout ))))

	.dataa(\player|pointer [7]),
	.datab(\player|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|y_out[2]~12 ),
	.combout(\player|y_out[3]~13_combout ),
	.cout(\player|y_out[3]~14 ));
// synopsys translate_off
defparam \player|y_out[3]~13 .lut_mask = 16'h9617;
defparam \player|y_out[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \player|y_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[3]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[3] .is_wysiwyg = "true";
defparam \player|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ((\FSM|curState.dM2~q ) # ((\FSM|curState.eM2~q ) # (!\FSM|curState.idle~q ))) # (!\FSM|state[3]~1_combout )

	.dataa(\FSM|state[3]~1_combout ),
	.datab(\FSM|curState.dM2~q ),
	.datac(\FSM|curState.idle~q ),
	.datad(\FSM|curState.eM2~q ),
	.cin(gnd),
	.combout(\LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~4 .lut_mask = 16'hFFDF;
defparam \LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \y_out[3]~3 (
// Equation(s):
// \y_out[3]~3_combout  = (\LessThan0~0_combout  & (\m1|y_out [3] & ((!\LessThan1~4_combout )))) # (!\LessThan0~0_combout  & (((\player|y_out [3]))))

	.dataa(\m1|y_out [3]),
	.datab(\LessThan0~0_combout ),
	.datac(\player|y_out [3]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\y_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[3]~3 .lut_mask = 16'h30B8;
defparam \y_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \m2|Add2~1 (
// Equation(s):
// \m2|Add2~1_combout  = (\m2|pointer [5] & !\m2|Add2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|pointer [5]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m2|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add2~1 .lut_mask = 16'h00F0;
defparam \m2|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \m2|Add2~2 (
// Equation(s):
// \m2|Add2~2_combout  = (\m2|Add2~0_combout  & (\m2|pointer [5])) # (!\m2|Add2~0_combout  & ((\FSM|shift_amount [1])))

	.dataa(gnd),
	.datab(\m2|pointer [5]),
	.datac(\FSM|shift_amount [1]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m2|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add2~2 .lut_mask = 16'hCCF0;
defparam \m2|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \m2|Add2~4 (
// Equation(s):
// \m2|Add2~4_combout  = (\m2|Add2~0_combout  & ((\m2|pointer [4]))) # (!\m2|Add2~0_combout  & (\FSM|shift_amount [0]))

	.dataa(\FSM|shift_amount [0]),
	.datab(gnd),
	.datac(\m2|pointer [4]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m2|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add2~4 .lut_mask = 16'hF0AA;
defparam \m2|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \m2|Add2~3 (
// Equation(s):
// \m2|Add2~3_combout  = (\m2|pointer [4] & !\m2|Add2~0_combout )

	.dataa(gnd),
	.datab(\m2|pointer [4]),
	.datac(gnd),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\m2|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add2~3 .lut_mask = 16'h00CC;
defparam \m2|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \m2|y_out[0]~4 (
// Equation(s):
// \m2|y_out[0]~4_combout  = (\m2|Add2~4_combout  & (\m2|Add2~3_combout  $ (VCC))) # (!\m2|Add2~4_combout  & (\m2|Add2~3_combout  & VCC))
// \m2|y_out[0]~5  = CARRY((\m2|Add2~4_combout  & \m2|Add2~3_combout ))

	.dataa(\m2|Add2~4_combout ),
	.datab(\m2|Add2~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\m2|y_out[0]~4_combout ),
	.cout(\m2|y_out[0]~5 ));
// synopsys translate_off
defparam \m2|y_out[0]~4 .lut_mask = 16'h6688;
defparam \m2|y_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \m2|y_out[1]~6 (
// Equation(s):
// \m2|y_out[1]~6_combout  = (\m2|Add2~1_combout  & ((\m2|Add2~2_combout  & (\m2|y_out[0]~5  & VCC)) # (!\m2|Add2~2_combout  & (!\m2|y_out[0]~5 )))) # (!\m2|Add2~1_combout  & ((\m2|Add2~2_combout  & (!\m2|y_out[0]~5 )) # (!\m2|Add2~2_combout  & 
// ((\m2|y_out[0]~5 ) # (GND)))))
// \m2|y_out[1]~7  = CARRY((\m2|Add2~1_combout  & (!\m2|Add2~2_combout  & !\m2|y_out[0]~5 )) # (!\m2|Add2~1_combout  & ((!\m2|y_out[0]~5 ) # (!\m2|Add2~2_combout ))))

	.dataa(\m2|Add2~1_combout ),
	.datab(\m2|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|y_out[0]~5 ),
	.combout(\m2|y_out[1]~6_combout ),
	.cout(\m2|y_out[1]~7 ));
// synopsys translate_off
defparam \m2|y_out[1]~6 .lut_mask = 16'h9617;
defparam \m2|y_out[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \m2|y_out[2]~8 (
// Equation(s):
// \m2|y_out[2]~8_combout  = (\m2|y_out[1]~7  & (((\m2|Add2~0_combout ) # (!\FSM|shift_amount [1])))) # (!\m2|y_out[1]~7  & ((((\m2|Add2~0_combout ) # (!\FSM|shift_amount [1])))))
// \m2|y_out[2]~9  = CARRY((!\m2|y_out[1]~7  & ((\m2|Add2~0_combout ) # (!\FSM|shift_amount [1]))))

	.dataa(\FSM|shift_amount [1]),
	.datab(\m2|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|y_out[1]~7 ),
	.combout(\m2|y_out[2]~8_combout ),
	.cout(\m2|y_out[2]~9 ));
// synopsys translate_off
defparam \m2|y_out[2]~8 .lut_mask = 16'hD20D;
defparam \m2|y_out[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \m2|y_out[3]~10 (
// Equation(s):
// \m2|y_out[3]~10_combout  = \m2|y_out[2]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\m2|y_out[2]~9 ),
	.combout(\m2|y_out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \m2|y_out[3]~10 .lut_mask = 16'hF0F0;
defparam \m2|y_out[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \m2|y_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|y_out[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|y_out[3] .is_wysiwyg = "true";
defparam \m2|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \y_out[3]~4 (
// Equation(s):
// \y_out[3]~4_combout  = (\y_out[3]~3_combout ) # ((\x_out[5]~0_combout  & (\LessThan0~0_combout  & \m2|y_out [3])))

	.dataa(\x_out[5]~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\y_out[3]~3_combout ),
	.datad(\m2|y_out [3]),
	.cin(gnd),
	.combout(\y_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[3]~4 .lut_mask = 16'hF8F0;
defparam \y_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \player|Add2~3 (
// Equation(s):
// \player|Add2~3_combout  = (\player|Add5~10_combout  & !\m2|Add2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|Add5~10_combout ),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\player|Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~3 .lut_mask = 16'h00F0;
defparam \player|Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \player|Add2~2 (
// Equation(s):
// \player|Add2~2_combout  = (\m2|Add2~0_combout  & !\player|y_pos [5])

	.dataa(\m2|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\player|y_pos [5]),
	.cin(gnd),
	.combout(\player|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~2 .lut_mask = 16'h00AA;
defparam \player|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \player|Add2~5 (
// Equation(s):
// \player|Add2~5_combout  = (\player|Add5~8_combout  & !\m2|Add2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|Add5~8_combout ),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\player|Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~5 .lut_mask = 16'h00F0;
defparam \player|Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \player|Add2~4 (
// Equation(s):
// \player|Add2~4_combout  = (!\player|y_pos [4] & \m2|Add2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|y_pos [4]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\player|Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~4 .lut_mask = 16'h0F00;
defparam \player|Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \player|y_out[4]~15 (
// Equation(s):
// \player|y_out[4]~15_combout  = ((\player|Add2~5_combout  $ (\player|Add2~4_combout  $ (!\player|y_out[3]~14 )))) # (GND)
// \player|y_out[4]~16  = CARRY((\player|Add2~5_combout  & ((\player|Add2~4_combout ) # (!\player|y_out[3]~14 ))) # (!\player|Add2~5_combout  & (\player|Add2~4_combout  & !\player|y_out[3]~14 )))

	.dataa(\player|Add2~5_combout ),
	.datab(\player|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|y_out[3]~14 ),
	.combout(\player|y_out[4]~15_combout ),
	.cout(\player|y_out[4]~16 ));
// synopsys translate_off
defparam \player|y_out[4]~15 .lut_mask = 16'h698E;
defparam \player|y_out[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \player|y_out[5]~17 (
// Equation(s):
// \player|y_out[5]~17_combout  = (\player|Add2~3_combout  & ((\player|Add2~2_combout  & (\player|y_out[4]~16  & VCC)) # (!\player|Add2~2_combout  & (!\player|y_out[4]~16 )))) # (!\player|Add2~3_combout  & ((\player|Add2~2_combout  & (!\player|y_out[4]~16 )) 
// # (!\player|Add2~2_combout  & ((\player|y_out[4]~16 ) # (GND)))))
// \player|y_out[5]~18  = CARRY((\player|Add2~3_combout  & (!\player|Add2~2_combout  & !\player|y_out[4]~16 )) # (!\player|Add2~3_combout  & ((!\player|y_out[4]~16 ) # (!\player|Add2~2_combout ))))

	.dataa(\player|Add2~3_combout ),
	.datab(\player|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|y_out[4]~16 ),
	.combout(\player|y_out[5]~17_combout ),
	.cout(\player|y_out[5]~18 ));
// synopsys translate_off
defparam \player|y_out[5]~17 .lut_mask = 16'h9617;
defparam \player|y_out[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \player|y_out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[5]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[5] .is_wysiwyg = "true";
defparam \player|y_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \y_out[5]~1 (
// Equation(s):
// \y_out[5]~1_combout  = (\LessThan0~0_combout  & (\x_out[5]~0_combout )) # (!\LessThan0~0_combout  & ((\player|y_out [5])))

	.dataa(\x_out[5]~0_combout ),
	.datab(gnd),
	.datac(\player|y_out [5]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\y_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[5]~1 .lut_mask = 16'hAAF0;
defparam \y_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \player|y_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[4] .is_wysiwyg = "true";
defparam \player|y_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \y_out[4]~2 (
// Equation(s):
// \y_out[4]~2_combout  = (\FSM|curState.idle~q  & ((\h2|WideOr0~0_combout  & ((\player|y_out [4]))) # (!\h2|WideOr0~0_combout  & (!\LessThan1~4_combout )))) # (!\FSM|curState.idle~q  & (!\LessThan1~4_combout ))

	.dataa(\LessThan1~4_combout ),
	.datab(\FSM|curState.idle~q ),
	.datac(\player|y_out [4]),
	.datad(\h2|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\y_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[4]~2 .lut_mask = 16'hD155;
defparam \y_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \player|Add2~0 (
// Equation(s):
// \player|Add2~0_combout  = (\player|y_pos [6] & \m2|Add2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|y_pos [6]),
	.datad(\m2|Add2~0_combout ),
	.cin(gnd),
	.combout(\player|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~0 .lut_mask = 16'hF000;
defparam \player|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \player|Add2~1 (
// Equation(s):
// \player|Add2~1_combout  = (!\m2|Add2~0_combout  & \player|Add5~12_combout )

	.dataa(\m2|Add2~0_combout ),
	.datab(gnd),
	.datac(\player|Add5~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add2~1 .lut_mask = 16'h5050;
defparam \player|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \player|y_out[6]~19 (
// Equation(s):
// \player|y_out[6]~19_combout  = \player|Add2~0_combout  $ (\player|y_out[5]~18  $ (!\player|Add2~1_combout ))

	.dataa(\player|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\player|Add2~1_combout ),
	.cin(\player|y_out[5]~18 ),
	.combout(\player|y_out[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \player|y_out[6]~19 .lut_mask = 16'h5AA5;
defparam \player|y_out[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \player|y_out[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[6]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[6] .is_wysiwyg = "true";
defparam \player|y_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \y_out[6]~0 (
// Equation(s):
// \y_out[6]~0_combout  = (\LessThan0~0_combout  & (\x_out[5]~0_combout )) # (!\LessThan0~0_combout  & ((\player|y_out [6])))

	.dataa(\x_out[5]~0_combout ),
	.datab(gnd),
	.datac(\player|y_out [6]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\y_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[6]~0 .lut_mask = 16'hAAF0;
defparam \y_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!\y_out[6]~0_combout ) # (!\y_out[4]~2_combout )) # (!\y_out[5]~1_combout )) # (!\y_out[3]~4_combout )

	.dataa(\y_out[3]~4_combout ),
	.datab(\y_out[5]~1_combout ),
	.datac(\y_out[4]~2_combout ),
	.datad(\y_out[6]~0_combout ),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \m2|Add1~8 (
// Equation(s):
// \m2|Add1~8_combout  = (\m2|Add0~12_combout  & !\m2|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|Add0~12_combout ),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~8 .lut_mask = 16'h00F0;
defparam \m2|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \m2|Add1~7 (
// Equation(s):
// \m2|Add1~7_combout  = (\m2|x_pos [6] & \m2|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|x_pos [6]),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~7 .lut_mask = 16'hF000;
defparam \m2|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \m2|Add1~9 (
// Equation(s):
// \m2|Add1~9_combout  = (!\m2|x_pos [5] & \m2|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|x_pos [5]),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~9 .lut_mask = 16'h0F00;
defparam \m2|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \m2|Add1~10 (
// Equation(s):
// \m2|Add1~10_combout  = (\m2|Add0~10_combout  & !\m2|Add1~0_combout )

	.dataa(\m2|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~10 .lut_mask = 16'h00AA;
defparam \m2|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \m2|Add1~11 (
// Equation(s):
// \m2|Add1~11_combout  = (\m2|x_pos [4] & \m2|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|x_pos [4]),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~11 .lut_mask = 16'hF000;
defparam \m2|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \m2|Add1~12 (
// Equation(s):
// \m2|Add1~12_combout  = (!\m2|Add1~0_combout  & \m2|Add0~8_combout )

	.dataa(gnd),
	.datab(\m2|Add1~0_combout ),
	.datac(gnd),
	.datad(\m2|Add0~8_combout ),
	.cin(gnd),
	.combout(\m2|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~12 .lut_mask = 16'h3300;
defparam \m2|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \m2|x_out[4]~16 (
// Equation(s):
// \m2|x_out[4]~16_combout  = ((\m2|Add1~11_combout  $ (\m2|Add1~12_combout  $ (!\m2|x_out[3]~15 )))) # (GND)
// \m2|x_out[4]~17  = CARRY((\m2|Add1~11_combout  & ((\m2|Add1~12_combout ) # (!\m2|x_out[3]~15 ))) # (!\m2|Add1~11_combout  & (\m2|Add1~12_combout  & !\m2|x_out[3]~15 )))

	.dataa(\m2|Add1~11_combout ),
	.datab(\m2|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|x_out[3]~15 ),
	.combout(\m2|x_out[4]~16_combout ),
	.cout(\m2|x_out[4]~17 ));
// synopsys translate_off
defparam \m2|x_out[4]~16 .lut_mask = 16'h698E;
defparam \m2|x_out[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \m2|x_out[5]~18 (
// Equation(s):
// \m2|x_out[5]~18_combout  = (\m2|Add1~9_combout  & ((\m2|Add1~10_combout  & (\m2|x_out[4]~17  & VCC)) # (!\m2|Add1~10_combout  & (!\m2|x_out[4]~17 )))) # (!\m2|Add1~9_combout  & ((\m2|Add1~10_combout  & (!\m2|x_out[4]~17 )) # (!\m2|Add1~10_combout  & 
// ((\m2|x_out[4]~17 ) # (GND)))))
// \m2|x_out[5]~19  = CARRY((\m2|Add1~9_combout  & (!\m2|Add1~10_combout  & !\m2|x_out[4]~17 )) # (!\m2|Add1~9_combout  & ((!\m2|x_out[4]~17 ) # (!\m2|Add1~10_combout ))))

	.dataa(\m2|Add1~9_combout ),
	.datab(\m2|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|x_out[4]~17 ),
	.combout(\m2|x_out[5]~18_combout ),
	.cout(\m2|x_out[5]~19 ));
// synopsys translate_off
defparam \m2|x_out[5]~18 .lut_mask = 16'h9617;
defparam \m2|x_out[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \m2|x_out[6]~20 (
// Equation(s):
// \m2|x_out[6]~20_combout  = ((\m2|Add1~8_combout  $ (\m2|Add1~7_combout  $ (!\m2|x_out[5]~19 )))) # (GND)
// \m2|x_out[6]~21  = CARRY((\m2|Add1~8_combout  & ((\m2|Add1~7_combout ) # (!\m2|x_out[5]~19 ))) # (!\m2|Add1~8_combout  & (\m2|Add1~7_combout  & !\m2|x_out[5]~19 )))

	.dataa(\m2|Add1~8_combout ),
	.datab(\m2|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\m2|x_out[5]~19 ),
	.combout(\m2|x_out[6]~20_combout ),
	.cout(\m2|x_out[6]~21 ));
// synopsys translate_off
defparam \m2|x_out[6]~20 .lut_mask = 16'h698E;
defparam \m2|x_out[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \m2|x_out[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[6]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[6] .is_wysiwyg = "true";
defparam \m2|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \player|x_out[6]~feeder (
// Equation(s):
// \player|x_out[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|x_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \player|x_out[6]~feeder .lut_mask = 16'hFFFF;
defparam \player|x_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \player|x_out[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|x_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[6] .is_wysiwyg = "true";
defparam \player|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \x_out[6]~3 (
// Equation(s):
// \x_out[6]~3_combout  = (\LessThan0~0_combout  & (!\LessThan1~4_combout  & ((\m1|x_out [6])))) # (!\LessThan0~0_combout  & (((\player|x_out [6]))))

	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan1~4_combout ),
	.datac(\player|x_out [6]),
	.datad(\m1|x_out [6]),
	.cin(gnd),
	.combout(\x_out[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[6]~3 .lut_mask = 16'h7250;
defparam \x_out[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \x_out[6]~4 (
// Equation(s):
// \x_out[6]~4_combout  = (\x_out[6]~3_combout ) # ((\LessThan0~0_combout  & (\x_out[5]~0_combout  & \m2|x_out [6])))

	.dataa(\LessThan0~0_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|x_out [6]),
	.datad(\x_out[6]~3_combout ),
	.cin(gnd),
	.combout(\x_out[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[6]~4 .lut_mask = 16'hFF80;
defparam \x_out[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \m2|Add1~6 (
// Equation(s):
// \m2|Add1~6_combout  = (!\m2|Add1~0_combout  & \m2|Add0~14_combout )

	.dataa(gnd),
	.datab(\m2|Add1~0_combout ),
	.datac(gnd),
	.datad(\m2|Add0~14_combout ),
	.cin(gnd),
	.combout(\m2|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~6 .lut_mask = 16'h3300;
defparam \m2|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \m2|Add1~5 (
// Equation(s):
// \m2|Add1~5_combout  = (!\m2|x_pos [7] & \m2|Add1~0_combout )

	.dataa(\m2|x_pos [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\m2|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add1~5 .lut_mask = 16'h5500;
defparam \m2|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \m2|x_out[7]~22 (
// Equation(s):
// \m2|x_out[7]~22_combout  = \m2|Add1~6_combout  $ (\m2|x_out[6]~21  $ (\m2|Add1~5_combout ))

	.dataa(gnd),
	.datab(\m2|Add1~6_combout ),
	.datac(gnd),
	.datad(\m2|Add1~5_combout ),
	.cin(\m2|x_out[6]~21 ),
	.combout(\m2|x_out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_out[7]~22 .lut_mask = 16'hC33C;
defparam \m2|x_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \m2|x_out[7]~feeder (
// Equation(s):
// \m2|x_out[7]~feeder_combout  = \m2|x_out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|x_out[7]~22_combout ),
	.cin(gnd),
	.combout(\m2|x_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|x_out[7]~feeder .lut_mask = 16'hFF00;
defparam \m2|x_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N31
dffeas \m2|x_out[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|x_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[7] .is_wysiwyg = "true";
defparam \m2|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \player|x_out[7]~8 (
// Equation(s):
// \player|x_out[7]~8_combout  = (\FSM|shift_amount [1] & !\m2|Add1~0_combout )

	.dataa(gnd),
	.datab(\FSM|shift_amount [1]),
	.datac(gnd),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\player|x_out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \player|x_out[7]~8 .lut_mask = 16'h00CC;
defparam \player|x_out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \player|x_out[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[7]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[7] .is_wysiwyg = "true";
defparam \player|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \x_out[7]~1 (
// Equation(s):
// \x_out[7]~1_combout  = (\LessThan0~0_combout  & (!\LessThan1~4_combout  & ((\m1|x_out [7])))) # (!\LessThan0~0_combout  & (((\player|x_out [7]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\player|x_out [7]),
	.datad(\m1|x_out [7]),
	.cin(gnd),
	.combout(\x_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[7]~1 .lut_mask = 16'h7430;
defparam \x_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \x_out[7]~2 (
// Equation(s):
// \x_out[7]~2_combout  = (\x_out[7]~1_combout ) # ((\LessThan0~0_combout  & (\x_out[5]~0_combout  & \m2|x_out [7])))

	.dataa(\LessThan0~0_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|x_out [7]),
	.datad(\x_out[7]~1_combout ),
	.cin(gnd),
	.combout(\x_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[7]~2 .lut_mask = 16'hFF80;
defparam \x_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \m2|x_out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[5]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[5] .is_wysiwyg = "true";
defparam \m2|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \player|Add1~0 (
// Equation(s):
// \player|Add1~0_combout  = (\FSM|shift_amount [1]) # (\m2|Add1~0_combout )

	.dataa(\FSM|shift_amount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\player|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add1~0 .lut_mask = 16'hFFAA;
defparam \player|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \player|Add1~1 (
// Equation(s):
// \player|Add1~1_combout  = (\FSM|shift_amount [1] & !\m2|Add1~0_combout )

	.dataa(\FSM|shift_amount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\player|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add1~1 .lut_mask = 16'h00AA;
defparam \player|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \player|Add1~2 (
// Equation(s):
// \player|Add1~2_combout  = (\FSM|shift_amount [0] & !\m2|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|shift_amount [0]),
	.datad(\m2|Add1~0_combout ),
	.cin(gnd),
	.combout(\player|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \player|Add1~2 .lut_mask = 16'h00F0;
defparam \player|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \player|x_out[0]~10 (
// Equation(s):
// \player|x_out[0]~10_combout  = (\player|pointer [0] & (\player|Add1~2_combout  $ (VCC))) # (!\player|pointer [0] & (\player|Add1~2_combout  & VCC))
// \player|x_out[0]~11  = CARRY((\player|pointer [0] & \player|Add1~2_combout ))

	.dataa(\player|pointer [0]),
	.datab(\player|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\player|x_out[0]~10_combout ),
	.cout(\player|x_out[0]~11 ));
// synopsys translate_off
defparam \player|x_out[0]~10 .lut_mask = 16'h6688;
defparam \player|x_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \player|x_out[1]~12 (
// Equation(s):
// \player|x_out[1]~12_combout  = (\player|Add1~1_combout  & ((\player|pointer [1] & (\player|x_out[0]~11  & VCC)) # (!\player|pointer [1] & (!\player|x_out[0]~11 )))) # (!\player|Add1~1_combout  & ((\player|pointer [1] & (!\player|x_out[0]~11 )) # 
// (!\player|pointer [1] & ((\player|x_out[0]~11 ) # (GND)))))
// \player|x_out[1]~13  = CARRY((\player|Add1~1_combout  & (!\player|pointer [1] & !\player|x_out[0]~11 )) # (!\player|Add1~1_combout  & ((!\player|x_out[0]~11 ) # (!\player|pointer [1]))))

	.dataa(\player|Add1~1_combout ),
	.datab(\player|pointer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|x_out[0]~11 ),
	.combout(\player|x_out[1]~12_combout ),
	.cout(\player|x_out[1]~13 ));
// synopsys translate_off
defparam \player|x_out[1]~12 .lut_mask = 16'h9617;
defparam \player|x_out[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \player|x_out[2]~14 (
// Equation(s):
// \player|x_out[2]~14_combout  = ((\player|Add1~1_combout  $ (\player|pointer [2] $ (!\player|x_out[1]~13 )))) # (GND)
// \player|x_out[2]~15  = CARRY((\player|Add1~1_combout  & ((\player|pointer [2]) # (!\player|x_out[1]~13 ))) # (!\player|Add1~1_combout  & (\player|pointer [2] & !\player|x_out[1]~13 )))

	.dataa(\player|Add1~1_combout ),
	.datab(\player|pointer [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|x_out[1]~13 ),
	.combout(\player|x_out[2]~14_combout ),
	.cout(\player|x_out[2]~15 ));
// synopsys translate_off
defparam \player|x_out[2]~14 .lut_mask = 16'h698E;
defparam \player|x_out[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \player|x_out[3]~16 (
// Equation(s):
// \player|x_out[3]~16_combout  = (\player|Add1~1_combout  & ((\player|pointer [3] & (\player|x_out[2]~15  & VCC)) # (!\player|pointer [3] & (!\player|x_out[2]~15 )))) # (!\player|Add1~1_combout  & ((\player|pointer [3] & (!\player|x_out[2]~15 )) # 
// (!\player|pointer [3] & ((\player|x_out[2]~15 ) # (GND)))))
// \player|x_out[3]~17  = CARRY((\player|Add1~1_combout  & (!\player|pointer [3] & !\player|x_out[2]~15 )) # (!\player|Add1~1_combout  & ((!\player|x_out[2]~15 ) # (!\player|pointer [3]))))

	.dataa(\player|Add1~1_combout ),
	.datab(\player|pointer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|x_out[2]~15 ),
	.combout(\player|x_out[3]~16_combout ),
	.cout(\player|x_out[3]~17 ));
// synopsys translate_off
defparam \player|x_out[3]~16 .lut_mask = 16'h9617;
defparam \player|x_out[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \player|x_out[4]~18 (
// Equation(s):
// \player|x_out[4]~18_combout  = ((\m2|Add1~0_combout  $ (\player|Add1~0_combout  $ (\player|x_out[3]~17 )))) # (GND)
// \player|x_out[4]~19  = CARRY((\m2|Add1~0_combout  & ((!\player|x_out[3]~17 ) # (!\player|Add1~0_combout ))) # (!\m2|Add1~0_combout  & (!\player|Add1~0_combout  & !\player|x_out[3]~17 )))

	.dataa(\m2|Add1~0_combout ),
	.datab(\player|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\player|x_out[3]~17 ),
	.combout(\player|x_out[4]~18_combout ),
	.cout(\player|x_out[4]~19 ));
// synopsys translate_off
defparam \player|x_out[4]~18 .lut_mask = 16'h962B;
defparam \player|x_out[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \player|x_out[5]~20 (
// Equation(s):
// \player|x_out[5]~20_combout  = \player|x_out[4]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\player|x_out[4]~19 ),
	.combout(\player|x_out[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \player|x_out[5]~20 .lut_mask = 16'hF0F0;
defparam \player|x_out[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \player|x_out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[5]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[5] .is_wysiwyg = "true";
defparam \player|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \x_out[5]~5 (
// Equation(s):
// \x_out[5]~5_combout  = (\LessThan0~0_combout  & (\m1|x_out [5] & ((!\LessThan1~4_combout )))) # (!\LessThan0~0_combout  & (((\player|x_out [5]))))

	.dataa(\LessThan0~0_combout ),
	.datab(\m1|x_out [5]),
	.datac(\player|x_out [5]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\x_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[5]~5 .lut_mask = 16'h50D8;
defparam \x_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \x_out[5]~6 (
// Equation(s):
// \x_out[5]~6_combout  = (\x_out[5]~5_combout ) # ((\LessThan0~0_combout  & (\x_out[5]~0_combout  & \m2|x_out [5])))

	.dataa(\LessThan0~0_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|x_out [5]),
	.datad(\x_out[5]~5_combout ),
	.cin(gnd),
	.combout(\x_out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[5]~6 .lut_mask = 16'hFF80;
defparam \x_out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ((!\x_out[6]~4_combout  & !\x_out[5]~6_combout )) # (!\x_out[7]~2_combout )

	.dataa(\x_out[6]~4_combout ),
	.datab(gnd),
	.datac(\x_out[7]~2_combout ),
	.datad(\x_out[5]~6_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~0 .lut_mask = 16'h0F5F;
defparam \VGA|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = (!\FSM|curState.detectHits~q  & (\FSM|curState.idle~q  & (\VGA|LessThan3~0_combout  & \VGA|writeEn~0_combout )))

	.dataa(\FSM|curState.detectHits~q ),
	.datab(\FSM|curState.idle~q ),
	.datac(\VGA|LessThan3~0_combout ),
	.datad(\VGA|writeEn~0_combout ),
	.cin(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|writeEn~1 .lut_mask = 16'h4000;
defparam \VGA|writeEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \m2|y_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|y_out[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|y_out[2] .is_wysiwyg = "true";
defparam \m2|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \m1|y_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|y_out[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|y_out[2] .is_wysiwyg = "true";
defparam \m1|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \player|y_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[2]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[2] .is_wysiwyg = "true";
defparam \player|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \y_out[2]~5 (
// Equation(s):
// \y_out[2]~5_combout  = (\LessThan0~0_combout  & (!\LessThan1~4_combout  & (\m1|y_out [2]))) # (!\LessThan0~0_combout  & (((\player|y_out [2]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\m1|y_out [2]),
	.datac(\player|y_out [2]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\y_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[2]~5 .lut_mask = 16'h44F0;
defparam \y_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \y_out[2]~6 (
// Equation(s):
// \y_out[2]~6_combout  = (\y_out[2]~5_combout ) # ((\x_out[5]~0_combout  & (\m2|y_out [2] & \LessThan0~0_combout )))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m2|y_out [2]),
	.datac(\y_out[2]~5_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\y_out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[2]~6 .lut_mask = 16'hF8F0;
defparam \y_out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \m1|y_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|y_out[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|y_out[1] .is_wysiwyg = "true";
defparam \m1|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N15
dffeas \player|y_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[1]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[1] .is_wysiwyg = "true";
defparam \player|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \y_out[1]~7 (
// Equation(s):
// \y_out[1]~7_combout  = (\LessThan0~0_combout  & (\m1|y_out [1] & ((!\LessThan1~4_combout )))) # (!\LessThan0~0_combout  & (((\player|y_out [1]))))

	.dataa(\m1|y_out [1]),
	.datab(\LessThan0~0_combout ),
	.datac(\player|y_out [1]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\y_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[1]~7 .lut_mask = 16'h30B8;
defparam \y_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \m2|y_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|y_out[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|y_out[1] .is_wysiwyg = "true";
defparam \m2|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \y_out[1]~8 (
// Equation(s):
// \y_out[1]~8_combout  = (\y_out[1]~7_combout ) # ((\x_out[5]~0_combout  & (\LessThan0~0_combout  & \m2|y_out [1])))

	.dataa(\x_out[5]~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\y_out[1]~7_combout ),
	.datad(\m2|y_out [1]),
	.cin(gnd),
	.combout(\y_out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[1]~8 .lut_mask = 16'hF8F0;
defparam \y_out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \m2|y_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|y_out[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|y_out[0] .is_wysiwyg = "true";
defparam \m2|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \player|y_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|y_out[0]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \player|y_out[0] .is_wysiwyg = "true";
defparam \player|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \m1|y_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|y_out[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|y_out[0] .is_wysiwyg = "true";
defparam \m1|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \y_out[0]~9 (
// Equation(s):
// \y_out[0]~9_combout  = (\LessThan0~0_combout  & (!\LessThan1~4_combout  & ((\m1|y_out [0])))) # (!\LessThan0~0_combout  & (((\player|y_out [0]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\player|y_out [0]),
	.datad(\m1|y_out [0]),
	.cin(gnd),
	.combout(\y_out[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[0]~9 .lut_mask = 16'h7430;
defparam \y_out[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \y_out[0]~10 (
// Equation(s):
// \y_out[0]~10_combout  = (\y_out[0]~9_combout ) # ((\x_out[5]~0_combout  & (\LessThan0~0_combout  & \m2|y_out [0])))

	.dataa(\x_out[5]~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\m2|y_out [0]),
	.datad(\y_out[0]~9_combout ),
	.cin(gnd),
	.combout(\y_out[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \y_out[0]~10 .lut_mask = 16'hFF80;
defparam \y_out[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (\y_out[0]~10_combout  & (\y_out[2]~6_combout  $ (VCC))) # (!\y_out[0]~10_combout  & (\y_out[2]~6_combout  & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((\y_out[0]~10_combout  & \y_out[2]~6_combout ))

	.dataa(\y_out[0]~10_combout ),
	.datab(\y_out[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (\y_out[3]~4_combout  & ((\y_out[1]~8_combout  & (\VGA|user_input_translator|Add0~1  & VCC)) # (!\y_out[1]~8_combout  & (!\VGA|user_input_translator|Add0~1 )))) # (!\y_out[3]~4_combout  & ((\y_out[1]~8_combout  
// & (!\VGA|user_input_translator|Add0~1 )) # (!\y_out[1]~8_combout  & ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((\y_out[3]~4_combout  & (!\y_out[1]~8_combout  & !\VGA|user_input_translator|Add0~1 )) # (!\y_out[3]~4_combout  & ((!\VGA|user_input_translator|Add0~1 ) # (!\y_out[1]~8_combout ))))

	.dataa(\y_out[3]~4_combout ),
	.datab(\y_out[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((\y_out[4]~2_combout  $ (\y_out[2]~6_combout  $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((\y_out[4]~2_combout  & ((\y_out[2]~6_combout ) # (!\VGA|user_input_translator|Add0~3 ))) # (!\y_out[4]~2_combout  & (\y_out[2]~6_combout  & !\VGA|user_input_translator|Add0~3 )))

	.dataa(\y_out[4]~2_combout ),
	.datab(\y_out[2]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (\y_out[3]~4_combout  & ((\y_out[5]~1_combout  & (\VGA|user_input_translator|Add0~5  & VCC)) # (!\y_out[5]~1_combout  & (!\VGA|user_input_translator|Add0~5 )))) # (!\y_out[3]~4_combout  & ((\y_out[5]~1_combout  
// & (!\VGA|user_input_translator|Add0~5 )) # (!\y_out[5]~1_combout  & ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((\y_out[3]~4_combout  & (!\y_out[5]~1_combout  & !\VGA|user_input_translator|Add0~5 )) # (!\y_out[3]~4_combout  & ((!\VGA|user_input_translator|Add0~5 ) # (!\y_out[5]~1_combout ))))

	.dataa(\y_out[3]~4_combout ),
	.datab(\y_out[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((\y_out[4]~2_combout  $ (\y_out[6]~0_combout  $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((\y_out[4]~2_combout  & ((\y_out[6]~0_combout ) # (!\VGA|user_input_translator|Add0~7 ))) # (!\y_out[4]~2_combout  & (\y_out[6]~0_combout  & !\VGA|user_input_translator|Add0~7 )))

	.dataa(\y_out[4]~2_combout ),
	.datab(\y_out[6]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (\y_out[5]~1_combout  & (!\VGA|user_input_translator|Add0~9 )) # (!\y_out[5]~1_combout  & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!\y_out[5]~1_combout ))

	.dataa(gnd),
	.datab(\y_out[5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (\y_out[6]~0_combout  & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!\y_out[6]~0_combout  & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((\y_out[6]~0_combout  & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\y_out[6]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (\y_out[0]~10_combout  & (\x_out[5]~6_combout  $ (VCC))) # (!\y_out[0]~10_combout  & (\x_out[5]~6_combout  & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((\y_out[0]~10_combout  & \x_out[5]~6_combout ))

	.dataa(\y_out[0]~10_combout ),
	.datab(\x_out[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (\x_out[6]~4_combout  & ((\y_out[1]~8_combout  & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!\y_out[1]~8_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )))) # 
// (!\x_out[6]~4_combout  & ((\y_out[1]~8_combout  & (!\VGA|user_input_translator|mem_address[5]~1 )) # (!\y_out[1]~8_combout  & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((\x_out[6]~4_combout  & (!\y_out[1]~8_combout  & !\VGA|user_input_translator|mem_address[5]~1 )) # (!\x_out[6]~4_combout  & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!\y_out[1]~8_combout ))))

	.dataa(\x_out[6]~4_combout ),
	.datab(\y_out[1]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\x_out[7]~2_combout  $ (\VGA|user_input_translator|Add0~0_combout  $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\x_out[7]~2_combout  & ((\VGA|user_input_translator|Add0~0_combout ) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\x_out[7]~2_combout  & (\VGA|user_input_translator|Add0~0_combout  & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\x_out[7]~2_combout ),
	.datab(\VGA|user_input_translator|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(\VGA|user_input_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|Add0~14_combout  $ (\VGA|user_input_translator|mem_address[13]~17 )

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h3C3C;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode630w [2] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(gnd),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] .lut_mask = 16'h000A;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode630w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|yCounter [4] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [8] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [8]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [8] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] $ (VCC))) # (!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [7] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|yCounter [2]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] .lut_mask = 16'h000F;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \player|sprite~5 (
// Equation(s):
// \player|sprite~5_combout  = (\player|pointer [3] & (!\player|pointer [0] & (\player|pointer [1] $ (!\player|pointer [2])))) # (!\player|pointer [3] & (\player|pointer [0] & (\player|pointer [1] $ (!\player|pointer [2]))))

	.dataa(\player|pointer [3]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~5_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~5 .lut_mask = 16'h4812;
defparam \player|sprite~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \player|sprite~4 (
// Equation(s):
// \player|sprite~4_combout  = (\player|pointer [2] & (\player|pointer [1] & (!\player|pointer [0] & \player|pointer [3]))) # (!\player|pointer [2] & (!\player|pointer [1] & (\player|pointer [0] & !\player|pointer [3])))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [3]),
	.cin(gnd),
	.combout(\player|sprite~4_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~4 .lut_mask = 16'h0810;
defparam \player|sprite~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \player|sprite~6 (
// Equation(s):
// \player|sprite~6_combout  = (\player|pointer [5] & ((\player|pointer [4] & ((\player|sprite~4_combout ))) # (!\player|pointer [4] & (\player|sprite~5_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~5_combout ),
	.datac(\player|pointer [5]),
	.datad(\player|sprite~4_combout ),
	.cin(gnd),
	.combout(\player|sprite~6_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~6 .lut_mask = 16'hE040;
defparam \player|sprite~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \player|sprite~7 (
// Equation(s):
// \player|sprite~7_combout  = (\player|pointer [3] & (((!\player|pointer [2]) # (!\player|pointer [0])) # (!\player|pointer [1]))) # (!\player|pointer [3] & ((\player|pointer [1]) # ((\player|pointer [0]) # (\player|pointer [2]))))

	.dataa(\player|pointer [3]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~7_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~7 .lut_mask = 16'h7FFE;
defparam \player|sprite~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \player|sprite~8 (
// Equation(s):
// \player|sprite~8_combout  = (\player|sprite~6_combout ) # ((!\player|pointer [5] & !\player|sprite~7_combout ))

	.dataa(\player|sprite~6_combout ),
	.datab(\player|pointer [5]),
	.datac(gnd),
	.datad(\player|sprite~7_combout ),
	.cin(gnd),
	.combout(\player|sprite~8_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~8 .lut_mask = 16'hAABB;
defparam \player|sprite~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \player|sprite~11 (
// Equation(s):
// \player|sprite~11_combout  = (\player|pointer [1] & (!\player|pointer [3] & !\player|pointer [2])) # (!\player|pointer [1] & (\player|pointer [3] & \player|pointer [2]))

	.dataa(\player|pointer [1]),
	.datab(gnd),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~11_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~11 .lut_mask = 16'h500A;
defparam \player|sprite~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \player|sprite~9 (
// Equation(s):
// \player|sprite~9_combout  = \player|pointer [2] $ (\player|pointer [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\player|pointer [2]),
	.datad(\player|pointer [3]),
	.cin(gnd),
	.combout(\player|sprite~9_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~9 .lut_mask = 16'h0FF0;
defparam \player|sprite~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \player|sprite~10 (
// Equation(s):
// \player|sprite~10_combout  = (\player|pointer [5] & (((\player|sprite~4_combout )))) # (!\player|pointer [5] & (!\player|pointer [4] & ((\player|sprite~9_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~4_combout ),
	.datac(\player|pointer [5]),
	.datad(\player|sprite~9_combout ),
	.cin(gnd),
	.combout(\player|sprite~10_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~10 .lut_mask = 16'hC5C0;
defparam \player|sprite~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \player|sprite~12 (
// Equation(s):
// \player|sprite~12_combout  = (\player|sprite~10_combout ) # ((\player|sprite~11_combout  & (\player|pointer [4] & !\player|pointer [5])))

	.dataa(\player|sprite~11_combout ),
	.datab(\player|sprite~10_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~12_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~12 .lut_mask = 16'hCCEC;
defparam \player|sprite~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \player|sprite~13 (
// Equation(s):
// \player|sprite~13_combout  = (\player|pointer [6] & ((\player|pointer [7]) # ((!\player|sprite~7_combout )))) # (!\player|pointer [6] & (!\player|pointer [7] & (\player|sprite~12_combout )))

	.dataa(\player|pointer [6]),
	.datab(\player|pointer [7]),
	.datac(\player|sprite~12_combout ),
	.datad(\player|sprite~7_combout ),
	.cin(gnd),
	.combout(\player|sprite~13_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~13 .lut_mask = 16'h98BA;
defparam \player|sprite~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \player|sprite~15 (
// Equation(s):
// \player|sprite~15_combout  = (\player|pointer [2] & (!\player|pointer [3] & ((\player|pointer [0]) # (\player|pointer [1])))) # (!\player|pointer [2] & (\player|pointer [3] & ((!\player|pointer [1]) # (!\player|pointer [0]))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [1]),
	.cin(gnd),
	.combout(\player|sprite~15_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~15 .lut_mask = 16'h2664;
defparam \player|sprite~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \player|sprite~16 (
// Equation(s):
// \player|sprite~16_combout  = (\player|pointer [0] & (\player|pointer [3] & (!\player|pointer [1] & \player|pointer [2]))) # (!\player|pointer [0] & (!\player|pointer [3] & (\player|pointer [1] & !\player|pointer [2])))

	.dataa(\player|pointer [0]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~16_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~16 .lut_mask = 16'h0810;
defparam \player|sprite~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \player|sprite~17 (
// Equation(s):
// \player|sprite~17_combout  = (\player|pointer [4] & (((\player|pointer [5])))) # (!\player|pointer [4] & ((\player|pointer [5] & (\player|sprite~15_combout )) # (!\player|pointer [5] & ((\player|sprite~16_combout )))))

	.dataa(\player|sprite~15_combout ),
	.datab(\player|sprite~16_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~17_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~17 .lut_mask = 16'hFA0C;
defparam \player|sprite~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \player|sprite~14 (
// Equation(s):
// \player|sprite~14_combout  = (\player|pointer [3] & (((!\player|pointer [1] & !\player|pointer [0])) # (!\player|pointer [2]))) # (!\player|pointer [3] & ((\player|pointer [2]) # ((\player|pointer [1] & \player|pointer [0]))))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~14_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~14 .lut_mask = 16'h37EC;
defparam \player|sprite~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \player|sprite~18 (
// Equation(s):
// \player|sprite~18_combout  = (\player|sprite~17_combout  & (((\player|sprite~9_combout )) # (!\player|pointer [4]))) # (!\player|sprite~17_combout  & (\player|pointer [4] & (\player|sprite~14_combout )))

	.dataa(\player|sprite~17_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~14_combout ),
	.datad(\player|sprite~9_combout ),
	.cin(gnd),
	.combout(\player|sprite~18_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~18 .lut_mask = 16'hEA62;
defparam \player|sprite~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \player|sprite~19 (
// Equation(s):
// \player|sprite~19_combout  = (\player|sprite~13_combout  & (((\player|sprite~18_combout ) # (!\player|pointer [7])))) # (!\player|sprite~13_combout  & (\player|sprite~8_combout  & (\player|pointer [7])))

	.dataa(\player|sprite~8_combout ),
	.datab(\player|sprite~13_combout ),
	.datac(\player|pointer [7]),
	.datad(\player|sprite~18_combout ),
	.cin(gnd),
	.combout(\player|sprite~19_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~19 .lut_mask = 16'hEC2C;
defparam \player|sprite~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \player|colour_out~32 (
// Equation(s):
// \player|colour_out~32_combout  = (!\FSM|curState.eM1~q  & (\player|sprite~19_combout  & (!\FSM|curState.eM2~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\player|sprite~19_combout ),
	.datac(\FSM|curState.eM2~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~32 .lut_mask = 16'h0004;
defparam \player|colour_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \player|colour_out[16] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[16] .is_wysiwyg = "true";
defparam \player|colour_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \m1|sprite~0 (
// Equation(s):
// \m1|sprite~0_combout  = (!\m1|pointer [2] & (!\m1|pointer [1] & ((\m1|pointer [4]) # (\m1|pointer [0]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~0_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~0 .lut_mask = 16'h0054;
defparam \m1|sprite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \m1|sprite~2 (
// Equation(s):
// \m1|sprite~2_combout  = (!\m1|pointer [2] & (!\m1|pointer [0] & ((\m1|pointer [1]) # (\m1|pointer [4]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~2 .lut_mask = 16'h000E;
defparam \m1|sprite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \m1|sprite~1 (
// Equation(s):
// \m1|sprite~1_combout  = (\m1|pointer [0] & (!\m1|pointer [4] & (\m1|pointer [2] & \m1|pointer [1])))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~1_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~1 .lut_mask = 16'h2000;
defparam \m1|sprite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \m1|sprite~3 (
// Equation(s):
// \m1|sprite~3_combout  = (\m1|pointer [3] & (((\m1|pointer [5]) # (!\m1|sprite~1_combout )))) # (!\m1|pointer [3] & (!\m1|sprite~2_combout  & (!\m1|pointer [5])))

	.dataa(\m1|pointer [3]),
	.datab(\m1|sprite~2_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|sprite~1_combout ),
	.cin(gnd),
	.combout(\m1|sprite~3_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~3 .lut_mask = 16'hA1AB;
defparam \m1|sprite~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \m1|sprite~4 (
// Equation(s):
// \m1|sprite~4_combout  = (\m1|pointer [4] & (\m1|pointer [2] & (\m1|pointer [0] $ (\m1|pointer [1])))) # (!\m1|pointer [4] & ((\m1|pointer [1] & ((\m1|pointer [2]))) # (!\m1|pointer [1] & (\m1|pointer [0]))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~4_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~4 .lut_mask = 16'h70A2;
defparam \m1|sprite~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \m1|sprite~5 (
// Equation(s):
// \m1|sprite~5_combout  = (\m1|pointer [5] & ((\m1|sprite~3_combout  & ((\m1|sprite~4_combout ))) # (!\m1|sprite~3_combout  & (\m1|sprite~0_combout )))) # (!\m1|pointer [5] & (((\m1|sprite~3_combout ))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|sprite~0_combout ),
	.datac(\m1|sprite~3_combout ),
	.datad(\m1|sprite~4_combout ),
	.cin(gnd),
	.combout(\m1|sprite~5_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~5 .lut_mask = 16'hF858;
defparam \m1|sprite~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \m1|colour_out~68 (
// Equation(s):
// \m1|colour_out~68_combout  = (!\FSM|curState.eM2~q  & (\m1|sprite~5_combout  & (!\FSM|curState.eM1~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM2~q ),
	.datab(\m1|sprite~5_combout ),
	.datac(\FSM|curState.eM1~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\m1|colour_out~68_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~68 .lut_mask = 16'h0004;
defparam \m1|colour_out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \m1|colour_out[16]~feeder (
// Equation(s):
// \m1|colour_out[16]~feeder_combout  = \m1|colour_out~68_combout 

	.dataa(\m1|colour_out~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|colour_out[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out[16]~feeder .lut_mask = 16'hAAAA;
defparam \m1|colour_out[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \m1|colour_out[16] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|colour_out[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[16] .is_wysiwyg = "true";
defparam \m1|colour_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \m2|sprite~1 (
// Equation(s):
// \m2|sprite~1_combout  = (\m2|pointer [2] & (\m2|pointer [0] & ((\m2|pointer [4]) # (!\m2|pointer [1]))))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [1]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~1_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~1 .lut_mask = 16'hB000;
defparam \m2|sprite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \m2|sprite~2 (
// Equation(s):
// \m2|sprite~2_combout  = (\m2|pointer [3] & ((\m2|pointer [5]) # ((!\m2|sprite~1_combout )))) # (!\m2|pointer [3] & (!\m2|pointer [5] & ((!\m2|Equal1~3_combout ))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [5]),
	.datac(\m2|sprite~1_combout ),
	.datad(\m2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\m2|sprite~2_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~2 .lut_mask = 16'h8A9B;
defparam \m2|sprite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \m2|sprite~0 (
// Equation(s):
// \m2|sprite~0_combout  = (\m2|pointer [4] & ((\m2|pointer [2]) # (\m2|pointer [1] $ (!\m2|pointer [0])))) # (!\m2|pointer [4] & ((\m2|pointer [1] & ((\m2|pointer [0]))) # (!\m2|pointer [1] & (\m2|pointer [2]))))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [1]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~0_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~0 .lut_mask = 16'hFCB2;
defparam \m2|sprite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \m2|sprite~3 (
// Equation(s):
// \m2|sprite~3_combout  = (\m2|pointer [2] & (\m2|pointer [1] & ((\m2|pointer [4]) # (!\m2|pointer [0]))))

	.dataa(\m2|pointer [2]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [0]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|sprite~3_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~3 .lut_mask = 16'h8A00;
defparam \m2|sprite~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \m2|sprite~4 (
// Equation(s):
// \m2|sprite~4_combout  = (\m2|sprite~2_combout  & (((\m2|sprite~3_combout )) # (!\m2|pointer [5]))) # (!\m2|sprite~2_combout  & (\m2|pointer [5] & (!\m2|sprite~0_combout )))

	.dataa(\m2|sprite~2_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|sprite~0_combout ),
	.datad(\m2|sprite~3_combout ),
	.cin(gnd),
	.combout(\m2|sprite~4_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~4 .lut_mask = 16'hAE26;
defparam \m2|sprite~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \m2|colour_out~70 (
// Equation(s):
// \m2|colour_out~70_combout  = (!\FSM|curState.eM2~q  & (\m2|sprite~4_combout  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM1~q )))

	.dataa(\FSM|curState.eM2~q ),
	.datab(\m2|sprite~4_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM1~q ),
	.cin(gnd),
	.combout(\m2|colour_out~70_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~70 .lut_mask = 16'h0004;
defparam \m2|colour_out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \m2|colour_out[16] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[16] .is_wysiwyg = "true";
defparam \m2|colour_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \colour[16]~0 (
// Equation(s):
// \colour[16]~0_combout  = (\m1|colour_out [16] & (((\m2|colour_out [16] & \x_out[5]~0_combout )) # (!\LessThan1~4_combout ))) # (!\m1|colour_out [16] & (((\m2|colour_out [16] & \x_out[5]~0_combout ))))

	.dataa(\m1|colour_out [16]),
	.datab(\LessThan1~4_combout ),
	.datac(\m2|colour_out [16]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \colour[16]~0 .lut_mask = 16'hF222;
defparam \colour[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \colour[16]~1 (
// Equation(s):
// \colour[16]~1_combout  = (\LessThan0~0_combout  & ((\colour[16]~0_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [16]))

	.dataa(\LessThan0~0_combout ),
	.datab(\player|colour_out [16]),
	.datac(gnd),
	.datad(\colour[16]~0_combout ),
	.cin(gnd),
	.combout(\colour[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \colour[16]~1 .lut_mask = 16'hEE44;
defparam \colour[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \player|x_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[0] .is_wysiwyg = "true";
defparam \player|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \x_out[0]~7 (
// Equation(s):
// \x_out[0]~7_combout  = (\LessThan1~4_combout  & (\m2|x_out [0] & ((\x_out[5]~0_combout )))) # (!\LessThan1~4_combout  & ((\m1|x_out [0]) # ((\m2|x_out [0] & \x_out[5]~0_combout ))))

	.dataa(\LessThan1~4_combout ),
	.datab(\m2|x_out [0]),
	.datac(\m1|x_out [0]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\x_out[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[0]~7 .lut_mask = 16'hDC50;
defparam \x_out[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \x_out[0]~8 (
// Equation(s):
// \x_out[0]~8_combout  = (\LessThan0~0_combout  & ((\x_out[0]~7_combout ))) # (!\LessThan0~0_combout  & (\player|x_out [0]))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\player|x_out [0]),
	.datad(\x_out[0]~7_combout ),
	.cin(gnd),
	.combout(\x_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[0]~8 .lut_mask = 16'hFA50;
defparam \x_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \player|x_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[1]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[1] .is_wysiwyg = "true";
defparam \player|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \x_out[1]~9 (
// Equation(s):
// \x_out[1]~9_combout  = (\x_out[5]~0_combout  & ((\m2|x_out [1]) # ((\m1|x_out [1] & !\LessThan1~4_combout )))) # (!\x_out[5]~0_combout  & (\m1|x_out [1] & (!\LessThan1~4_combout )))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m1|x_out [1]),
	.datac(\LessThan1~4_combout ),
	.datad(\m2|x_out [1]),
	.cin(gnd),
	.combout(\x_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[1]~9 .lut_mask = 16'hAE0C;
defparam \x_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \x_out[1]~10 (
// Equation(s):
// \x_out[1]~10_combout  = (\LessThan0~0_combout  & ((\x_out[1]~9_combout ))) # (!\LessThan0~0_combout  & (\player|x_out [1]))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\player|x_out [1]),
	.datad(\x_out[1]~9_combout ),
	.cin(gnd),
	.combout(\x_out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[1]~10 .lut_mask = 16'hFA50;
defparam \x_out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \player|x_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[2]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[2] .is_wysiwyg = "true";
defparam \player|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \x_out[2]~11 (
// Equation(s):
// \x_out[2]~11_combout  = (\LessThan1~4_combout  & (\m2|x_out [2] & ((\x_out[5]~0_combout )))) # (!\LessThan1~4_combout  & ((\m1|x_out [2]) # ((\m2|x_out [2] & \x_out[5]~0_combout ))))

	.dataa(\LessThan1~4_combout ),
	.datab(\m2|x_out [2]),
	.datac(\m1|x_out [2]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\x_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[2]~11 .lut_mask = 16'hDC50;
defparam \x_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \x_out[2]~12 (
// Equation(s):
// \x_out[2]~12_combout  = (\LessThan0~0_combout  & ((\x_out[2]~11_combout ))) # (!\LessThan0~0_combout  & (\player|x_out [2]))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\player|x_out [2]),
	.datad(\x_out[2]~11_combout ),
	.cin(gnd),
	.combout(\x_out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[2]~12 .lut_mask = 16'hFA50;
defparam \x_out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \x_out[3]~13 (
// Equation(s):
// \x_out[3]~13_combout  = (\x_out[5]~0_combout  & ((\m2|x_out [3]) # ((!\LessThan1~4_combout  & \m1|x_out [3])))) # (!\x_out[5]~0_combout  & (((!\LessThan1~4_combout  & \m1|x_out [3]))))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m2|x_out [3]),
	.datac(\LessThan1~4_combout ),
	.datad(\m1|x_out [3]),
	.cin(gnd),
	.combout(\x_out[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[3]~13 .lut_mask = 16'h8F88;
defparam \x_out[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \player|x_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[3] .is_wysiwyg = "true";
defparam \player|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \x_out[3]~14 (
// Equation(s):
// \x_out[3]~14_combout  = (\LessThan0~0_combout  & (\x_out[3]~13_combout )) # (!\LessThan0~0_combout  & ((\player|x_out [3])))

	.dataa(\LessThan0~0_combout ),
	.datab(\x_out[3]~13_combout ),
	.datac(\player|x_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\x_out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[3]~14 .lut_mask = 16'hD8D8;
defparam \x_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \player|x_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|x_out[4]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \player|x_out[4] .is_wysiwyg = "true";
defparam \player|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \m2|x_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|x_out[4]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|x_out[4] .is_wysiwyg = "true";
defparam \m2|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \x_out[4]~15 (
// Equation(s):
// \x_out[4]~15_combout  = (\m1|x_out [4] & (((\x_out[5]~0_combout  & \m2|x_out [4])) # (!\LessThan1~4_combout ))) # (!\m1|x_out [4] & (\x_out[5]~0_combout  & (\m2|x_out [4])))

	.dataa(\m1|x_out [4]),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|x_out [4]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\x_out[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[4]~15 .lut_mask = 16'hC0EA;
defparam \x_out[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \x_out[4]~16 (
// Equation(s):
// \x_out[4]~16_combout  = (\LessThan0~0_combout  & ((\x_out[4]~15_combout ))) # (!\LessThan0~0_combout  & (\player|x_out [4]))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\player|x_out [4]),
	.datad(\x_out[4]~15_combout ),
	.cin(gnd),
	.combout(\x_out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \x_out[4]~16 .lut_mask = 16'hFA50;
defparam \x_out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[16]~1_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X76_Y42_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = \VGA|controller|controller_translator|mem_address[13]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y42_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode643w [2] = (\VGA|writeEn~1_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(gnd),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] .lut_mask = 16'h0A00;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode643w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y42_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & \VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] .lut_mask = 16'h0F00;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a40 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[16]~1_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X76_Y42_N31
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 .lut_mask = 16'h00E2;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode651w [2] = (\VGA|writeEn~1_combout  & (\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|writeEn~1_combout ),
	.datab(gnd),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] .lut_mask = 16'h00A0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode651w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] .lut_mask = 16'h00F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \player|sprite~21 (
// Equation(s):
// \player|sprite~21_combout  = (\player|pointer [2] & (!\player|pointer [3] & ((!\player|pointer [0]) # (!\player|pointer [1])))) # (!\player|pointer [2] & (\player|pointer [3] & ((\player|pointer [1]) # (\player|pointer [0]))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~21_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~21 .lut_mask = 16'h4662;
defparam \player|sprite~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \player|sprite~20 (
// Equation(s):
// \player|sprite~20_combout  = (\player|pointer [2] & (!\player|pointer [3] & !\player|pointer [0])) # (!\player|pointer [2] & (\player|pointer [3] & \player|pointer [0]))

	.dataa(\player|pointer [2]),
	.datab(gnd),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~20_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~20 .lut_mask = 16'h500A;
defparam \player|sprite~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \player|sprite~22 (
// Equation(s):
// \player|sprite~22_combout  = (\player|pointer [5] & (((\player|sprite~20_combout  & !\player|pointer [4])))) # (!\player|pointer [5] & ((\player|pointer [4] & ((\player|sprite~20_combout ))) # (!\player|pointer [4] & (\player|sprite~21_combout ))))

	.dataa(\player|sprite~21_combout ),
	.datab(\player|sprite~20_combout ),
	.datac(\player|pointer [5]),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~22_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~22 .lut_mask = 16'h0CCA;
defparam \player|sprite~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \player|colour_out~18 (
// Equation(s):
// \player|colour_out~18_combout  = (\player|sprite~22_combout  & (\player|pointer [6] & !\player|pointer [7]))

	.dataa(gnd),
	.datab(\player|sprite~22_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|colour_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~18 .lut_mask = 16'h00C0;
defparam \player|colour_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \player|sprite~23 (
// Equation(s):
// \player|sprite~23_combout  = (\player|pointer [1] & (!\player|pointer [3] & (\player|pointer [2] & \player|pointer [0]))) # (!\player|pointer [1] & (\player|pointer [3] & (!\player|pointer [2] & !\player|pointer [0])))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [2]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~23_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~23 .lut_mask = 16'h2004;
defparam \player|sprite~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \player|colour_out~19 (
// Equation(s):
// \player|colour_out~19_combout  = (\player|pointer [4] & (((\player|sprite~21_combout  & !\player|pointer [7])))) # (!\player|pointer [4] & (\player|sprite~23_combout  & ((\player|pointer [7]))))

	.dataa(\player|sprite~23_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~21_combout ),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|colour_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~19 .lut_mask = 16'h22C0;
defparam \player|colour_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \player|colour_out~20 (
// Equation(s):
// \player|colour_out~20_combout  = (\player|pointer [5] & !\player|pointer [6])

	.dataa(gnd),
	.datab(\player|pointer [5]),
	.datac(\player|pointer [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\player|colour_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~20 .lut_mask = 16'h0C0C;
defparam \player|colour_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \player|colour_out~21 (
// Equation(s):
// \player|colour_out~21_combout  = (!\FSM|WideOr11~0_combout  & ((\player|colour_out~18_combout ) # ((\player|colour_out~19_combout  & \player|colour_out~20_combout ))))

	.dataa(\player|colour_out~18_combout ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\player|colour_out~19_combout ),
	.datad(\player|colour_out~20_combout ),
	.cin(gnd),
	.combout(\player|colour_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~21 .lut_mask = 16'h3222;
defparam \player|colour_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \player|colour_out[17] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|colour_out~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[17] .is_wysiwyg = "true";
defparam \player|colour_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \m1|colour_out~21 (
// Equation(s):
// \m1|colour_out~21_combout  = (\m1|pointer [4] & (!\m1|pointer [2] & !\m1|pointer [0])) # (!\m1|pointer [4] & (\m1|pointer [2] & \m1|pointer [0]))

	.dataa(gnd),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|colour_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~21 .lut_mask = 16'h300C;
defparam \m1|colour_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \m1|colour_out~22 (
// Equation(s):
// \m1|colour_out~22_combout  = (\m1|pointer [2] & (\m1|colour_out~21_combout  & (\m1|pointer [1] & \m1|pointer [3]))) # (!\m1|pointer [2] & (!\m1|pointer [3] & ((\m1|colour_out~21_combout ) # (\m1|pointer [1]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|colour_out~21_combout ),
	.datac(\m1|pointer [1]),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|colour_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~22 .lut_mask = 16'h8054;
defparam \m1|colour_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \m1|sprite~6 (
// Equation(s):
// \m1|sprite~6_combout  = (!\m1|pointer [2] & ((\m1|pointer [0]) # ((\m1|pointer [4] & !\m1|pointer [1]))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~6_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~6 .lut_mask = 16'h0A0E;
defparam \m1|sprite~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \m1|colour_out~20 (
// Equation(s):
// \m1|colour_out~20_combout  = (\m1|pointer [3] & (\m1|sprite~4_combout )) # (!\m1|pointer [3] & ((\m1|sprite~6_combout )))

	.dataa(gnd),
	.datab(\m1|sprite~4_combout ),
	.datac(\m1|pointer [3]),
	.datad(\m1|sprite~6_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~20 .lut_mask = 16'hCFC0;
defparam \m1|colour_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \m1|colour_out~23 (
// Equation(s):
// \m1|colour_out~23_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|pointer [5] & ((\m1|colour_out~20_combout ))) # (!\m1|pointer [5] & (!\m1|colour_out~22_combout ))))

	.dataa(\m1|colour_out~22_combout ),
	.datab(\m1|colour_out~20_combout ),
	.datac(\m1|pointer [5]),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~23 .lut_mask = 16'h00C5;
defparam \m1|colour_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N1
dffeas \m1|colour_out[17] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[17] .is_wysiwyg = "true";
defparam \m1|colour_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \m2|sprite~5 (
// Equation(s):
// \m2|sprite~5_combout  = (\m2|pointer [2] & (((\m2|pointer [0] & \m2|pointer [4])) # (!\m2|pointer [1])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~5_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~5 .lut_mask = 16'hD500;
defparam \m2|sprite~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \m2|sprite~6 (
// Equation(s):
// \m2|sprite~6_combout  = (\m2|pointer [5] & (((\m2|pointer [3])))) # (!\m2|pointer [5] & ((\m2|pointer [3] & (!\m2|sprite~5_combout )) # (!\m2|pointer [3] & ((!\m2|Equal1~3_combout )))))

	.dataa(\m2|sprite~5_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|pointer [3]),
	.datad(\m2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\m2|sprite~6_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~6 .lut_mask = 16'hD0D3;
defparam \m2|sprite~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \m2|sprite~7 (
// Equation(s):
// \m2|sprite~7_combout  = (\m2|pointer [2] & (((\m2|pointer [1] & \m2|pointer [4])) # (!\m2|pointer [0])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [4]),
	.cin(gnd),
	.combout(\m2|sprite~7_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~7 .lut_mask = 16'hB030;
defparam \m2|sprite~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \m2|sprite~8 (
// Equation(s):
// \m2|sprite~8_combout  = (\m2|sprite~6_combout  & (((\m2|sprite~7_combout ) # (!\m2|pointer [5])))) # (!\m2|sprite~6_combout  & (!\m2|sprite~0_combout  & ((\m2|pointer [5]))))

	.dataa(\m2|sprite~6_combout ),
	.datab(\m2|sprite~0_combout ),
	.datac(\m2|sprite~7_combout ),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|sprite~8_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~8 .lut_mask = 16'hB1AA;
defparam \m2|sprite~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \m2|colour_out~71 (
// Equation(s):
// \m2|colour_out~71_combout  = (!\FSM|curState.eM2~q  & (\m2|sprite~8_combout  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM1~q )))

	.dataa(\FSM|curState.eM2~q ),
	.datab(\m2|sprite~8_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM1~q ),
	.cin(gnd),
	.combout(\m2|colour_out~71_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~71 .lut_mask = 16'h0004;
defparam \m2|colour_out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \m2|colour_out[17]~feeder (
// Equation(s):
// \m2|colour_out[17]~feeder_combout  = \m2|colour_out~71_combout 

	.dataa(\m2|colour_out~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[17]~feeder .lut_mask = 16'hAAAA;
defparam \m2|colour_out[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N23
dffeas \m2|colour_out[17] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[17] .is_wysiwyg = "true";
defparam \m2|colour_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \colour[17]~2 (
// Equation(s):
// \colour[17]~2_combout  = (\LessThan1~4_combout  & (\x_out[5]~0_combout  & ((\m2|colour_out [17])))) # (!\LessThan1~4_combout  & ((\m1|colour_out [17]) # ((\x_out[5]~0_combout  & \m2|colour_out [17]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m1|colour_out [17]),
	.datad(\m2|colour_out [17]),
	.cin(gnd),
	.combout(\colour[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \colour[17]~2 .lut_mask = 16'hDC50;
defparam \colour[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \colour[17]~3 (
// Equation(s):
// \colour[17]~3_combout  = (\LessThan0~0_combout  & ((\colour[17]~2_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [17]))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\player|colour_out [17]),
	.datad(\colour[17]~2_combout ),
	.cin(gnd),
	.combout(\colour[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \colour[17]~3 .lut_mask = 16'hFA50;
defparam \colour[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a64 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[17]~3_combout ,\colour[16]~1_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[16]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[16]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[16]~0_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~1 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a41 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[17]~3_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[17]~3_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[17]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[17]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~2 .lut_mask = 16'h3120;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[17]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[17]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[17]~2_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a65 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[17]~2_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a65 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[17]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~3 .lut_mask = 16'hFCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[17]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \m2|sprite~11 (
// Equation(s):
// \m2|sprite~11_combout  = (\m2|pointer [1]) # ((\m2|pointer [0]) # (\m2|pointer [4] $ (\m2|pointer [5])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~11_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~11 .lut_mask = 16'hFFBE;
defparam \m2|sprite~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \m2|sprite~10 (
// Equation(s):
// \m2|sprite~10_combout  = (\m2|pointer [1] & (!\m2|pointer [5] & ((!\m2|pointer [0]) # (!\m2|pointer [4])))) # (!\m2|pointer [1] & (((\m2|pointer [5] & \m2|pointer [0]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~10_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~10 .lut_mask = 16'h520A;
defparam \m2|sprite~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \m2|colour_out~72 (
// Equation(s):
// \m2|colour_out~72_combout  = (\m2|pointer [2] & (((\m2|sprite~10_combout ) # (!\m2|pointer [3])))) # (!\m2|pointer [2] & ((\m2|sprite~11_combout ) # ((\m2|pointer [3]))))

	.dataa(\m2|sprite~11_combout ),
	.datab(\m2|sprite~10_combout ),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~72_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~72 .lut_mask = 16'hCFFA;
defparam \m2|colour_out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \m2|colour_out~73 (
// Equation(s):
// \m2|colour_out~73_combout  = (!\FSM|curState.eM1~q  & (\m2|colour_out~72_combout  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM2~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\m2|colour_out~72_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM2~q ),
	.cin(gnd),
	.combout(\m2|colour_out~73_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~73 .lut_mask = 16'h0004;
defparam \m2|colour_out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \m2|colour_out[18] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[18] .is_wysiwyg = "true";
defparam \m2|colour_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \m1|sprite~8 (
// Equation(s):
// \m1|sprite~8_combout  = (\m1|pointer [0] & (\m1|pointer [1] & (\m1|pointer [5] $ (!\m1|pointer [4]))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [4]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~8_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~8 .lut_mask = 16'h8400;
defparam \m1|sprite~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \m1|sprite~7 (
// Equation(s):
// \m1|sprite~7_combout  = (\m1|pointer [5] & ((\m1|pointer [0]) # ((!\m1|pointer [1])))) # (!\m1|pointer [5] & ((\m1|pointer [1]) # ((!\m1|pointer [0] & \m1|pointer [4]))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [4]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~7_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~7 .lut_mask = 16'hDDBA;
defparam \m1|sprite~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \m1|colour_out~69 (
// Equation(s):
// \m1|colour_out~69_combout  = (\m1|pointer [3] & (((!\m1|pointer [2])) # (!\m1|sprite~8_combout ))) # (!\m1|pointer [3] & (((\m1|pointer [2]) # (!\m1|sprite~7_combout ))))

	.dataa(\m1|sprite~8_combout ),
	.datab(\m1|pointer [3]),
	.datac(\m1|sprite~7_combout ),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|colour_out~69_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~69 .lut_mask = 16'h77CF;
defparam \m1|colour_out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \m1|colour_out~70 (
// Equation(s):
// \m1|colour_out~70_combout  = (\m1|colour_out~69_combout  & (!\FSM|curState.eM1~q  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM2~q )))

	.dataa(\m1|colour_out~69_combout ),
	.datab(\FSM|curState.eM1~q ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM2~q ),
	.cin(gnd),
	.combout(\m1|colour_out~70_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~70 .lut_mask = 16'h0002;
defparam \m1|colour_out~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \m1|colour_out[18]~feeder (
// Equation(s):
// \m1|colour_out[18]~feeder_combout  = \m1|colour_out~70_combout 

	.dataa(\m1|colour_out~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|colour_out[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out[18]~feeder .lut_mask = 16'hAAAA;
defparam \m1|colour_out[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \m1|colour_out[18] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|colour_out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[18] .is_wysiwyg = "true";
defparam \m1|colour_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \colour[18]~4 (
// Equation(s):
// \colour[18]~4_combout  = (\LessThan1~4_combout  & (\x_out[5]~0_combout  & (\m2|colour_out [18]))) # (!\LessThan1~4_combout  & ((\m1|colour_out [18]) # ((\x_out[5]~0_combout  & \m2|colour_out [18]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|colour_out [18]),
	.datad(\m1|colour_out [18]),
	.cin(gnd),
	.combout(\colour[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \colour[18]~4 .lut_mask = 16'hD5C0;
defparam \colour[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \player|sprite~26 (
// Equation(s):
// \player|sprite~26_combout  = \player|pointer [2] $ (((\player|pointer [1] & ((\player|pointer [0]) # (!\player|pointer [3]))) # (!\player|pointer [1] & (!\player|pointer [3] & \player|pointer [0]))))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [2]),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~26_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~26 .lut_mask = 16'h63C6;
defparam \player|sprite~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \player|sprite~24 (
// Equation(s):
// \player|sprite~24_combout  = (\player|pointer [2] & (((\player|pointer [3] & !\player|pointer [0])) # (!\player|pointer [1]))) # (!\player|pointer [2] & ((\player|pointer [1]) # ((!\player|pointer [3] & \player|pointer [0]))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [1]),
	.cin(gnd),
	.combout(\player|sprite~24_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~24 .lut_mask = 16'h5DBA;
defparam \player|sprite~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \player|sprite~25 (
// Equation(s):
// \player|sprite~25_combout  = (!\player|pointer [4] & ((\player|pointer [6] & ((\player|sprite~14_combout ))) # (!\player|pointer [6] & (\player|sprite~24_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~24_combout ),
	.datac(\player|sprite~14_combout ),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~25_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~25 .lut_mask = 16'h5044;
defparam \player|sprite~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \player|sprite~27 (
// Equation(s):
// \player|sprite~27_combout  = (\player|sprite~25_combout ) # ((\player|sprite~26_combout  & (\player|pointer [4] & !\player|pointer [6])))

	.dataa(\player|sprite~26_combout ),
	.datab(\player|sprite~25_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~27_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~27 .lut_mask = 16'hCCEC;
defparam \player|sprite~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \player|sprite~35 (
// Equation(s):
// \player|sprite~35_combout  = \player|pointer [1] $ (((\player|pointer [0] & (\player|pointer [2] & \player|pointer [3])) # (!\player|pointer [0] & ((\player|pointer [2]) # (\player|pointer [3])))))

	.dataa(\player|pointer [0]),
	.datab(\player|pointer [2]),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [3]),
	.cin(gnd),
	.combout(\player|sprite~35_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~35 .lut_mask = 16'h2DB4;
defparam \player|sprite~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \player|sprite~36 (
// Equation(s):
// \player|sprite~36_combout  = (\player|pointer [6] & ((\player|sprite~15_combout ) # ((\player|pointer [4])))) # (!\player|pointer [6] & (((\player|sprite~35_combout  & !\player|pointer [4]))))

	.dataa(\player|sprite~15_combout ),
	.datab(\player|pointer [6]),
	.datac(\player|sprite~35_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~36_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~36 .lut_mask = 16'hCCB8;
defparam \player|sprite~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \player|sprite~37 (
// Equation(s):
// \player|sprite~37_combout  = (\player|sprite~36_combout  & (((\player|sprite~9_combout ) # (!\player|pointer [4])))) # (!\player|sprite~36_combout  & (\player|sprite~11_combout  & (\player|pointer [4])))

	.dataa(\player|sprite~11_combout ),
	.datab(\player|sprite~36_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|sprite~9_combout ),
	.cin(gnd),
	.combout(\player|sprite~37_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~37 .lut_mask = 16'hEC2C;
defparam \player|sprite~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \player|sprite~29 (
// Equation(s):
// \player|sprite~29_combout  = \player|pointer [3] $ (((\player|pointer [2] & (\player|pointer [1] & \player|pointer [0])) # (!\player|pointer [2] & ((\player|pointer [1]) # (\player|pointer [0])))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [3]),
	.cin(gnd),
	.combout(\player|sprite~29_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~29 .lut_mask = 16'h2BD4;
defparam \player|sprite~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \player|sprite~33 (
// Equation(s):
// \player|sprite~33_combout  = (\player|pointer [6] & (((\player|sprite~29_combout )))) # (!\player|pointer [6] & (\player|pointer [4] & (\player|sprite~9_combout )))

	.dataa(\player|pointer [4]),
	.datab(\player|pointer [6]),
	.datac(\player|sprite~9_combout ),
	.datad(\player|sprite~29_combout ),
	.cin(gnd),
	.combout(\player|sprite~33_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~33 .lut_mask = 16'hEC20;
defparam \player|sprite~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \player|sprite~30 (
// Equation(s):
// \player|sprite~30_combout  = (\player|pointer [3] & (\player|pointer [2] & \player|pointer [1])) # (!\player|pointer [3] & (!\player|pointer [2] & !\player|pointer [1]))

	.dataa(gnd),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [2]),
	.datad(\player|pointer [1]),
	.cin(gnd),
	.combout(\player|sprite~30_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~30 .lut_mask = 16'hC003;
defparam \player|sprite~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \player|sprite~31 (
// Equation(s):
// \player|sprite~31_combout  = (\player|pointer [4] & (((\player|pointer [6])))) # (!\player|pointer [4] & ((\player|pointer [6] & (\player|sprite~29_combout )) # (!\player|pointer [6] & ((!\player|sprite~30_combout )))))

	.dataa(\player|sprite~29_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~30_combout ),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~31_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~31 .lut_mask = 16'hEE03;
defparam \player|sprite~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \player|sprite~28 (
// Equation(s):
// \player|sprite~28_combout  = (\player|pointer [1] & (!\player|pointer [3] & ((\player|pointer [0]) # (!\player|pointer [2])))) # (!\player|pointer [1] & (\player|pointer [3] & ((\player|pointer [2]) # (!\player|pointer [0]))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~28_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~28 .lut_mask = 16'h2C34;
defparam \player|sprite~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \player|sprite~32 (
// Equation(s):
// \player|sprite~32_combout  = (\player|pointer [4] & ((\player|sprite~31_combout  & ((\player|sprite~7_combout ))) # (!\player|sprite~31_combout  & (\player|sprite~28_combout )))) # (!\player|pointer [4] & (\player|sprite~31_combout ))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~31_combout ),
	.datac(\player|sprite~28_combout ),
	.datad(\player|sprite~7_combout ),
	.cin(gnd),
	.combout(\player|sprite~32_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~32 .lut_mask = 16'hEC64;
defparam \player|sprite~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \player|sprite~34 (
// Equation(s):
// \player|sprite~34_combout  = (\player|pointer [7] & (((\player|pointer [5])))) # (!\player|pointer [7] & ((\player|pointer [5] & ((\player|sprite~32_combout ))) # (!\player|pointer [5] & (\player|sprite~33_combout ))))

	.dataa(\player|pointer [7]),
	.datab(\player|sprite~33_combout ),
	.datac(\player|sprite~32_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~34_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~34 .lut_mask = 16'hFA44;
defparam \player|sprite~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \player|sprite~38 (
// Equation(s):
// \player|sprite~38_combout  = (\player|sprite~34_combout  & (((\player|sprite~37_combout ) # (!\player|pointer [7])))) # (!\player|sprite~34_combout  & (\player|sprite~27_combout  & ((\player|pointer [7]))))

	.dataa(\player|sprite~27_combout ),
	.datab(\player|sprite~37_combout ),
	.datac(\player|sprite~34_combout ),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~38_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~38 .lut_mask = 16'hCAF0;
defparam \player|sprite~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \player|colour_out~33 (
// Equation(s):
// \player|colour_out~33_combout  = (\player|sprite~38_combout  & (!\FSM|curState.eM2~q  & (!\FSM|curState.eM1~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\player|sprite~38_combout ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.eM1~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~33 .lut_mask = 16'h0002;
defparam \player|colour_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \player|colour_out[18] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[18] .is_wysiwyg = "true";
defparam \player|colour_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \colour[18]~5 (
// Equation(s):
// \colour[18]~5_combout  = (\LessThan0~0_combout  & (\colour[18]~4_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [18])))

	.dataa(\LessThan0~0_combout ),
	.datab(\colour[18]~4_combout ),
	.datac(gnd),
	.datad(\player|colour_out [18]),
	.cin(gnd),
	.combout(\colour[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \colour[18]~5 .lut_mask = 16'hDD88;
defparam \colour[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[18]~5_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a42 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[18]~5_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[18]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[18]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~4 .lut_mask = 16'h00E2;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \player|sprite~39 (
// Equation(s):
// \player|sprite~39_combout  = (\player|pointer [2] & (\player|pointer [1] & !\player|pointer [3])) # (!\player|pointer [2] & (!\player|pointer [1] & \player|pointer [3]))

	.dataa(\player|pointer [2]),
	.datab(gnd),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [3]),
	.cin(gnd),
	.combout(\player|sprite~39_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~39 .lut_mask = 16'h05A0;
defparam \player|sprite~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \player|colour_out~22 (
// Equation(s):
// \player|colour_out~22_combout  = (\player|pointer [5] & (((\player|sprite~9_combout  & \player|pointer [4])))) # (!\player|pointer [5] & (\player|sprite~39_combout  & ((!\player|pointer [4]))))

	.dataa(\player|pointer [5]),
	.datab(\player|sprite~39_combout ),
	.datac(\player|sprite~9_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|colour_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~22 .lut_mask = 16'hA044;
defparam \player|colour_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \player|colour_out~23 (
// Equation(s):
// \player|colour_out~23_combout  = (\player|colour_out~22_combout ) # ((\player|sprite~15_combout  & (\player|pointer [5] $ (\player|pointer [4]))))

	.dataa(\player|pointer [5]),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~15_combout ),
	.datad(\player|colour_out~22_combout ),
	.cin(gnd),
	.combout(\player|colour_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~23 .lut_mask = 16'hFF60;
defparam \player|colour_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \player|sprite~40 (
// Equation(s):
// \player|sprite~40_combout  = (\player|pointer [5] & \player|pointer [4])

	.dataa(gnd),
	.datab(\player|pointer [5]),
	.datac(gnd),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~40_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~40 .lut_mask = 16'hCC00;
defparam \player|sprite~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \player|colour_out~24 (
// Equation(s):
// \player|colour_out~24_combout  = (\player|pointer [7] & (((\player|colour_out~23_combout )))) # (!\player|pointer [7] & (\player|sprite~21_combout  & ((\player|sprite~40_combout ))))

	.dataa(\player|sprite~21_combout ),
	.datab(\player|pointer [7]),
	.datac(\player|colour_out~23_combout ),
	.datad(\player|sprite~40_combout ),
	.cin(gnd),
	.combout(\player|colour_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~24 .lut_mask = 16'hE2C0;
defparam \player|colour_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \player|colour_out~25 (
// Equation(s):
// \player|colour_out~25_combout  = (!\FSM|WideOr11~0_combout  & ((\player|colour_out~18_combout ) # ((\player|colour_out~24_combout  & !\player|pointer [6]))))

	.dataa(\player|colour_out~24_combout ),
	.datab(\player|colour_out~18_combout ),
	.datac(\player|pointer [6]),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\player|colour_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~25 .lut_mask = 16'h00CE;
defparam \player|colour_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \player|colour_out[19] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|colour_out~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[19] .is_wysiwyg = "true";
defparam \player|colour_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \m2|colour_out~25 (
// Equation(s):
// \m2|colour_out~25_combout  = (!\m2|pointer [3] & (!\m2|sprite~0_combout  & \m2|pointer [5]))

	.dataa(gnd),
	.datab(\m2|pointer [3]),
	.datac(\m2|sprite~0_combout ),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|colour_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~25 .lut_mask = 16'h0300;
defparam \m2|colour_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \m2|colour_out~24 (
// Equation(s):
// \m2|colour_out~24_combout  = (!\m2|pointer [5] & ((\m2|pointer [3] & (!\m2|pointer [2])) # (!\m2|pointer [3] & ((!\m2|Equal1~3_combout )))))

	.dataa(\m2|pointer [2]),
	.datab(\m2|pointer [5]),
	.datac(\m2|Equal1~3_combout ),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~24 .lut_mask = 16'h1103;
defparam \m2|colour_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \m2|colour_out~26 (
// Equation(s):
// \m2|colour_out~26_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~25_combout ) # (\m2|colour_out~24_combout )))

	.dataa(\m2|colour_out~25_combout ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\m2|colour_out~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~26 .lut_mask = 16'h3232;
defparam \m2|colour_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \m2|colour_out[19] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[19] .is_wysiwyg = "true";
defparam \m2|colour_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \m1|colour_out~25 (
// Equation(s):
// \m1|colour_out~25_combout  = (\m1|pointer [3] & (\m1|pointer [5] & \m1|sprite~4_combout ))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [5]),
	.datac(gnd),
	.datad(\m1|sprite~4_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~25 .lut_mask = 16'h8800;
defparam \m1|colour_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \m1|colour_out~24 (
// Equation(s):
// \m1|colour_out~24_combout  = (!\m1|pointer [5] & ((\m1|pointer [3] & ((!\m1|sprite~1_combout ))) # (!\m1|pointer [3] & (\m1|pointer [2]))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [2]),
	.datad(\m1|sprite~1_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~24 .lut_mask = 16'h1054;
defparam \m1|colour_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \m1|colour_out~26 (
// Equation(s):
// \m1|colour_out~26_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~25_combout ) # (\m1|colour_out~24_combout )))

	.dataa(\m1|colour_out~25_combout ),
	.datab(gnd),
	.datac(\m1|colour_out~24_combout ),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~26 .lut_mask = 16'h00FA;
defparam \m1|colour_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \m1|colour_out[19] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[19] .is_wysiwyg = "true";
defparam \m1|colour_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \colour[19]~6 (
// Equation(s):
// \colour[19]~6_combout  = (\LessThan1~4_combout  & (\x_out[5]~0_combout  & (\m2|colour_out [19]))) # (!\LessThan1~4_combout  & ((\m1|colour_out [19]) # ((\x_out[5]~0_combout  & \m2|colour_out [19]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|colour_out [19]),
	.datad(\m1|colour_out [19]),
	.cin(gnd),
	.combout(\colour[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \colour[19]~6 .lut_mask = 16'hD5C0;
defparam \colour[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \colour[19]~7 (
// Equation(s):
// \colour[19]~7_combout  = (\LessThan0~0_combout  & ((\colour[19]~6_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [19]))

	.dataa(\LessThan0~0_combout ),
	.datab(\player|colour_out [19]),
	.datac(gnd),
	.datad(\colour[19]~6_combout ),
	.cin(gnd),
	.combout(\colour[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \colour[19]~7 .lut_mask = 16'hEE44;
defparam \colour[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a66 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[19]~7_combout ,\colour[18]~5_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[18]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[18]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[18]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[18]~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~5 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[19]~7_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a43 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[19]~7_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[19]~6 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[19]~6_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[19]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~6 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[19]~7 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[19]~7_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[19]~6_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a67  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[19]~6_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a67 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[19]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~7 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[19]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \m2|colour_out~28 (
// Equation(s):
// \m2|colour_out~28_combout  = (\m2|pointer [3] & (\m2|pointer [5] $ ((\m2|pointer [2])))) # (!\m2|pointer [3] & ((\m2|pointer [5] & (\m2|pointer [2])) # (!\m2|pointer [5] & ((\m2|Equal1~3_combout )))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [5]),
	.datac(\m2|pointer [2]),
	.datad(\m2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~28 .lut_mask = 16'h7968;
defparam \m2|colour_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \m2|colour_out~27 (
// Equation(s):
// \m2|colour_out~27_combout  = (\m2|pointer [0] & (\m2|pointer [3] & (!\m2|pointer [4] & \m2|pointer [1]))) # (!\m2|pointer [0] & (!\m2|pointer [3] & (\m2|pointer [4] & !\m2|pointer [1])))

	.dataa(\m2|pointer [0]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|colour_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~27 .lut_mask = 16'h0810;
defparam \m2|colour_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \m2|colour_out~29 (
// Equation(s):
// \m2|colour_out~29_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~28_combout  & (\m2|pointer [5])) # (!\m2|colour_out~28_combout  & ((!\m2|colour_out~27_combout ) # (!\m2|pointer [5])))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|colour_out~28_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|colour_out~27_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~29 .lut_mask = 16'h4151;
defparam \m2|colour_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N13
dffeas \m2|colour_out[20] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[20] .is_wysiwyg = "true";
defparam \m2|colour_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \m1|colour_out~27 (
// Equation(s):
// \m1|colour_out~27_combout  = (\m1|pointer [1] & (((!\m1|pointer [0]) # (!\m1|pointer [4])) # (!\m1|pointer [2]))) # (!\m1|pointer [1] & ((\m1|pointer [2]) # ((\m1|pointer [4]) # (\m1|pointer [0]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [4]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|colour_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~27 .lut_mask = 16'h7FFE;
defparam \m1|colour_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \m1|colour_out~82 (
// Equation(s):
// \m1|colour_out~82_combout  = (\m1|pointer [3] & ((\m1|pointer [5] & ((!\m1|pointer [2]))) # (!\m1|pointer [5] & (!\m1|sprite~1_combout )))) # (!\m1|pointer [3] & (((\m1|pointer [2]))))

	.dataa(\m1|sprite~1_combout ),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [5]),
	.cin(gnd),
	.combout(\m1|colour_out~82_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~82 .lut_mask = 16'h3C74;
defparam \m1|colour_out~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \m1|colour_out~83 (
// Equation(s):
// \m1|colour_out~83_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~82_combout ) # ((\m1|colour_out~27_combout  & \m1|pointer [5]))))

	.dataa(\m1|colour_out~27_combout ),
	.datab(\m1|colour_out~82_combout ),
	.datac(\m1|pointer [5]),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~83_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~83 .lut_mask = 16'h00EC;
defparam \m1|colour_out~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \m1|colour_out[20] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~83_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[20] .is_wysiwyg = "true";
defparam \m1|colour_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \colour[20]~8 (
// Equation(s):
// \colour[20]~8_combout  = (\LessThan1~4_combout  & (\x_out[5]~0_combout  & (\m2|colour_out [20]))) # (!\LessThan1~4_combout  & ((\m1|colour_out [20]) # ((\x_out[5]~0_combout  & \m2|colour_out [20]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|colour_out [20]),
	.datad(\m1|colour_out [20]),
	.cin(gnd),
	.combout(\colour[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \colour[20]~8 .lut_mask = 16'hD5C0;
defparam \colour[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \player|sprite~42 (
// Equation(s):
// \player|sprite~42_combout  = (\player|pointer [6] & (((\player|sprite~16_combout ) # (\player|pointer [5])))) # (!\player|pointer [6] & (!\player|sprite~24_combout  & ((!\player|pointer [5]))))

	.dataa(\player|pointer [6]),
	.datab(\player|sprite~24_combout ),
	.datac(\player|sprite~16_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~42_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~42 .lut_mask = 16'hAAB1;
defparam \player|sprite~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \player|sprite~41 (
// Equation(s):
// \player|sprite~41_combout  = (\player|pointer [1] & ((\player|pointer [3] & ((!\player|pointer [0]))) # (!\player|pointer [3] & (\player|pointer [2])))) # (!\player|pointer [1] & ((\player|pointer [3] & (!\player|pointer [2])) # (!\player|pointer [3] & 
// ((\player|pointer [0])))))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [2]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~41_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~41 .lut_mask = 16'h35AC;
defparam \player|sprite~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \player|sprite~43 (
// Equation(s):
// \player|sprite~43_combout  = (\player|sprite~42_combout  & (((\player|sprite~15_combout ) # (!\player|pointer [5])))) # (!\player|sprite~42_combout  & (\player|sprite~41_combout  & (\player|pointer [5])))

	.dataa(\player|sprite~42_combout ),
	.datab(\player|sprite~41_combout ),
	.datac(\player|pointer [5]),
	.datad(\player|sprite~15_combout ),
	.cin(gnd),
	.combout(\player|sprite~43_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~43 .lut_mask = 16'hEA4A;
defparam \player|sprite~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \player|sprite~44 (
// Equation(s):
// \player|sprite~44_combout  = (\player|pointer [3] & (((\player|pointer [2] & !\player|pointer [1])) # (!\player|pointer [0]))) # (!\player|pointer [3] & ((\player|pointer [0]) # ((!\player|pointer [2] & \player|pointer [1]))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~44_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~44 .lut_mask = 16'h2FF4;
defparam \player|sprite~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \player|sprite~45 (
// Equation(s):
// \player|sprite~45_combout  = (\player|pointer [3] & ((\player|pointer [0] & ((!\player|pointer [2]))) # (!\player|pointer [0] & (\player|pointer [1])))) # (!\player|pointer [3] & ((\player|pointer [0] & (!\player|pointer [1])) # (!\player|pointer [0] & 
// ((\player|pointer [2])))))

	.dataa(\player|pointer [3]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~45_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~45 .lut_mask = 16'h1DB8;
defparam \player|sprite~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \player|sprite~46 (
// Equation(s):
// \player|sprite~46_combout  = (\player|pointer [6] & (((\player|pointer [5])))) # (!\player|pointer [6] & ((\player|pointer [5] & (\player|sprite~45_combout )) # (!\player|pointer [5] & ((\player|sprite~11_combout )))))

	.dataa(\player|sprite~45_combout ),
	.datab(\player|pointer [6]),
	.datac(\player|pointer [5]),
	.datad(\player|sprite~11_combout ),
	.cin(gnd),
	.combout(\player|sprite~46_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~46 .lut_mask = 16'hE3E0;
defparam \player|sprite~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \player|sprite~47 (
// Equation(s):
// \player|sprite~47_combout  = (\player|sprite~46_combout  & (((!\player|sprite~7_combout ) # (!\player|pointer [6])))) # (!\player|sprite~46_combout  & (!\player|sprite~44_combout  & (\player|pointer [6])))

	.dataa(\player|sprite~44_combout ),
	.datab(\player|sprite~46_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~7_combout ),
	.cin(gnd),
	.combout(\player|sprite~47_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~47 .lut_mask = 16'h1CDC;
defparam \player|sprite~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \player|sprite~48 (
// Equation(s):
// \player|sprite~48_combout  = (\player|pointer [5] & (((\player|pointer [6])))) # (!\player|pointer [5] & ((\player|pointer [6] & ((!\player|sprite~29_combout ))) # (!\player|pointer [6] & (\player|sprite~9_combout ))))

	.dataa(\player|sprite~9_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~29_combout ),
	.cin(gnd),
	.combout(\player|sprite~48_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~48 .lut_mask = 16'hC2F2;
defparam \player|sprite~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \player|sprite~49 (
// Equation(s):
// \player|sprite~49_combout  = (\player|pointer [5] & ((\player|sprite~48_combout  & ((!\player|sprite~44_combout ))) # (!\player|sprite~48_combout  & (\player|sprite~4_combout )))) # (!\player|pointer [5] & (\player|sprite~48_combout ))

	.dataa(\player|pointer [5]),
	.datab(\player|sprite~48_combout ),
	.datac(\player|sprite~4_combout ),
	.datad(\player|sprite~44_combout ),
	.cin(gnd),
	.combout(\player|sprite~49_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~49 .lut_mask = 16'h64EC;
defparam \player|sprite~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \player|sprite~50 (
// Equation(s):
// \player|sprite~50_combout  = (\player|pointer [4] & ((\player|sprite~47_combout ) # ((\player|pointer [7])))) # (!\player|pointer [4] & (((\player|sprite~49_combout  & !\player|pointer [7]))))

	.dataa(\player|sprite~47_combout ),
	.datab(\player|sprite~49_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~50_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~50 .lut_mask = 16'hF0AC;
defparam \player|sprite~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \player|sprite~51 (
// Equation(s):
// \player|sprite~51_combout  = (\player|pointer [2] & (((\player|pointer [1] & !\player|pointer [0])) # (!\player|pointer [3]))) # (!\player|pointer [2] & ((\player|pointer [3]) # ((!\player|pointer [1] & \player|pointer [0]))))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [2]),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~51_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~51 .lut_mask = 16'h3DBC;
defparam \player|sprite~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \player|sprite~52 (
// Equation(s):
// \player|sprite~52_combout  = (\player|pointer [5] & (((\player|pointer [6]) # (\player|sprite~51_combout )))) # (!\player|pointer [5] & (!\player|sprite~26_combout  & (!\player|pointer [6])))

	.dataa(\player|sprite~26_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~51_combout ),
	.cin(gnd),
	.combout(\player|sprite~52_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~52 .lut_mask = 16'hCDC1;
defparam \player|sprite~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \player|sprite~53 (
// Equation(s):
// \player|sprite~53_combout  = (\player|sprite~52_combout  & ((\player|sprite~9_combout ) # ((!\player|pointer [6])))) # (!\player|sprite~52_combout  & (((\player|sprite~14_combout  & \player|pointer [6]))))

	.dataa(\player|sprite~9_combout ),
	.datab(\player|sprite~52_combout ),
	.datac(\player|sprite~14_combout ),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~53_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~53 .lut_mask = 16'hB8CC;
defparam \player|sprite~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \player|sprite~54 (
// Equation(s):
// \player|sprite~54_combout  = (\player|pointer [7] & ((\player|sprite~50_combout  & ((\player|sprite~53_combout ))) # (!\player|sprite~50_combout  & (\player|sprite~43_combout )))) # (!\player|pointer [7] & (((\player|sprite~50_combout ))))

	.dataa(\player|pointer [7]),
	.datab(\player|sprite~43_combout ),
	.datac(\player|sprite~50_combout ),
	.datad(\player|sprite~53_combout ),
	.cin(gnd),
	.combout(\player|sprite~54_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~54 .lut_mask = 16'hF858;
defparam \player|sprite~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \player|colour_out~34 (
// Equation(s):
// \player|colour_out~34_combout  = (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & (\player|sprite~54_combout  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\player|sprite~54_combout ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~34 .lut_mask = 16'h0010;
defparam \player|colour_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \player|colour_out[20] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[20] .is_wysiwyg = "true";
defparam \player|colour_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \colour[20]~9 (
// Equation(s):
// \colour[20]~9_combout  = (\LessThan0~0_combout  & (\colour[20]~8_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [20])))

	.dataa(\colour[20]~8_combout ),
	.datab(\player|colour_out [20]),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\colour[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \colour[20]~9 .lut_mask = 16'hAACC;
defparam \colour[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \m1|sprite~10 (
// Equation(s):
// \m1|sprite~10_combout  = (\m1|pointer [2]) # ((\m1|pointer [1]) # (\m1|pointer [3] $ (\m1|pointer [0])))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~10_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~10 .lut_mask = 16'hFFDE;
defparam \m1|sprite~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \m1|sprite~11 (
// Equation(s):
// \m1|sprite~11_combout  = (\m1|pointer [3] & ((\m1|pointer [0] $ (!\m1|pointer [1])) # (!\m1|pointer [2]))) # (!\m1|pointer [3] & (\m1|pointer [2]))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~11_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~11 .lut_mask = 16'hE66E;
defparam \m1|sprite~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \m1|sprite~12 (
// Equation(s):
// \m1|sprite~12_combout  = (\m1|pointer [5] & ((\m1|pointer [4]) # ((\m1|sprite~10_combout )))) # (!\m1|pointer [5] & (!\m1|pointer [4] & ((!\m1|sprite~11_combout ))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|pointer [4]),
	.datac(\m1|sprite~10_combout ),
	.datad(\m1|sprite~11_combout ),
	.cin(gnd),
	.combout(\m1|sprite~12_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~12 .lut_mask = 16'hA8B9;
defparam \m1|sprite~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \m1|sprite~9 (
// Equation(s):
// \m1|sprite~9_combout  = (\m1|pointer [2] & (\m1|pointer [3])) # (!\m1|pointer [2] & (((\m1|pointer [0]) # (\m1|pointer [1]))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~9_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~9 .lut_mask = 16'hAFAC;
defparam \m1|sprite~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \m1|sprite~13 (
// Equation(s):
// \m1|sprite~13_combout  = (\m1|pointer [4] & ((\m1|sprite~12_combout  & (!\m1|Add7~3_combout )) # (!\m1|sprite~12_combout  & ((\m1|sprite~9_combout ))))) # (!\m1|pointer [4] & (((\m1|sprite~12_combout ))))

	.dataa(\m1|Add7~3_combout ),
	.datab(\m1|pointer [4]),
	.datac(\m1|sprite~12_combout ),
	.datad(\m1|sprite~9_combout ),
	.cin(gnd),
	.combout(\m1|sprite~13_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~13 .lut_mask = 16'h7C70;
defparam \m1|sprite~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \m1|colour_out~71 (
// Equation(s):
// \m1|colour_out~71_combout  = (!\FSM|curState.eM1~q  & (\m1|sprite~13_combout  & (!\FSM|curState.eM2~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\m1|sprite~13_combout ),
	.datac(\FSM|curState.eM2~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\m1|colour_out~71_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~71 .lut_mask = 16'h0004;
defparam \m1|colour_out~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \m1|colour_out[21] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[21] .is_wysiwyg = "true";
defparam \m1|colour_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \m2|sprite~13 (
// Equation(s):
// \m2|sprite~13_combout  = (\m2|pointer [1] & (\m2|pointer [2] & (\m2|pointer [3] $ (!\m2|pointer [0]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~13_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~13 .lut_mask = 16'h9000;
defparam \m2|sprite~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \m2|sprite~14 (
// Equation(s):
// \m2|sprite~14_combout  = (\m2|pointer [3] & (((\m2|pointer [2])))) # (!\m2|pointer [3] & (!\m2|pointer [2] & (\m2|pointer [0] $ (\m2|pointer [1]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~14_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~14 .lut_mask = 16'hAA14;
defparam \m2|sprite~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \m2|sprite~15 (
// Equation(s):
// \m2|sprite~15_combout  = (\m2|pointer [4] & (((\m2|pointer [5])))) # (!\m2|pointer [4] & ((\m2|pointer [5] & (!\m2|sprite~13_combout )) # (!\m2|pointer [5] & ((\m2|sprite~14_combout )))))

	.dataa(\m2|sprite~13_combout ),
	.datab(\m2|pointer [4]),
	.datac(\m2|sprite~14_combout ),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|sprite~15_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~15 .lut_mask = 16'hDD30;
defparam \m2|sprite~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \m2|sprite~12 (
// Equation(s):
// \m2|sprite~12_combout  = (\m2|pointer [2] & (((\m2|pointer [1] & \m2|pointer [0])))) # (!\m2|pointer [2] & (\m2|pointer [3]))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [1]),
	.datac(\m2|pointer [0]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~12_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~12 .lut_mask = 16'hC0AA;
defparam \m2|sprite~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \m2|sprite~16 (
// Equation(s):
// \m2|sprite~16_combout  = (!\m2|pointer [3] & (!\m2|pointer [1] & (!\m2|pointer [0] & !\m2|pointer [2])))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [1]),
	.datac(\m2|pointer [0]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~16_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~16 .lut_mask = 16'h0001;
defparam \m2|sprite~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \m2|sprite~17 (
// Equation(s):
// \m2|sprite~17_combout  = (\m2|sprite~15_combout  & (((!\m2|sprite~16_combout ) # (!\m2|pointer [4])))) # (!\m2|sprite~15_combout  & (!\m2|sprite~12_combout  & (\m2|pointer [4])))

	.dataa(\m2|sprite~15_combout ),
	.datab(\m2|sprite~12_combout ),
	.datac(\m2|pointer [4]),
	.datad(\m2|sprite~16_combout ),
	.cin(gnd),
	.combout(\m2|sprite~17_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~17 .lut_mask = 16'h1ABA;
defparam \m2|sprite~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \m2|colour_out~74 (
// Equation(s):
// \m2|colour_out~74_combout  = (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & (\m2|sprite~17_combout  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\m2|sprite~17_combout ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\m2|colour_out~74_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~74 .lut_mask = 16'h0010;
defparam \m2|colour_out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \m2|colour_out[21]~feeder (
// Equation(s):
// \m2|colour_out[21]~feeder_combout  = \m2|colour_out~74_combout 

	.dataa(\m2|colour_out~74_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[21]~feeder .lut_mask = 16'hAAAA;
defparam \m2|colour_out[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \m2|colour_out[21] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[21] .is_wysiwyg = "true";
defparam \m2|colour_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \colour[21]~10 (
// Equation(s):
// \colour[21]~10_combout  = (\x_out[5]~0_combout  & ((\m2|colour_out [21]) # ((!\LessThan1~4_combout  & \m1|colour_out [21])))) # (!\x_out[5]~0_combout  & (!\LessThan1~4_combout  & (\m1|colour_out [21])))

	.dataa(\x_out[5]~0_combout ),
	.datab(\LessThan1~4_combout ),
	.datac(\m1|colour_out [21]),
	.datad(\m2|colour_out [21]),
	.cin(gnd),
	.combout(\colour[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \colour[21]~10 .lut_mask = 16'hBA30;
defparam \colour[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \colour[21]~11 (
// Equation(s):
// \colour[21]~11_combout  = (\LessThan0~0_combout  & ((\colour[21]~10_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [19]))

	.dataa(gnd),
	.datab(\player|colour_out [19]),
	.datac(\colour[21]~10_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\colour[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \colour[21]~11 .lut_mask = 16'hF0CC;
defparam \colour[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a68 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[21]~11_combout ,\colour[20]~9_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[20]~9_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a44 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[20]~9_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[20]~8 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[20]~8_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[20]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~8 .lut_mask = 16'h00E2;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[20]~9 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[20]~9_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[20]~8_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[20]~8_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~9 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a45 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[21]~11_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[21]~11_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[21]~10 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[21]~10_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~10 .lut_mask = 16'h00B8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[21]~11 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[21]~11_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[21]~10_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a69 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[21]~10_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a69 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~11 .lut_mask = 16'hFCF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \player|sprite~55 (
// Equation(s):
// \player|sprite~55_combout  = (\player|pointer [5] & ((!\player|sprite~30_combout ))) # (!\player|pointer [5] & (\player|sprite~7_combout ))

	.dataa(\player|pointer [5]),
	.datab(\player|sprite~7_combout ),
	.datac(gnd),
	.datad(\player|sprite~30_combout ),
	.cin(gnd),
	.combout(\player|sprite~55_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~55 .lut_mask = 16'h44EE;
defparam \player|sprite~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \player|sprite~56 (
// Equation(s):
// \player|sprite~56_combout  = (\player|pointer [0] & ((\player|pointer [3] $ (\player|pointer [1])) # (!\player|pointer [2]))) # (!\player|pointer [0] & ((\player|pointer [2]) # (\player|pointer [3] $ (\player|pointer [1]))))

	.dataa(\player|pointer [0]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~56_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~56 .lut_mask = 16'h7DBE;
defparam \player|sprite~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \player|sprite~57 (
// Equation(s):
// \player|sprite~57_combout  = (\player|pointer [5] & ((\player|pointer [4] & ((\player|sprite~7_combout ))) # (!\player|pointer [4] & (\player|sprite~56_combout )))) # (!\player|pointer [5] & ((\player|pointer [4] & (\player|sprite~56_combout )) # 
// (!\player|pointer [4] & ((\player|sprite~7_combout )))))

	.dataa(\player|pointer [5]),
	.datab(\player|sprite~56_combout ),
	.datac(\player|sprite~7_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~57_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~57 .lut_mask = 16'hE4D8;
defparam \player|sprite~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \player|sprite~58 (
// Equation(s):
// \player|sprite~58_combout  = (\player|pointer [5] & (!\player|sprite~30_combout )) # (!\player|pointer [5] & (((\player|pointer [4] & \player|sprite~9_combout ))))

	.dataa(\player|sprite~30_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~9_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~58_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~58 .lut_mask = 16'h55C0;
defparam \player|sprite~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \player|sprite~59 (
// Equation(s):
// \player|sprite~59_combout  = (\player|pointer [6] & ((\player|sprite~57_combout ) # ((\player|pointer [7])))) # (!\player|pointer [6] & (((!\player|pointer [7] & \player|sprite~58_combout ))))

	.dataa(\player|sprite~57_combout ),
	.datab(\player|pointer [6]),
	.datac(\player|pointer [7]),
	.datad(\player|sprite~58_combout ),
	.cin(gnd),
	.combout(\player|sprite~59_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~59 .lut_mask = 16'hCBC8;
defparam \player|sprite~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \player|sprite~60 (
// Equation(s):
// \player|sprite~60_combout  = (!\player|pointer [5] & (!\player|pointer [4] & \player|sprite~14_combout ))

	.dataa(\player|pointer [5]),
	.datab(\player|pointer [4]),
	.datac(gnd),
	.datad(\player|sprite~14_combout ),
	.cin(gnd),
	.combout(\player|sprite~60_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~60 .lut_mask = 16'h1100;
defparam \player|sprite~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \player|sprite~61 (
// Equation(s):
// \player|sprite~61_combout  = (\player|sprite~59_combout  & (((\player|sprite~60_combout ) # (!\player|pointer [7])))) # (!\player|sprite~59_combout  & (\player|sprite~55_combout  & (\player|pointer [7])))

	.dataa(\player|sprite~55_combout ),
	.datab(\player|sprite~59_combout ),
	.datac(\player|pointer [7]),
	.datad(\player|sprite~60_combout ),
	.cin(gnd),
	.combout(\player|sprite~61_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~61 .lut_mask = 16'hEC2C;
defparam \player|sprite~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \player|colour_out~35 (
// Equation(s):
// \player|colour_out~35_combout  = (!\FSM|curState.eM2~q  & (\player|sprite~61_combout  & (!\FSM|curState.eM1~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM2~q ),
	.datab(\player|sprite~61_combout ),
	.datac(\FSM|curState.eM1~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~35 .lut_mask = 16'h0004;
defparam \player|colour_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \player|colour_out[22] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[22] .is_wysiwyg = "true";
defparam \player|colour_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \m1|sprite~14 (
// Equation(s):
// \m1|sprite~14_combout  = (!\m1|pointer [2] & (\m1|pointer [4] & (!\m1|pointer [0] & !\m1|pointer [1])))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~14_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~14 .lut_mask = 16'h0004;
defparam \m1|sprite~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \m1|colour_out~28 (
// Equation(s):
// \m1|colour_out~28_combout  = (!\m1|pointer [5] & ((\m1|pointer [3] & ((!\m1|sprite~1_combout ))) # (!\m1|pointer [3] & (!\m1|sprite~14_combout ))))

	.dataa(\m1|sprite~14_combout ),
	.datab(\m1|sprite~1_combout ),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [5]),
	.cin(gnd),
	.combout(\m1|colour_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~28 .lut_mask = 16'h0035;
defparam \m1|colour_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \m1|colour_out~29 (
// Equation(s):
// \m1|colour_out~29_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~25_combout ) # (\m1|colour_out~28_combout )))

	.dataa(\m1|colour_out~25_combout ),
	.datab(\m1|colour_out~28_combout ),
	.datac(gnd),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~29 .lut_mask = 16'h00EE;
defparam \m1|colour_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \m1|colour_out[22]~feeder (
// Equation(s):
// \m1|colour_out[22]~feeder_combout  = \m1|colour_out~29_combout 

	.dataa(\m1|colour_out~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|colour_out[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out[22]~feeder .lut_mask = 16'hAAAA;
defparam \m1|colour_out[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \m1|colour_out[22] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|colour_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[22] .is_wysiwyg = "true";
defparam \m1|colour_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \m2|sprite~18 (
// Equation(s):
// \m2|sprite~18_combout  = (\m2|pointer [1] & (\m2|pointer [0] & (\m2|pointer [2] & \m2|pointer [4])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [4]),
	.cin(gnd),
	.combout(\m2|sprite~18_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~18 .lut_mask = 16'h8000;
defparam \m2|sprite~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \m2|colour_out~30 (
// Equation(s):
// \m2|colour_out~30_combout  = (!\m2|pointer [5] & ((\m2|pointer [3] & (!\m2|sprite~18_combout )) # (!\m2|pointer [3] & ((!\m2|Equal1~3_combout )))))

	.dataa(\m2|sprite~18_combout ),
	.datab(\m2|Equal1~3_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~30 .lut_mask = 16'h0503;
defparam \m2|colour_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \m2|colour_out~31 (
// Equation(s):
// \m2|colour_out~31_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~25_combout ) # (\m2|colour_out~30_combout )))

	.dataa(\m2|colour_out~25_combout ),
	.datab(gnd),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|colour_out~30_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~31 .lut_mask = 16'h0F0A;
defparam \m2|colour_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \m2|colour_out[22] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[22] .is_wysiwyg = "true";
defparam \m2|colour_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \colour[22]~12 (
// Equation(s):
// \colour[22]~12_combout  = (\LessThan1~4_combout  & (((\m2|colour_out [22] & \x_out[5]~0_combout )))) # (!\LessThan1~4_combout  & ((\m1|colour_out [22]) # ((\m2|colour_out [22] & \x_out[5]~0_combout ))))

	.dataa(\LessThan1~4_combout ),
	.datab(\m1|colour_out [22]),
	.datac(\m2|colour_out [22]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \colour[22]~12 .lut_mask = 16'hF444;
defparam \colour[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \colour[22]~13 (
// Equation(s):
// \colour[22]~13_combout  = (\LessThan0~0_combout  & ((\colour[22]~12_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [22]))

	.dataa(\LessThan0~0_combout ),
	.datab(\player|colour_out [22]),
	.datac(gnd),
	.datad(\colour[22]~12_combout ),
	.cin(gnd),
	.combout(\colour[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \colour[22]~13 .lut_mask = 16'hEE44;
defparam \colour[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[22]~13_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a46 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[22]~13_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[22]~12 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[22]~12_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~12 .lut_mask = 16'h00E2;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \m2|sprite~20 (
// Equation(s):
// \m2|sprite~20_combout  = \m2|pointer [4] $ (\m2|pointer [5])

	.dataa(gnd),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|sprite~20_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~20 .lut_mask = 16'h3C3C;
defparam \m2|sprite~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \m2|sprite~19 (
// Equation(s):
// \m2|sprite~19_combout  = (\m2|pointer [3] & (\m2|pointer [0] & (\m2|pointer [1] & \m2|pointer [2])))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~19_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~19 .lut_mask = 16'h8000;
defparam \m2|sprite~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \m2|colour_out~32 (
// Equation(s):
// \m2|colour_out~32_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|sprite~20_combout  & ((!\m2|sprite~19_combout ))) # (!\m2|sprite~20_combout  & (!\m2|sprite~16_combout ))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|sprite~16_combout ),
	.datac(\m2|sprite~20_combout ),
	.datad(\m2|sprite~19_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~32 .lut_mask = 16'h0151;
defparam \m2|colour_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N13
dffeas \m2|colour_out[23] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[23] .is_wysiwyg = "true";
defparam \m2|colour_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \m1|sprite~15 (
// Equation(s):
// \m1|sprite~15_combout  = \m1|pointer [5] $ (\m1|pointer [4])

	.dataa(\m1|pointer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|sprite~15_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~15 .lut_mask = 16'h55AA;
defparam \m1|sprite~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \m1|Equal1~2 (
// Equation(s):
// \m1|Equal1~2_combout  = (!\m1|pointer [3] & (!\m1|pointer [2] & (!\m1|pointer [0] & !\m1|pointer [1])))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \m1|Equal1~2 .lut_mask = 16'h0001;
defparam \m1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \m1|colour_out~30 (
// Equation(s):
// \m1|colour_out~30_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|sprite~15_combout  & (!\m1|Equal1~2_combout )) # (!\m1|sprite~15_combout  & ((!\m1|Add7~3_combout )))))

	.dataa(\m1|sprite~15_combout ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\m1|Equal1~2_combout ),
	.datad(\m1|Add7~3_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~30 .lut_mask = 16'h0213;
defparam \m1|colour_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \m1|colour_out[23] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[23] .is_wysiwyg = "true";
defparam \m1|colour_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \colour[23]~14 (
// Equation(s):
// \colour[23]~14_combout  = (\m2|colour_out [23] & ((\x_out[5]~0_combout ) # ((!\LessThan1~4_combout  & \m1|colour_out [23])))) # (!\m2|colour_out [23] & (!\LessThan1~4_combout  & (\m1|colour_out [23])))

	.dataa(\m2|colour_out [23]),
	.datab(\LessThan1~4_combout ),
	.datac(\m1|colour_out [23]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \colour[23]~14 .lut_mask = 16'hBA30;
defparam \colour[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \player|sprite~62 (
// Equation(s):
// \player|sprite~62_combout  = (\player|pointer [6] & ((\player|pointer [4] & ((\player|sprite~14_combout ))) # (!\player|pointer [4] & (\player|sprite~16_combout ))))

	.dataa(\player|pointer [6]),
	.datab(\player|sprite~16_combout ),
	.datac(\player|sprite~14_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~62_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~62 .lut_mask = 16'hA088;
defparam \player|sprite~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \player|sprite~63 (
// Equation(s):
// \player|sprite~63_combout  = (\player|sprite~62_combout ) # ((!\player|sprite~7_combout  & !\player|pointer [6]))

	.dataa(gnd),
	.datab(\player|sprite~7_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~62_combout ),
	.cin(gnd),
	.combout(\player|sprite~63_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~63 .lut_mask = 16'hFF03;
defparam \player|sprite~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \player|sprite~66 (
// Equation(s):
// \player|sprite~66_combout  = (\player|pointer [6] & (((\player|pointer [4])) # (!\player|sprite~29_combout ))) # (!\player|pointer [6] & (((\player|sprite~9_combout  & !\player|pointer [4]))))

	.dataa(\player|sprite~29_combout ),
	.datab(\player|sprite~9_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~66_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~66 .lut_mask = 16'hF05C;
defparam \player|sprite~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \player|sprite~67 (
// Equation(s):
// \player|sprite~67_combout  = (\player|sprite~66_combout  & (((!\player|sprite~44_combout ) # (!\player|pointer [4])))) # (!\player|sprite~66_combout  & (\player|sprite~11_combout  & (\player|pointer [4])))

	.dataa(\player|sprite~11_combout ),
	.datab(\player|sprite~66_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|sprite~44_combout ),
	.cin(gnd),
	.combout(\player|sprite~67_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~67 .lut_mask = 16'h2CEC;
defparam \player|sprite~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \player|sprite~64 (
// Equation(s):
// \player|sprite~64_combout  = (\player|pointer [4] & (\player|pointer [6])) # (!\player|pointer [4] & ((\player|pointer [6] & ((!\player|sprite~44_combout ))) # (!\player|pointer [6] & (\player|sprite~4_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|pointer [6]),
	.datac(\player|sprite~4_combout ),
	.datad(\player|sprite~44_combout ),
	.cin(gnd),
	.combout(\player|sprite~64_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~64 .lut_mask = 16'h98DC;
defparam \player|sprite~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \player|sprite~65 (
// Equation(s):
// \player|sprite~65_combout  = (\player|sprite~64_combout  & (((!\player|pointer [4])) # (!\player|sprite~7_combout ))) # (!\player|sprite~64_combout  & (((\player|sprite~45_combout  & \player|pointer [4]))))

	.dataa(\player|sprite~64_combout ),
	.datab(\player|sprite~7_combout ),
	.datac(\player|sprite~45_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~65_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~65 .lut_mask = 16'h72AA;
defparam \player|sprite~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \player|sprite~68 (
// Equation(s):
// \player|sprite~68_combout  = (\player|pointer [5] & (((\player|sprite~65_combout ) # (\player|pointer [7])))) # (!\player|pointer [5] & (\player|sprite~67_combout  & ((!\player|pointer [7]))))

	.dataa(\player|sprite~67_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|sprite~65_combout ),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~68_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~68 .lut_mask = 16'hCCE2;
defparam \player|sprite~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \player|sprite~69 (
// Equation(s):
// \player|sprite~69_combout  = (!\player|pointer [6] & ((\player|pointer [4] & (\player|sprite~4_combout )) # (!\player|pointer [4] & ((\player|sprite~5_combout )))))

	.dataa(\player|sprite~4_combout ),
	.datab(\player|sprite~5_combout ),
	.datac(\player|pointer [4]),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~69_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~69 .lut_mask = 16'h00AC;
defparam \player|sprite~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \player|sprite~70 (
// Equation(s):
// \player|sprite~70_combout  = (\player|sprite~68_combout  & (((\player|sprite~69_combout ) # (!\player|pointer [7])))) # (!\player|sprite~68_combout  & (\player|sprite~63_combout  & ((\player|pointer [7]))))

	.dataa(\player|sprite~63_combout ),
	.datab(\player|sprite~68_combout ),
	.datac(\player|sprite~69_combout ),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~70_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~70 .lut_mask = 16'hE2CC;
defparam \player|sprite~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \player|colour_out~36 (
// Equation(s):
// \player|colour_out~36_combout  = (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & (\player|sprite~70_combout  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\player|sprite~70_combout ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~36 .lut_mask = 16'h0010;
defparam \player|colour_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \player|colour_out[23] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[23] .is_wysiwyg = "true";
defparam \player|colour_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \colour[23]~15 (
// Equation(s):
// \colour[23]~15_combout  = (\LessThan0~0_combout  & (\colour[23]~14_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [23])))

	.dataa(\colour[23]~14_combout ),
	.datab(\player|colour_out [23]),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\colour[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \colour[23]~15 .lut_mask = 16'hAACC;
defparam \colour[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a70 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[23]~15_combout ,\colour[22]~13_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[22]~13 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[22]~13_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[22]~12_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[22]~12_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~13 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[23]~15_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a47 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[23]~15_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[23]~14 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[23]~14_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~14 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[23]~15 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[23]~15_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[23]~14_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a71  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[23]~14_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a71 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~15 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \m2|colour_out~34 (
// Equation(s):
// \m2|colour_out~34_combout  = (\m2|pointer [3] & (((\m2|pointer [1] & \m2|pointer [2])))) # (!\m2|pointer [3] & (\m2|pointer [4] & (\m2|pointer [1] $ (\m2|pointer [2]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|colour_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~34 .lut_mask = 16'hA440;
defparam \m2|colour_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \m2|colour_out~33 (
// Equation(s):
// \m2|colour_out~33_combout  = (\m2|pointer [4] & ((\m2|pointer [3] & ((\m2|pointer [2]))) # (!\m2|pointer [3] & (!\m2|pointer [1])))) # (!\m2|pointer [4] & ((\m2|pointer [1] & (!\m2|pointer [3])) # (!\m2|pointer [1] & ((\m2|pointer [2])))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|colour_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~33 .lut_mask = 16'h9F14;
defparam \m2|colour_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \m2|colour_out~36 (
// Equation(s):
// \m2|colour_out~36_combout  = (\m2|pointer [3] & ((\m2|colour_out~33_combout ) # ((\m2|colour_out~34_combout  & !\m2|pointer [0]))))

	.dataa(\m2|colour_out~34_combout ),
	.datab(\m2|colour_out~33_combout ),
	.datac(\m2|pointer [3]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|colour_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~36 .lut_mask = 16'hC0E0;
defparam \m2|colour_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \m2|colour_out~35 (
// Equation(s):
// \m2|colour_out~35_combout  = (\m2|colour_out~33_combout  & (\m2|colour_out~34_combout  $ (((\m2|pointer [0]) # (!\m2|pointer [3]))))) # (!\m2|colour_out~33_combout  & ((\m2|pointer [3]) # (\m2|pointer [0] $ (\m2|colour_out~34_combout ))))

	.dataa(\m2|pointer [0]),
	.datab(\m2|colour_out~33_combout ),
	.datac(\m2|pointer [3]),
	.datad(\m2|colour_out~34_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~35 .lut_mask = 16'h71BE;
defparam \m2|colour_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \m2|colour_out~37 (
// Equation(s):
// \m2|colour_out~37_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|pointer [5] & (\m2|colour_out~36_combout )) # (!\m2|pointer [5] & ((\m2|colour_out~35_combout )))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|colour_out~36_combout ),
	.datad(\m2|colour_out~35_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~37 .lut_mask = 16'h5140;
defparam \m2|colour_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \m2|colour_out[8]~feeder (
// Equation(s):
// \m2|colour_out[8]~feeder_combout  = \m2|colour_out~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|colour_out~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[8]~feeder .lut_mask = 16'hF0F0;
defparam \m2|colour_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \m2|colour_out[8] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[8] .is_wysiwyg = "true";
defparam \m2|colour_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \m1|colour_out~31 (
// Equation(s):
// \m1|colour_out~31_combout  = (\m1|pointer [2] & (\m1|pointer [3] & (\m1|pointer [1] $ (!\m1|pointer [4])))) # (!\m1|pointer [2] & ((\m1|pointer [1]) # (\m1|pointer [3] $ (\m1|pointer [4]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|colour_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~31 .lut_mask = 16'h8B4E;
defparam \m1|colour_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \m1|colour_out~32 (
// Equation(s):
// \m1|colour_out~32_combout  = (\m1|pointer [3] & (\m1|pointer [4] & (\m1|pointer [1] $ (\m1|pointer [2])))) # (!\m1|pointer [3] & (!\m1|pointer [1] & (!\m1|pointer [2])))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|colour_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~32 .lut_mask = 16'h4901;
defparam \m1|colour_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \m1|colour_out~34 (
// Equation(s):
// \m1|colour_out~34_combout  = (!\m1|pointer [3] & ((\m1|colour_out~31_combout ) # ((\m1|pointer [0] & \m1|colour_out~32_combout ))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [3]),
	.datac(\m1|colour_out~31_combout ),
	.datad(\m1|colour_out~32_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~34 .lut_mask = 16'h3230;
defparam \m1|colour_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \m1|colour_out~33 (
// Equation(s):
// \m1|colour_out~33_combout  = (\m1|pointer [3] & (\m1|colour_out~32_combout  $ (((\m1|colour_out~31_combout ) # (!\m1|pointer [0]))))) # (!\m1|pointer [3] & ((\m1|colour_out~32_combout  $ (!\m1|pointer [0])) # (!\m1|colour_out~31_combout )))

	.dataa(\m1|colour_out~32_combout ),
	.datab(\m1|pointer [3]),
	.datac(\m1|colour_out~31_combout ),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|colour_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~33 .lut_mask = 16'h6B57;
defparam \m1|colour_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \m1|colour_out~35 (
// Equation(s):
// \m1|colour_out~35_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|pointer [5] & (\m1|colour_out~34_combout )) # (!\m1|pointer [5] & ((\m1|colour_out~33_combout )))))

	.dataa(\m1|colour_out~34_combout ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|colour_out~33_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~35 .lut_mask = 16'h2320;
defparam \m1|colour_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N17
dffeas \m1|colour_out[8] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[8] .is_wysiwyg = "true";
defparam \m1|colour_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \colour[8]~16 (
// Equation(s):
// \colour[8]~16_combout  = (\m2|colour_out [8] & ((\x_out[5]~0_combout ) # ((!\LessThan1~4_combout  & \m1|colour_out [8])))) # (!\m2|colour_out [8] & (!\LessThan1~4_combout  & (\m1|colour_out [8])))

	.dataa(\m2|colour_out [8]),
	.datab(\LessThan1~4_combout ),
	.datac(\m1|colour_out [8]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \colour[8]~16 .lut_mask = 16'hBA30;
defparam \colour[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \player|sprite~74 (
// Equation(s):
// \player|sprite~74_combout  = (\player|pointer [5] & (!\player|sprite~30_combout  & (!\player|pointer [4]))) # (!\player|pointer [5] & (((\player|pointer [4] & \player|sprite~9_combout ))))

	.dataa(\player|sprite~30_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|pointer [4]),
	.datad(\player|sprite~9_combout ),
	.cin(gnd),
	.combout(\player|sprite~74_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~74 .lut_mask = 16'h3404;
defparam \player|sprite~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \player|sprite~106 (
// Equation(s):
// \player|sprite~106_combout  = (\player|sprite~74_combout ) # ((\player|pointer [4] & (\player|pointer [5] & \player|sprite~28_combout )))

	.dataa(\player|sprite~74_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|pointer [5]),
	.datad(\player|sprite~28_combout ),
	.cin(gnd),
	.combout(\player|sprite~106_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~106 .lut_mask = 16'hEAAA;
defparam \player|sprite~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \player|sprite~105 (
// Equation(s):
// \player|sprite~105_combout  = (\player|pointer [5] & ((\player|pointer [4] & ((\player|sprite~7_combout ))) # (!\player|pointer [4] & (\player|sprite~29_combout )))) # (!\player|pointer [5] & (((\player|sprite~29_combout ))))

	.dataa(\player|pointer [5]),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~29_combout ),
	.datad(\player|sprite~7_combout ),
	.cin(gnd),
	.combout(\player|sprite~105_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~105 .lut_mask = 16'hF870;
defparam \player|sprite~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \player|sprite~75 (
// Equation(s):
// \player|sprite~75_combout  = (\player|pointer [6] & (((\player|sprite~105_combout ) # (\player|pointer [7])))) # (!\player|pointer [6] & (\player|sprite~106_combout  & ((!\player|pointer [7]))))

	.dataa(\player|sprite~106_combout ),
	.datab(\player|sprite~105_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~75_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~75 .lut_mask = 16'hF0CA;
defparam \player|sprite~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \player|sprite~71 (
// Equation(s):
// \player|sprite~71_combout  = (\player|pointer [1] & (!\player|pointer [2] & ((\player|pointer [0]) # (!\player|pointer [3])))) # (!\player|pointer [1] & (\player|pointer [2] & ((\player|pointer [3]) # (!\player|pointer [0]))))

	.dataa(\player|pointer [1]),
	.datab(\player|pointer [2]),
	.datac(\player|pointer [3]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~71_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~71 .lut_mask = 16'h6246;
defparam \player|sprite~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \player|sprite~72 (
// Equation(s):
// \player|sprite~72_combout  = (\player|pointer [5] & ((\player|sprite~71_combout ) # ((\player|pointer [4])))) # (!\player|pointer [5] & (((\player|sprite~24_combout  & !\player|pointer [4]))))

	.dataa(\player|sprite~71_combout ),
	.datab(\player|sprite~24_combout ),
	.datac(\player|pointer [5]),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~72_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~72 .lut_mask = 16'hF0AC;
defparam \player|sprite~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \player|sprite~73 (
// Equation(s):
// \player|sprite~73_combout  = (\player|pointer [4] & ((\player|sprite~72_combout  & ((\player|sprite~11_combout ))) # (!\player|sprite~72_combout  & (\player|sprite~26_combout )))) # (!\player|pointer [4] & (\player|sprite~72_combout ))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~72_combout ),
	.datac(\player|sprite~26_combout ),
	.datad(\player|sprite~11_combout ),
	.cin(gnd),
	.combout(\player|sprite~73_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~73 .lut_mask = 16'hEC64;
defparam \player|sprite~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \player|sprite~76 (
// Equation(s):
// \player|sprite~76_combout  = (\player|sprite~75_combout  & (((\player|sprite~60_combout )) # (!\player|pointer [7]))) # (!\player|sprite~75_combout  & (\player|pointer [7] & (\player|sprite~73_combout )))

	.dataa(\player|sprite~75_combout ),
	.datab(\player|pointer [7]),
	.datac(\player|sprite~73_combout ),
	.datad(\player|sprite~60_combout ),
	.cin(gnd),
	.combout(\player|sprite~76_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~76 .lut_mask = 16'hEA62;
defparam \player|sprite~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \player|colour_out~37 (
// Equation(s):
// \player|colour_out~37_combout  = (\player|sprite~76_combout  & (!\FSM|curState.eM2~q  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM1~q )))

	.dataa(\player|sprite~76_combout ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM1~q ),
	.cin(gnd),
	.combout(\player|colour_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~37 .lut_mask = 16'h0002;
defparam \player|colour_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \player|colour_out[8] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[8] .is_wysiwyg = "true";
defparam \player|colour_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \colour[8]~17 (
// Equation(s):
// \colour[8]~17_combout  = (\LessThan0~0_combout  & (\colour[8]~16_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [8])))

	.dataa(\LessThan0~0_combout ),
	.datab(\colour[8]~16_combout ),
	.datac(gnd),
	.datad(\player|colour_out [8]),
	.cin(gnd),
	.combout(\colour[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \colour[8]~17 .lut_mask = 16'hDD88;
defparam \colour[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a32 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[8]~17_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[8]~17_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[8]~16 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[8]~16_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~16 .lut_mask = 16'h00D8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \m2|sprite~21 (
// Equation(s):
// \m2|sprite~21_combout  = (\m2|pointer [4] & (\m2|pointer [1] & (\m2|pointer [2] & \m2|pointer [0]))) # (!\m2|pointer [4] & ((\m2|pointer [2]) # ((\m2|pointer [1] & \m2|pointer [0]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~21_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~21 .lut_mask = 16'hB230;
defparam \m2|sprite~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \m2|colour_out~75 (
// Equation(s):
// \m2|colour_out~75_combout  = (!\m2|pointer [5] & (\m2|sprite~21_combout  & !\m2|pointer [3]))

	.dataa(\m2|pointer [5]),
	.datab(\m2|sprite~21_combout ),
	.datac(gnd),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~75_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~75 .lut_mask = 16'h0044;
defparam \m2|colour_out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \m2|colour_out~38 (
// Equation(s):
// \m2|colour_out~38_combout  = (\m2|pointer [3] & ((\m2|pointer [5] & ((\m2|sprite~7_combout ))) # (!\m2|pointer [5] & (!\m2|sprite~5_combout ))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|sprite~5_combout ),
	.datac(\m2|sprite~7_combout ),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|colour_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~38 .lut_mask = 16'hA022;
defparam \m2|colour_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \m2|colour_out~39 (
// Equation(s):
// \m2|colour_out~39_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~75_combout ) # (\m2|colour_out~38_combout )))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|colour_out~75_combout ),
	.datac(\m2|colour_out~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~39 .lut_mask = 16'h5454;
defparam \m2|colour_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \m2|colour_out[9]~feeder (
// Equation(s):
// \m2|colour_out[9]~feeder_combout  = \m2|colour_out~39_combout 

	.dataa(gnd),
	.datab(\m2|colour_out~39_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[9]~feeder .lut_mask = 16'hCCCC;
defparam \m2|colour_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \m2|colour_out[9] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[9] .is_wysiwyg = "true";
defparam \m2|colour_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \m1|sprite~16 (
// Equation(s):
// \m1|sprite~16_combout  = (\m1|pointer [4] & ((\m1|pointer [1]) # ((\m1|pointer [0]) # (\m1|pointer [2])))) # (!\m1|pointer [4] & (\m1|pointer [2] & ((\m1|pointer [1]) # (\m1|pointer [0]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|sprite~16_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~16 .lut_mask = 16'hFEC8;
defparam \m1|sprite~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \m1|colour_out~36 (
// Equation(s):
// \m1|colour_out~36_combout  = (!\m1|sprite~16_combout  & (!\m1|pointer [5] & \m1|pointer [3]))

	.dataa(gnd),
	.datab(\m1|sprite~16_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|colour_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~36 .lut_mask = 16'h0300;
defparam \m1|colour_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \m1|sprite~17 (
// Equation(s):
// \m1|sprite~17_combout  = (!\m1|pointer [2] & ((\m1|pointer [1]) # ((!\m1|pointer [0] & \m1|pointer [4]))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [1]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|sprite~17_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~17 .lut_mask = 16'h0D0C;
defparam \m1|sprite~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \m1|colour_out~37 (
// Equation(s):
// \m1|colour_out~37_combout  = (!\m1|pointer [3] & ((\m1|pointer [5] & ((\m1|sprite~6_combout ))) # (!\m1|pointer [5] & (!\m1|sprite~17_combout ))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|pointer [3]),
	.datac(\m1|sprite~17_combout ),
	.datad(\m1|sprite~6_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~37 .lut_mask = 16'h2301;
defparam \m1|colour_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \m1|colour_out~38 (
// Equation(s):
// \m1|colour_out~38_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~36_combout ) # (\m1|colour_out~37_combout )))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m1|colour_out~36_combout ),
	.datac(\m1|colour_out~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|colour_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~38 .lut_mask = 16'h5454;
defparam \m1|colour_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \m1|colour_out[9] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[9] .is_wysiwyg = "true";
defparam \m1|colour_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \colour[9]~18 (
// Equation(s):
// \colour[9]~18_combout  = (\x_out[5]~0_combout  & ((\m2|colour_out [9]) # ((\m1|colour_out [9] & !\LessThan1~4_combout )))) # (!\x_out[5]~0_combout  & (((\m1|colour_out [9] & !\LessThan1~4_combout ))))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m2|colour_out [9]),
	.datac(\m1|colour_out [9]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \colour[9]~18 .lut_mask = 16'h88F8;
defparam \colour[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \player|colour_out~26 (
// Equation(s):
// \player|colour_out~26_combout  = (\player|pointer [6] & (((\player|sprite~22_combout )))) # (!\player|pointer [6] & (\player|sprite~21_combout  & ((\player|sprite~40_combout ))))

	.dataa(\player|sprite~21_combout ),
	.datab(\player|sprite~22_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~40_combout ),
	.cin(gnd),
	.combout(\player|colour_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~26 .lut_mask = 16'hCAC0;
defparam \player|colour_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \player|colour_out~27 (
// Equation(s):
// \player|colour_out~27_combout  = (!\player|pointer [7] & (\player|colour_out~26_combout  & !\FSM|WideOr11~0_combout ))

	.dataa(\player|pointer [7]),
	.datab(\player|colour_out~26_combout ),
	.datac(gnd),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\player|colour_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~27 .lut_mask = 16'h0044;
defparam \player|colour_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \player|colour_out[12] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\player|colour_out~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[12] .is_wysiwyg = "true";
defparam \player|colour_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \colour[9]~19 (
// Equation(s):
// \colour[9]~19_combout  = (\LessThan0~0_combout  & (\colour[9]~18_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [12])))

	.dataa(gnd),
	.datab(\colour[9]~18_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\player|colour_out [12]),
	.cin(gnd),
	.combout(\colour[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \colour[9]~19 .lut_mask = 16'hCFC0;
defparam \colour[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a56 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[9]~19_combout ,\colour[8]~17_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[8]~17 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[8]~17_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[8]~16_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~16_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~17 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[9]~19_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a33 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[9]~19_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[9]~18 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[9]~18_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~18 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[9]~19 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[9]~19_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[9]~18_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a57  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a57 ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[9]~18_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~19 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \m1|colour_out~39 (
// Equation(s):
// \m1|colour_out~39_combout  = (\m1|pointer [3] & ((\m1|sprite~1_combout ) # ((\m1|pointer [5])))) # (!\m1|pointer [3] & (((\m1|sprite~14_combout  & !\m1|pointer [5]))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|sprite~1_combout ),
	.datac(\m1|sprite~14_combout ),
	.datad(\m1|pointer [5]),
	.cin(gnd),
	.combout(\m1|colour_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~39 .lut_mask = 16'hAAD8;
defparam \m1|colour_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \m1|colour_out~72 (
// Equation(s):
// \m1|colour_out~72_combout  = (\m1|colour_out~39_combout  & (((!\m1|pointer [1] & !\m1|pointer [0])) # (!\m1|pointer [2]))) # (!\m1|colour_out~39_combout  & ((\m1|pointer [2]) # ((\m1|pointer [1]))))

	.dataa(\m1|colour_out~39_combout ),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [1]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|colour_out~72_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~72 .lut_mask = 16'h767E;
defparam \m1|colour_out~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \m1|colour_out~40 (
// Equation(s):
// \m1|colour_out~40_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|pointer [5] & (\m1|colour_out~72_combout )) # (!\m1|pointer [5] & ((!\m1|colour_out~39_combout )))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m1|pointer [5]),
	.datac(\m1|colour_out~72_combout ),
	.datad(\m1|colour_out~39_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~40 .lut_mask = 16'h4051;
defparam \m1|colour_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N1
dffeas \m1|colour_out[10] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[10] .is_wysiwyg = "true";
defparam \m1|colour_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \m2|colour_out~40 (
// Equation(s):
// \m2|colour_out~40_combout  = (\m2|pointer [5] & (((\m2|pointer [3])))) # (!\m2|pointer [5] & ((\m2|pointer [3] & (\m2|sprite~18_combout )) # (!\m2|pointer [3] & ((\m2|Equal1~3_combout )))))

	.dataa(\m2|pointer [5]),
	.datab(\m2|sprite~18_combout ),
	.datac(\m2|Equal1~3_combout ),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~40 .lut_mask = 16'hEE50;
defparam \m2|colour_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \m2|colour_out~76 (
// Equation(s):
// \m2|colour_out~76_combout  = (\m2|pointer [1] & ((\m2|pointer [2]) # ((!\m2|pointer [3] & \m2|pointer [0])))) # (!\m2|pointer [1] & (\m2|pointer [2] & (!\m2|pointer [3])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [2]),
	.datac(\m2|pointer [3]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|colour_out~76_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~76 .lut_mask = 16'h8E8C;
defparam \m2|colour_out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \m2|colour_out~41 (
// Equation(s):
// \m2|colour_out~41_combout  = (!\FSM|WideOr11~0_combout  & (\m2|colour_out~40_combout  $ (((\m2|colour_out~76_combout ) # (!\m2|pointer [5])))))

	.dataa(\m2|pointer [5]),
	.datab(\m2|colour_out~40_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|colour_out~76_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~41 .lut_mask = 16'h0309;
defparam \m2|colour_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \m2|colour_out[10] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[10] .is_wysiwyg = "true";
defparam \m2|colour_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \colour[10]~20 (
// Equation(s):
// \colour[10]~20_combout  = (\m1|colour_out [10] & (((\m2|colour_out [10] & \x_out[5]~0_combout )) # (!\LessThan1~4_combout ))) # (!\m1|colour_out [10] & (((\m2|colour_out [10] & \x_out[5]~0_combout ))))

	.dataa(\m1|colour_out [10]),
	.datab(\LessThan1~4_combout ),
	.datac(\m2|colour_out [10]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \colour[10]~20 .lut_mask = 16'hF222;
defparam \colour[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \player|sprite~77 (
// Equation(s):
// \player|sprite~77_combout  = (!\player|pointer [6] & ((\player|pointer [4] & (!\player|sprite~30_combout )) # (!\player|pointer [4] & ((\player|sprite~9_combout )))))

	.dataa(\player|sprite~30_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~9_combout ),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~77_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~77 .lut_mask = 16'h0074;
defparam \player|sprite~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \player|sprite~78 (
// Equation(s):
// \player|sprite~78_combout  = (\player|pointer [6] & (((\player|pointer [4])))) # (!\player|pointer [6] & ((\player|pointer [4] & (\player|sprite~29_combout )) # (!\player|pointer [4] & ((\player|sprite~7_combout )))))

	.dataa(\player|pointer [6]),
	.datab(\player|sprite~29_combout ),
	.datac(\player|sprite~7_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~78_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~78 .lut_mask = 16'hEE50;
defparam \player|sprite~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \player|sprite~79 (
// Equation(s):
// \player|sprite~79_combout  = (\player|pointer [6] & (((\player|sprite~78_combout  & \player|pointer [5])) # (!\player|sprite~21_combout ))) # (!\player|pointer [6] & (\player|sprite~78_combout  & ((\player|pointer [5]))))

	.dataa(\player|pointer [6]),
	.datab(\player|sprite~78_combout ),
	.datac(\player|sprite~21_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~79_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~79 .lut_mask = 16'hCE0A;
defparam \player|sprite~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \player|sprite~80 (
// Equation(s):
// \player|sprite~80_combout  = (\player|pointer [4] & (((\player|pointer [6])))) # (!\player|pointer [4] & ((\player|pointer [6] & ((!\player|sprite~30_combout ))) # (!\player|pointer [6] & (!\player|sprite~39_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~39_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~30_combout ),
	.cin(gnd),
	.combout(\player|sprite~80_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~80 .lut_mask = 16'hA1F1;
defparam \player|sprite~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \player|sprite~81 (
// Equation(s):
// \player|sprite~81_combout  = (\player|pointer [4] & ((\player|sprite~80_combout  & ((\player|sprite~14_combout ))) # (!\player|sprite~80_combout  & (!\player|sprite~15_combout )))) # (!\player|pointer [4] & (((\player|sprite~80_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~15_combout ),
	.datac(\player|sprite~14_combout ),
	.datad(\player|sprite~80_combout ),
	.cin(gnd),
	.combout(\player|sprite~81_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~81 .lut_mask = 16'hF522;
defparam \player|sprite~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \player|sprite~82 (
// Equation(s):
// \player|sprite~82_combout  = (\player|pointer [2] & (\player|pointer [3] & ((!\player|pointer [0]) # (!\player|pointer [1])))) # (!\player|pointer [2] & (!\player|pointer [3] & ((\player|pointer [1]) # (\player|pointer [0]))))

	.dataa(\player|pointer [2]),
	.datab(\player|pointer [3]),
	.datac(\player|pointer [1]),
	.datad(\player|pointer [0]),
	.cin(gnd),
	.combout(\player|sprite~82_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~82 .lut_mask = 16'h1998;
defparam \player|sprite~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \player|sprite~83 (
// Equation(s):
// \player|sprite~83_combout  = (!\player|pointer [6] & ((\player|pointer [4] & (\player|sprite~82_combout )) # (!\player|pointer [4] & ((\player|sprite~26_combout )))))

	.dataa(\player|pointer [6]),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~82_combout ),
	.datad(\player|sprite~26_combout ),
	.cin(gnd),
	.combout(\player|sprite~83_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~83 .lut_mask = 16'h5140;
defparam \player|sprite~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \player|sprite~84 (
// Equation(s):
// \player|sprite~84_combout  = (\player|pointer [5] & (((\player|sprite~83_combout ) # (!\player|pointer [7])))) # (!\player|pointer [5] & (\player|sprite~81_combout  & ((\player|pointer [7]))))

	.dataa(\player|pointer [5]),
	.datab(\player|sprite~81_combout ),
	.datac(\player|sprite~83_combout ),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~84_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~84 .lut_mask = 16'hE4AA;
defparam \player|sprite~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \player|sprite~85 (
// Equation(s):
// \player|sprite~85_combout  = (\player|pointer [7] & (((\player|sprite~84_combout )))) # (!\player|pointer [7] & ((\player|sprite~79_combout ) # ((\player|sprite~77_combout  & !\player|sprite~84_combout ))))

	.dataa(\player|sprite~77_combout ),
	.datab(\player|sprite~79_combout ),
	.datac(\player|sprite~84_combout ),
	.datad(\player|pointer [7]),
	.cin(gnd),
	.combout(\player|sprite~85_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~85 .lut_mask = 16'hF0CE;
defparam \player|sprite~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \player|colour_out~38 (
// Equation(s):
// \player|colour_out~38_combout  = (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & (\player|sprite~85_combout  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\player|sprite~85_combout ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~38 .lut_mask = 16'h0010;
defparam \player|colour_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \player|colour_out[10] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[10] .is_wysiwyg = "true";
defparam \player|colour_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \colour[10]~21 (
// Equation(s):
// \colour[10]~21_combout  = (\LessThan0~0_combout  & (\colour[10]~20_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [10])))

	.dataa(\LessThan0~0_combout ),
	.datab(\colour[10]~20_combout ),
	.datac(gnd),
	.datad(\player|colour_out [10]),
	.cin(gnd),
	.combout(\colour[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \colour[10]~21 .lut_mask = 16'hDD88;
defparam \colour[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[10]~21_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a34 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[10]~21_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[10]~20 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[10]~20_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~20 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \m2|sprite~23 (
// Equation(s):
// \m2|sprite~23_combout  = (\m2|pointer [2] & (!\m2|pointer [1] & !\m2|pointer [0]))

	.dataa(\m2|pointer [2]),
	.datab(\m2|pointer [1]),
	.datac(gnd),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~23_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~23 .lut_mask = 16'h0022;
defparam \m2|sprite~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \m2|colour_out~42 (
// Equation(s):
// \m2|colour_out~42_combout  = (\m2|pointer [3] & (((!\m2|pointer [2])))) # (!\m2|pointer [3] & ((\m2|pointer [4]) # ((\m2|pointer [2]) # (\m2|pointer [1]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|colour_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~42 .lut_mask = 16'h5F5E;
defparam \m2|colour_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \m2|colour_out~43 (
// Equation(s):
// \m2|colour_out~43_combout  = (!\m2|pointer [5] & ((\m2|colour_out~42_combout ) # ((\m2|pointer [0] & !\m2|pointer [1]))))

	.dataa(\m2|pointer [5]),
	.datab(\m2|pointer [0]),
	.datac(\m2|colour_out~42_combout ),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|colour_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~43 .lut_mask = 16'h5054;
defparam \m2|colour_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \m2|colour_out~44 (
// Equation(s):
// \m2|colour_out~44_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~43_combout ) # ((\m2|pointer [3] & \m2|sprite~23_combout ))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|sprite~23_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|colour_out~43_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~44 .lut_mask = 16'h0F08;
defparam \m2|colour_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \m2|colour_out[11] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[11] .is_wysiwyg = "true";
defparam \m2|colour_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \m1|sprite~19 (
// Equation(s):
// \m1|sprite~19_combout  = (\m1|pointer [0] & (\m1|pointer [1] & !\m1|pointer [2]))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [1]),
	.datac(gnd),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|sprite~19_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~19 .lut_mask = 16'h0088;
defparam \m1|sprite~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \m1|colour_out~41 (
// Equation(s):
// \m1|colour_out~41_combout  = (\m1|pointer [2] & (((\m1|pointer [4]) # (!\m1|pointer [3])) # (!\m1|pointer [1]))) # (!\m1|pointer [2] & (((\m1|pointer [3]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|colour_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~41 .lut_mask = 16'hDFF0;
defparam \m1|colour_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \m1|colour_out~42 (
// Equation(s):
// \m1|colour_out~42_combout  = (!\m1|pointer [5] & ((\m1|colour_out~41_combout ) # ((!\m1|pointer [0] & \m1|pointer [1]))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|colour_out~41_combout ),
	.datac(\m1|pointer [1]),
	.datad(\m1|pointer [5]),
	.cin(gnd),
	.combout(\m1|colour_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~42 .lut_mask = 16'h00DC;
defparam \m1|colour_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \m1|colour_out~43 (
// Equation(s):
// \m1|colour_out~43_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~42_combout ) # ((!\m1|pointer [3] & \m1|sprite~19_combout ))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m1|pointer [3]),
	.datac(\m1|sprite~19_combout ),
	.datad(\m1|colour_out~42_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~43 .lut_mask = 16'h5510;
defparam \m1|colour_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \m1|colour_out[11] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[11] .is_wysiwyg = "true";
defparam \m1|colour_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \colour[11]~22 (
// Equation(s):
// \colour[11]~22_combout  = (\x_out[5]~0_combout  & ((\m2|colour_out [11]) # ((\m1|colour_out [11] & !\LessThan1~4_combout )))) # (!\x_out[5]~0_combout  & (((\m1|colour_out [11] & !\LessThan1~4_combout ))))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m2|colour_out [11]),
	.datac(\m1|colour_out [11]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \colour[11]~22 .lut_mask = 16'h88F8;
defparam \colour[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \player|sprite~86 (
// Equation(s):
// \player|sprite~86_combout  = (\player|pointer [3] & (\player|pointer [1] & (!\player|pointer [0] & !\player|pointer [2]))) # (!\player|pointer [3] & (!\player|pointer [1] & (\player|pointer [0] & \player|pointer [2])))

	.dataa(\player|pointer [3]),
	.datab(\player|pointer [1]),
	.datac(\player|pointer [0]),
	.datad(\player|pointer [2]),
	.cin(gnd),
	.combout(\player|sprite~86_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~86 .lut_mask = 16'h1008;
defparam \player|sprite~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \player|sprite~87 (
// Equation(s):
// \player|sprite~87_combout  = (\player|pointer [6] & (((\player|pointer [4]) # (!\player|sprite~86_combout )))) # (!\player|pointer [6] & (\player|sprite~7_combout ))

	.dataa(\player|sprite~7_combout ),
	.datab(\player|pointer [6]),
	.datac(\player|pointer [4]),
	.datad(\player|sprite~86_combout ),
	.cin(gnd),
	.combout(\player|sprite~87_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~87 .lut_mask = 16'hE2EE;
defparam \player|sprite~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \player|sprite~88 (
// Equation(s):
// \player|sprite~88_combout  = (\player|pointer [4] & (!\player|pointer [6] & ((!\player|sprite~30_combout )))) # (!\player|pointer [4] & ((\player|pointer [6]) # ((\player|sprite~9_combout ))))

	.dataa(\player|pointer [4]),
	.datab(\player|pointer [6]),
	.datac(\player|sprite~9_combout ),
	.datad(\player|sprite~30_combout ),
	.cin(gnd),
	.combout(\player|sprite~88_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~88 .lut_mask = 16'h5476;
defparam \player|sprite~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \player|sprite~89 (
// Equation(s):
// \player|sprite~89_combout  = (\player|sprite~88_combout ) # ((\player|pointer [6] & !\player|sprite~86_combout ))

	.dataa(\player|sprite~88_combout ),
	.datab(gnd),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~86_combout ),
	.cin(gnd),
	.combout(\player|sprite~89_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~89 .lut_mask = 16'hAAFA;
defparam \player|sprite~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \player|sprite~90 (
// Equation(s):
// \player|sprite~90_combout  = (\player|pointer [7] & (\player|pointer [5])) # (!\player|pointer [7] & ((\player|pointer [5] & (\player|sprite~87_combout )) # (!\player|pointer [5] & ((\player|sprite~89_combout )))))

	.dataa(\player|pointer [7]),
	.datab(\player|pointer [5]),
	.datac(\player|sprite~87_combout ),
	.datad(\player|sprite~89_combout ),
	.cin(gnd),
	.combout(\player|sprite~90_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~90 .lut_mask = 16'hD9C8;
defparam \player|sprite~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \player|sprite~91 (
// Equation(s):
// \player|sprite~91_combout  = (\player|pointer [7] & ((\player|sprite~90_combout  & ((\player|sprite~83_combout ))) # (!\player|sprite~90_combout  & (\player|sprite~81_combout )))) # (!\player|pointer [7] & (((\player|sprite~90_combout ))))

	.dataa(\player|pointer [7]),
	.datab(\player|sprite~81_combout ),
	.datac(\player|sprite~83_combout ),
	.datad(\player|sprite~90_combout ),
	.cin(gnd),
	.combout(\player|sprite~91_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~91 .lut_mask = 16'hF588;
defparam \player|sprite~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \player|colour_out~39 (
// Equation(s):
// \player|colour_out~39_combout  = (\player|sprite~91_combout  & (!\FSM|curState.eM2~q  & (!\FSM|curState.eM1~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\player|sprite~91_combout ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.eM1~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~39 .lut_mask = 16'h0002;
defparam \player|colour_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \player|colour_out[11] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[11] .is_wysiwyg = "true";
defparam \player|colour_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \colour[11]~23 (
// Equation(s):
// \colour[11]~23_combout  = (\LessThan0~0_combout  & (\colour[11]~22_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [11])))

	.dataa(\LessThan0~0_combout ),
	.datab(gnd),
	.datac(\colour[11]~22_combout ),
	.datad(\player|colour_out [11]),
	.cin(gnd),
	.combout(\colour[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \colour[11]~23 .lut_mask = 16'hF5A0;
defparam \colour[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a58 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[11]~23_combout ,\colour[10]~21_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[10]~21 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[10]~21_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[10]~20_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[10]~20_combout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~21 .lut_mask = 16'hFAAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a35 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[11]~23_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[11]~23_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[11]~22 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[11]~22_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~22 .lut_mask = 16'h00D8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[11]~23 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[11]~23_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[11]~22_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a59  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[11]~22_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a59 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~23 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \m2|sprite~27 (
// Equation(s):
// \m2|sprite~27_combout  = (\m2|pointer [2] & ((\m2|pointer [4]) # (\m2|pointer [3] $ (\m2|pointer [0])))) # (!\m2|pointer [2] & ((\m2|pointer [3]) # ((\m2|pointer [0]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~27_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~27 .lut_mask = 16'hDFEA;
defparam \m2|sprite~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \m2|sprite~25 (
// Equation(s):
// \m2|sprite~25_combout  = (\m2|pointer [3] & (((!\m2|pointer [2])))) # (!\m2|pointer [3] & ((\m2|pointer [4]) # ((\m2|pointer [2]) # (\m2|pointer [0]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~25_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~25 .lut_mask = 16'h5F5E;
defparam \m2|sprite~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \m2|sprite~24 (
// Equation(s):
// \m2|sprite~24_combout  = (\m2|pointer [3] & (\m2|pointer [4] & (\m2|pointer [0] & \m2|pointer [2])))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [0]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~24_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~24 .lut_mask = 16'h8000;
defparam \m2|sprite~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \m2|sprite~26 (
// Equation(s):
// \m2|sprite~26_combout  = (\m2|pointer [1] & (((\m2|pointer [5]) # (!\m2|sprite~24_combout )))) # (!\m2|pointer [1] & (\m2|sprite~25_combout  & (!\m2|pointer [5])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|sprite~25_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|sprite~24_combout ),
	.cin(gnd),
	.combout(\m2|sprite~26_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~26 .lut_mask = 16'hA4AE;
defparam \m2|sprite~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \m2|sprite~9 (
// Equation(s):
// \m2|sprite~9_combout  = \m2|pointer [2] $ (\m2|pointer [3])

	.dataa(\m2|pointer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|sprite~9_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~9 .lut_mask = 16'h55AA;
defparam \m2|sprite~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \m2|sprite~28 (
// Equation(s):
// \m2|sprite~28_combout  = (\m2|sprite~26_combout  & ((\m2|sprite~27_combout ) # ((!\m2|pointer [5])))) # (!\m2|sprite~26_combout  & (((\m2|pointer [5] & \m2|sprite~9_combout ))))

	.dataa(\m2|sprite~27_combout ),
	.datab(\m2|sprite~26_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|sprite~9_combout ),
	.cin(gnd),
	.combout(\m2|sprite~28_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~28 .lut_mask = 16'hBC8C;
defparam \m2|sprite~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \m2|colour_out~77 (
// Equation(s):
// \m2|colour_out~77_combout  = (!\FSM|curState.eM1~q  & (\m2|sprite~28_combout  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM2~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\m2|sprite~28_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM2~q ),
	.cin(gnd),
	.combout(\m2|colour_out~77_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~77 .lut_mask = 16'h0004;
defparam \m2|colour_out~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \m2|colour_out[12] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[12] .is_wysiwyg = "true";
defparam \m2|colour_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \m1|colour_out~45 (
// Equation(s):
// \m1|colour_out~45_combout  = (\m1|pointer [1] & (((\m1|pointer [5])))) # (!\m1|pointer [1] & ((\m1|pointer [4] & (!\m1|pointer [5] & !\m1|pointer [3])) # (!\m1|pointer [4] & (\m1|pointer [5]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|colour_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~45 .lut_mask = 16'hB0B4;
defparam \m1|colour_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \m1|colour_out~44 (
// Equation(s):
// \m1|colour_out~44_combout  = (\m1|pointer [3] & ((\m1|pointer [4] & ((\m1|pointer [5]))) # (!\m1|pointer [4] & (\m1|pointer [1])))) # (!\m1|pointer [3] & (\m1|pointer [1]))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|colour_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~44 .lut_mask = 16'hE2AA;
defparam \m1|colour_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \m1|colour_out~80 (
// Equation(s):
// \m1|colour_out~80_combout  = (\m1|colour_out~45_combout  & ((\m1|colour_out~44_combout ) # (\m1|pointer [3] $ (!\m1|pointer [0])))) # (!\m1|colour_out~45_combout  & (\m1|colour_out~44_combout  & ((\m1|pointer [0]) # (!\m1|pointer [3]))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [0]),
	.datac(\m1|colour_out~45_combout ),
	.datad(\m1|colour_out~44_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~80_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~80 .lut_mask = 16'hFD90;
defparam \m1|colour_out~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \m1|colour_out~81 (
// Equation(s):
// \m1|colour_out~81_combout  = (\m1|colour_out~80_combout  & ((\m1|pointer [2] & (\m1|pointer [3])) # (!\m1|pointer [2] & ((!\m1|colour_out~44_combout ) # (!\m1|pointer [3])))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [3]),
	.datac(\m1|colour_out~80_combout ),
	.datad(\m1|colour_out~44_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~81_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~81 .lut_mask = 16'h90D0;
defparam \m1|colour_out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \m1|colour_out~73 (
// Equation(s):
// \m1|colour_out~73_combout  = (!\m1|colour_out~81_combout  & (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\m1|colour_out~81_combout ),
	.datab(\FSM|curState.eM1~q ),
	.datac(\FSM|curState.eM2~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\m1|colour_out~73_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~73 .lut_mask = 16'h0001;
defparam \m1|colour_out~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N5
dffeas \m1|colour_out[12] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[12] .is_wysiwyg = "true";
defparam \m1|colour_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \colour[12]~24 (
// Equation(s):
// \colour[12]~24_combout  = (\x_out[5]~0_combout  & ((\m2|colour_out [12]) # ((\m1|colour_out [12] & !\LessThan1~4_combout )))) # (!\x_out[5]~0_combout  & (((\m1|colour_out [12] & !\LessThan1~4_combout ))))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m2|colour_out [12]),
	.datac(\m1|colour_out [12]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \colour[12]~24 .lut_mask = 16'h88F8;
defparam \colour[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \colour[12]~25 (
// Equation(s):
// \colour[12]~25_combout  = (\LessThan0~0_combout  & (\colour[12]~24_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [12])))

	.dataa(gnd),
	.datab(\colour[12]~24_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\player|colour_out [12]),
	.cin(gnd),
	.combout(\colour[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \colour[12]~25 .lut_mask = 16'hCFC0;
defparam \colour[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[12]~25_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a36 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[12]~25_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[12]~24 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[12]~24_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~24 .lut_mask = 16'h0E02;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \m2|colour_out~45 (
// Equation(s):
// \m2|colour_out~45_combout  = (\m2|pointer [0] & ((\m2|pointer [1] & ((!\m2|pointer [3]))) # (!\m2|pointer [1] & (!\m2|pointer [4])))) # (!\m2|pointer [0] & ((\m2|pointer [4] & (!\m2|pointer [1] & \m2|pointer [3])) # (!\m2|pointer [4] & (\m2|pointer 
// [1]))))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~45_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~45 .lut_mask = 16'h16D4;
defparam \m2|colour_out~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \m2|colour_out~46 (
// Equation(s):
// \m2|colour_out~46_combout  = (\m2|pointer [0] & (((\m2|pointer [1]) # (\m2|pointer [3])))) # (!\m2|pointer [0] & (\m2|pointer [3] & ((\m2|pointer [1]) # (!\m2|pointer [4]))))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~46 .lut_mask = 16'hFDC0;
defparam \m2|colour_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \m2|colour_out~48 (
// Equation(s):
// \m2|colour_out~48_combout  = (\m2|colour_out~46_combout  & ((\m2|pointer [5]) # ((\m2|colour_out~45_combout  & \m2|pointer [4])))) # (!\m2|colour_out~46_combout  & ((\m2|colour_out~45_combout  & (\m2|pointer [4] $ (!\m2|pointer [5]))) # 
// (!\m2|colour_out~45_combout  & (\m2|pointer [4] & !\m2|pointer [5]))))

	.dataa(\m2|colour_out~45_combout ),
	.datab(\m2|colour_out~46_combout ),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|colour_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~48 .lut_mask = 16'hEC92;
defparam \m2|colour_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \m2|colour_out~47 (
// Equation(s):
// \m2|colour_out~47_combout  = (\m2|colour_out~45_combout  & (\m2|colour_out~46_combout  $ (((\m2|pointer [5]) # (!\m2|pointer [4]))))) # (!\m2|colour_out~45_combout  & (\m2|pointer [5] & ((!\m2|pointer [4]) # (!\m2|colour_out~46_combout ))))

	.dataa(\m2|colour_out~45_combout ),
	.datab(\m2|colour_out~46_combout ),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|colour_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~47 .lut_mask = 16'h3782;
defparam \m2|colour_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \m2|colour_out~49 (
// Equation(s):
// \m2|colour_out~49_combout  = (!\FSM|WideOr11~0_combout  & (\m2|colour_out~48_combout  $ (((\m2|colour_out~47_combout  & \m2|pointer [2])))))

	.dataa(\m2|colour_out~48_combout ),
	.datab(\m2|colour_out~47_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|colour_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~49 .lut_mask = 16'h060A;
defparam \m2|colour_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \m2|colour_out[13]~feeder (
// Equation(s):
// \m2|colour_out[13]~feeder_combout  = \m2|colour_out~49_combout 

	.dataa(gnd),
	.datab(\m2|colour_out~49_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[13]~feeder .lut_mask = 16'hCCCC;
defparam \m2|colour_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \m2|colour_out[13] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[13] .is_wysiwyg = "true";
defparam \m2|colour_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \m1|colour_out~47 (
// Equation(s):
// \m1|colour_out~47_combout  = (\m1|pointer [1] & ((\m1|pointer [3]) # ((!\m1|pointer [2] & \m1|pointer [0])))) # (!\m1|pointer [1] & (((\m1|pointer [3] & \m1|pointer [0]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|colour_out~47_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~47 .lut_mask = 16'hF2A0;
defparam \m1|colour_out~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \m1|colour_out~46 (
// Equation(s):
// \m1|colour_out~46_combout  = (\m1|pointer [2] & (\m1|pointer [3] & (\m1|pointer [1] $ (!\m1|pointer [0])))) # (!\m1|pointer [2] & (\m1|pointer [3] $ (((\m1|pointer [1]) # (\m1|pointer [0])))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|colour_out~46_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~46 .lut_mask = 16'h8352;
defparam \m1|colour_out~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \m1|colour_out~48 (
// Equation(s):
// \m1|colour_out~48_combout  = (\m1|colour_out~46_combout  & (((!\m1|pointer [5] & \m1|pointer [2])))) # (!\m1|colour_out~46_combout  & (!\m1|pointer [2] & (\m1|colour_out~47_combout  $ (\m1|pointer [5]))))

	.dataa(\m1|colour_out~47_combout ),
	.datab(\m1|pointer [5]),
	.datac(\m1|colour_out~46_combout ),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|colour_out~48_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~48 .lut_mask = 16'h3006;
defparam \m1|colour_out~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \m1|colour_out~49 (
// Equation(s):
// \m1|colour_out~49_combout  = (\m1|colour_out~47_combout  & (!\m1|colour_out~46_combout  & (\m1|pointer [5] $ (\m1|pointer [2])))) # (!\m1|colour_out~47_combout  & (\m1|pointer [5] & ((\m1|colour_out~46_combout ) # (\m1|pointer [2]))))

	.dataa(\m1|colour_out~47_combout ),
	.datab(\m1|pointer [5]),
	.datac(\m1|colour_out~46_combout ),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|colour_out~49_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~49 .lut_mask = 16'h4648;
defparam \m1|colour_out~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \m1|colour_out~50 (
// Equation(s):
// \m1|colour_out~50_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~48_combout  & (!\m1|colour_out~49_combout  & \m1|pointer [4])) # (!\m1|colour_out~48_combout  & (\m1|colour_out~49_combout ))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m1|colour_out~48_combout ),
	.datac(\m1|colour_out~49_combout ),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|colour_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~50 .lut_mask = 16'h1410;
defparam \m1|colour_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \m1|colour_out[13] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[13] .is_wysiwyg = "true";
defparam \m1|colour_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \colour[13]~26 (
// Equation(s):
// \colour[13]~26_combout  = (\m2|colour_out [13] & ((\x_out[5]~0_combout ) # ((\m1|colour_out [13] & !\LessThan1~4_combout )))) # (!\m2|colour_out [13] & (((\m1|colour_out [13] & !\LessThan1~4_combout ))))

	.dataa(\m2|colour_out [13]),
	.datab(\x_out[5]~0_combout ),
	.datac(\m1|colour_out [13]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \colour[13]~26 .lut_mask = 16'h88F8;
defparam \colour[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \colour[13]~27 (
// Equation(s):
// \colour[13]~27_combout  = (\LessThan0~0_combout  & (\colour[13]~26_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [12])))

	.dataa(gnd),
	.datab(\colour[13]~26_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\player|colour_out [12]),
	.cin(gnd),
	.combout(\colour[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \colour[13]~27 .lut_mask = 16'hCFC0;
defparam \colour[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a60 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[13]~27_combout ,\colour[12]~25_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[12]~25 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[12]~25_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[12]~24_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[12]~24_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~25 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a37 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[13]~27_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[13]~27_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[13]~26 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[13]~26_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~26 .lut_mask = 16'h00D8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[13]~27 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[13]~27_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[13]~26_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a61  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[13]~26_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a61 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~27 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \m2|sprite~29 (
// Equation(s):
// \m2|sprite~29_combout  = (\m2|pointer [2] & \m2|pointer [0])

	.dataa(gnd),
	.datab(\m2|pointer [2]),
	.datac(gnd),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~29_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~29 .lut_mask = 16'hCC00;
defparam \m2|sprite~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \m2|colour_out~50 (
// Equation(s):
// \m2|colour_out~50_combout  = (\m2|pointer [5] & (\m2|sprite~29_combout  & ((!\m2|pointer [1])))) # (!\m2|pointer [5] & (((!\m2|sprite~1_combout ))))

	.dataa(\m2|sprite~29_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|sprite~1_combout ),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|colour_out~50_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~50 .lut_mask = 16'h038B;
defparam \m2|colour_out~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \m2|colour_out~51 (
// Equation(s):
// \m2|colour_out~51_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~75_combout ) # ((\m2|colour_out~50_combout  & \m2|pointer [3]))))

	.dataa(\m2|colour_out~50_combout ),
	.datab(\m2|colour_out~75_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~51 .lut_mask = 16'h0E0C;
defparam \m2|colour_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \m2|colour_out[14] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[14] .is_wysiwyg = "true";
defparam \m2|colour_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \m1|colour_out~51 (
// Equation(s):
// \m1|colour_out~51_combout  = (\m1|pointer [5] & (!\m1|pointer [2] & \m1|pointer [1]))

	.dataa(gnd),
	.datab(\m1|pointer [5]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|colour_out~51_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~51 .lut_mask = 16'h0C00;
defparam \m1|colour_out~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \m1|colour_out~52 (
// Equation(s):
// \m1|colour_out~52_combout  = (\m1|pointer [5] & (((!\m1|pointer [0] & \m1|colour_out~51_combout )))) # (!\m1|pointer [5] & (((!\m1|pointer [0] & \m1|colour_out~51_combout )) # (!\m1|sprite~2_combout )))

	.dataa(\m1|pointer [5]),
	.datab(\m1|sprite~2_combout ),
	.datac(\m1|pointer [0]),
	.datad(\m1|colour_out~51_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~52_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~52 .lut_mask = 16'h1F11;
defparam \m1|colour_out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \m1|colour_out~53 (
// Equation(s):
// \m1|colour_out~53_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~36_combout ) # ((!\m1|pointer [3] & \m1|colour_out~52_combout ))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|colour_out~52_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m1|colour_out~36_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~53_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~53 .lut_mask = 16'h0F04;
defparam \m1|colour_out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N17
dffeas \m1|colour_out[14] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[14] .is_wysiwyg = "true";
defparam \m1|colour_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \colour[14]~28 (
// Equation(s):
// \colour[14]~28_combout  = (\m2|colour_out [14] & ((\x_out[5]~0_combout ) # ((!\LessThan1~4_combout  & \m1|colour_out [14])))) # (!\m2|colour_out [14] & (!\LessThan1~4_combout  & (\m1|colour_out [14])))

	.dataa(\m2|colour_out [14]),
	.datab(\LessThan1~4_combout ),
	.datac(\m1|colour_out [14]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \colour[14]~28 .lut_mask = 16'hBA30;
defparam \colour[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \player|sprite~95 (
// Equation(s):
// \player|sprite~95_combout  = (!\player|pointer [5] & ((\player|pointer [4] & (!\player|sprite~30_combout )) # (!\player|pointer [4] & ((\player|sprite~9_combout )))))

	.dataa(\player|sprite~30_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~9_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~95_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~95 .lut_mask = 16'h0074;
defparam \player|sprite~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \player|sprite~96 (
// Equation(s):
// \player|sprite~96_combout  = (\player|sprite~95_combout ) # ((\player|sprite~7_combout  & \player|pointer [5]))

	.dataa(\player|sprite~95_combout ),
	.datab(gnd),
	.datac(\player|sprite~7_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~96_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~96 .lut_mask = 16'hFAAA;
defparam \player|sprite~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \player|sprite~93 (
// Equation(s):
// \player|sprite~93_combout  = (\player|pointer [5] & ((\player|sprite~26_combout ) # ((\player|pointer [4])))) # (!\player|pointer [5] & (((!\player|sprite~39_combout  & !\player|pointer [4]))))

	.dataa(\player|sprite~26_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|sprite~39_combout ),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~93_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~93 .lut_mask = 16'hCC8B;
defparam \player|sprite~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \player|sprite~94 (
// Equation(s):
// \player|sprite~94_combout  = (\player|sprite~93_combout  & (((\player|sprite~82_combout )) # (!\player|pointer [4]))) # (!\player|sprite~93_combout  & (\player|pointer [4] & (!\player|sprite~15_combout )))

	.dataa(\player|sprite~93_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~15_combout ),
	.datad(\player|sprite~82_combout ),
	.cin(gnd),
	.combout(\player|sprite~94_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~94 .lut_mask = 16'hAE26;
defparam \player|sprite~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \player|sprite~97 (
// Equation(s):
// \player|sprite~97_combout  = (\player|pointer [7] & (((\player|sprite~94_combout ) # (\player|pointer [6])))) # (!\player|pointer [7] & (\player|sprite~96_combout  & ((!\player|pointer [6]))))

	.dataa(\player|pointer [7]),
	.datab(\player|sprite~96_combout ),
	.datac(\player|sprite~94_combout ),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|sprite~97_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~97 .lut_mask = 16'hAAE4;
defparam \player|sprite~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \player|sprite~98 (
// Equation(s):
// \player|sprite~98_combout  = (\player|pointer [4] & (((\player|sprite~14_combout ) # (\player|pointer [5])))) # (!\player|pointer [4] & (!\player|sprite~30_combout  & ((!\player|pointer [5]))))

	.dataa(\player|sprite~30_combout ),
	.datab(\player|pointer [4]),
	.datac(\player|sprite~14_combout ),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~98_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~98 .lut_mask = 16'hCCD1;
defparam \player|sprite~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \player|sprite~99 (
// Equation(s):
// \player|sprite~99_combout  = (\player|sprite~98_combout  & (((\player|sprite~9_combout )) # (!\player|pointer [5]))) # (!\player|sprite~98_combout  & (\player|pointer [5] & ((\player|sprite~15_combout ))))

	.dataa(\player|sprite~98_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|sprite~9_combout ),
	.datad(\player|sprite~15_combout ),
	.cin(gnd),
	.combout(\player|sprite~99_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~99 .lut_mask = 16'hE6A2;
defparam \player|sprite~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \player|sprite~92 (
// Equation(s):
// \player|sprite~92_combout  = (\player|pointer [5] $ (!\player|pointer [4])) # (!\player|sprite~86_combout )

	.dataa(gnd),
	.datab(\player|sprite~86_combout ),
	.datac(\player|pointer [5]),
	.datad(\player|pointer [4]),
	.cin(gnd),
	.combout(\player|sprite~92_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~92 .lut_mask = 16'hF33F;
defparam \player|sprite~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \player|sprite~100 (
// Equation(s):
// \player|sprite~100_combout  = (\player|pointer [6] & ((\player|sprite~97_combout  & (\player|sprite~99_combout )) # (!\player|sprite~97_combout  & ((\player|sprite~92_combout ))))) # (!\player|pointer [6] & (\player|sprite~97_combout ))

	.dataa(\player|pointer [6]),
	.datab(\player|sprite~97_combout ),
	.datac(\player|sprite~99_combout ),
	.datad(\player|sprite~92_combout ),
	.cin(gnd),
	.combout(\player|sprite~100_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~100 .lut_mask = 16'hE6C4;
defparam \player|sprite~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \player|colour_out~40 (
// Equation(s):
// \player|colour_out~40_combout  = (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & (\player|sprite~100_combout  & !\FSM|curState.ePlayer~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\player|sprite~100_combout ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\player|colour_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~40 .lut_mask = 16'h0010;
defparam \player|colour_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \player|colour_out[14] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[14] .is_wysiwyg = "true";
defparam \player|colour_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \colour[14]~29 (
// Equation(s):
// \colour[14]~29_combout  = (\LessThan0~0_combout  & (\colour[14]~28_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [14])))

	.dataa(\colour[14]~28_combout ),
	.datab(\player|colour_out [14]),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\colour[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \colour[14]~29 .lut_mask = 16'hAACC;
defparam \colour[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a38 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[14]~29_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[14]~29_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[14]~28 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[14]~28_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~28 .lut_mask = 16'h00D8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \m2|sprite~30 (
// Equation(s):
// \m2|sprite~30_combout  = (\m2|pointer [2] & ((\m2|pointer [1]) # ((\m2|pointer [5] & \m2|pointer [0]))))

	.dataa(\m2|pointer [5]),
	.datab(\m2|pointer [2]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~30_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~30 .lut_mask = 16'hC8C0;
defparam \m2|sprite~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \m2|sprite~22 (
// Equation(s):
// \m2|sprite~22_combout  = (\m2|pointer [2]) # ((\m2|pointer [1] & \m2|pointer [0]))

	.dataa(\m2|pointer [1]),
	.datab(gnd),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~22_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~22 .lut_mask = 16'hFAF0;
defparam \m2|sprite~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \m2|colour_out~52 (
// Equation(s):
// \m2|colour_out~52_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|pointer [3] & (!\m2|sprite~30_combout )) # (!\m2|pointer [3] & ((\m2|sprite~22_combout )))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|sprite~30_combout ),
	.datac(\m2|pointer [3]),
	.datad(\m2|sprite~22_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~52_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~52 .lut_mask = 16'h1510;
defparam \m2|colour_out~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N17
dffeas \m2|colour_out[15] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[15] .is_wysiwyg = "true";
defparam \m2|colour_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \m1|sprite~18 (
// Equation(s):
// \m1|sprite~18_combout  = ((!\m1|pointer [0] & !\m1|pointer [1])) # (!\m1|pointer [2])

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|sprite~18_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~18 .lut_mask = 16'h5757;
defparam \m1|sprite~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \m1|sprite~20 (
// Equation(s):
// \m1|sprite~20_combout  = (\m1|pointer [2]) # ((\m1|pointer [1] & ((\m1|pointer [0]) # (!\m1|pointer [5]))))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|sprite~20_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~20 .lut_mask = 16'hFF8A;
defparam \m1|sprite~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \m1|colour_out~54 (
// Equation(s):
// \m1|colour_out~54_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|pointer [3] & (\m1|sprite~18_combout )) # (!\m1|pointer [3] & ((\m1|sprite~20_combout )))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|sprite~18_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m1|sprite~20_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~54_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~54 .lut_mask = 16'h0D08;
defparam \m1|colour_out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N15
dffeas \m1|colour_out[15] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[15] .is_wysiwyg = "true";
defparam \m1|colour_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \colour[15]~30 (
// Equation(s):
// \colour[15]~30_combout  = (\m2|colour_out [15] & ((\x_out[5]~0_combout ) # ((\m1|colour_out [15] & !\LessThan1~4_combout )))) # (!\m2|colour_out [15] & (((\m1|colour_out [15] & !\LessThan1~4_combout ))))

	.dataa(\m2|colour_out [15]),
	.datab(\x_out[5]~0_combout ),
	.datac(\m1|colour_out [15]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \colour[15]~30 .lut_mask = 16'h88F8;
defparam \colour[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \colour[15]~31 (
// Equation(s):
// \colour[15]~31_combout  = (\LessThan0~0_combout  & ((\colour[15]~30_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [11]))

	.dataa(\LessThan0~0_combout ),
	.datab(\player|colour_out [11]),
	.datac(gnd),
	.datad(\colour[15]~30_combout ),
	.cin(gnd),
	.combout(\colour[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \colour[15]~31 .lut_mask = 16'hEE44;
defparam \colour[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a62 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[15]~31_combout ,\colour[14]~29_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[14]~29 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[14]~29_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[14]~28_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[14]~28_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~29 .lut_mask = 16'hEEAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a39 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[15]~31_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[15]~31_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[15]~30 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[15]~30_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~30 .lut_mask = 16'h4450;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[15]~31 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[15]~31_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[15]~30_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a63 ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[15]~30_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a63 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~31 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \m2|colour_out~53 (
// Equation(s):
// \m2|colour_out~53_combout  = (\m2|pointer [3] & (((!\m2|pointer [1])))) # (!\m2|pointer [3] & (!\m2|pointer [4] & ((\m2|pointer [1]) # (\m2|pointer [0]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|colour_out~53_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~53 .lut_mask = 16'h1B1A;
defparam \m2|colour_out~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \m2|colour_out~54 (
// Equation(s):
// \m2|colour_out~54_combout  = (\m2|pointer [3]) # ((\m2|pointer [4] & ((!\m2|pointer [0]) # (!\m2|pointer [1]))))

	.dataa(\m2|pointer [4]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|colour_out~54_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~54 .lut_mask = 16'hCEEE;
defparam \m2|colour_out~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \m2|colour_out~55 (
// Equation(s):
// \m2|colour_out~55_combout  = (\m2|colour_out~53_combout  & (\m2|pointer [2] & \m2|colour_out~54_combout )) # (!\m2|colour_out~53_combout  & (\m2|pointer [2] $ (\m2|colour_out~54_combout )))

	.dataa(\m2|colour_out~53_combout ),
	.datab(\m2|pointer [2]),
	.datac(\m2|colour_out~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out~55_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~55 .lut_mask = 16'h9494;
defparam \m2|colour_out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \m2|colour_out~56 (
// Equation(s):
// \m2|colour_out~56_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|pointer [5] & (\m2|colour_out~55_combout  & \m2|colour_out~53_combout )) # (!\m2|pointer [5] & ((\m2|colour_out~55_combout ) # (\m2|colour_out~53_combout )))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|colour_out~55_combout ),
	.datad(\m2|colour_out~53_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~56_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~56 .lut_mask = 16'h5110;
defparam \m2|colour_out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \m2|colour_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[0] .is_wysiwyg = "true";
defparam \m2|colour_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \m1|sprite~21 (
// Equation(s):
// \m1|sprite~21_combout  = (\m1|pointer [3] & ((\m1|pointer [0] $ (!\m1|pointer [2])) # (!\m1|pointer [4]))) # (!\m1|pointer [3] & (((\m1|pointer [2]))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|sprite~21_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~21 .lut_mask = 16'hD2FA;
defparam \m1|sprite~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \m1|sprite~22 (
// Equation(s):
// \m1|sprite~22_combout  = (\m1|pointer [3] & ((\m1|pointer [2] & (!\m1|pointer [4] & \m1|pointer [0])) # (!\m1|pointer [2] & (\m1|pointer [4]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~22_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~22 .lut_mask = 16'h6040;
defparam \m1|sprite~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \m1|colour_out~55 (
// Equation(s):
// \m1|colour_out~55_combout  = (!\m1|pointer [5] & ((\m1|pointer [1] & ((!\m1|sprite~22_combout ))) # (!\m1|pointer [1] & (\m1|sprite~21_combout ))))

	.dataa(\m1|sprite~21_combout ),
	.datab(\m1|sprite~22_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|colour_out~55_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~55 .lut_mask = 16'h030A;
defparam \m1|colour_out~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \m1|colour_out~56 (
// Equation(s):
// \m1|colour_out~56_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~55_combout ) # ((!\m1|pointer [3] & \m1|colour_out~51_combout ))))

	.dataa(\m1|colour_out~55_combout ),
	.datab(\m1|pointer [3]),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m1|colour_out~51_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~56_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~56 .lut_mask = 16'h0B0A;
defparam \m1|colour_out~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N7
dffeas \m1|colour_out[0] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[0] .is_wysiwyg = "true";
defparam \m1|colour_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \colour[0]~32 (
// Equation(s):
// \colour[0]~32_combout  = (!\FSM|WideOr1~1_combout  & (\m1|colour_out [0] & (\FSM|curState.idle~q  & \FSM|state[3]~1_combout )))

	.dataa(\FSM|WideOr1~1_combout ),
	.datab(\m1|colour_out [0]),
	.datac(\FSM|curState.idle~q ),
	.datad(\FSM|state[3]~1_combout ),
	.cin(gnd),
	.combout(\colour[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \colour[0]~32 .lut_mask = 16'h4000;
defparam \colour[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \colour[0]~33 (
// Equation(s):
// \colour[0]~33_combout  = (\LessThan0~0_combout  & ((\colour[0]~32_combout ) # ((\x_out[5]~0_combout  & \m2|colour_out [0]))))

	.dataa(\LessThan0~0_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m2|colour_out [0]),
	.datad(\colour[0]~32_combout ),
	.cin(gnd),
	.combout(\colour[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \colour[0]~33 .lut_mask = 16'hAA80;
defparam \colour[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[0]~33_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[0]~33_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~32 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~32_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~32 .lut_mask = 16'h0A0C;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \m1|sprite~23 (
// Equation(s):
// \m1|sprite~23_combout  = (\m1|pointer [1] & (((!\m1|pointer [3] & !\m1|pointer [0])))) # (!\m1|pointer [1] & (!\m1|pointer [4] & (\m1|pointer [3] & \m1|pointer [0])))

	.dataa(\m1|pointer [1]),
	.datab(\m1|pointer [4]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~23_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~23 .lut_mask = 16'h100A;
defparam \m1|sprite~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \m1|colour_out~57 (
// Equation(s):
// \m1|colour_out~57_combout  = (\m1|pointer [5] & (\m1|sprite~23_combout  & !\m1|pointer [2]))

	.dataa(gnd),
	.datab(\m1|pointer [5]),
	.datac(\m1|sprite~23_combout ),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|colour_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~57 .lut_mask = 16'h00C0;
defparam \m1|colour_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \m1|colour_out~58 (
// Equation(s):
// \m1|colour_out~58_combout  = (\m1|pointer [3] & (((!\m1|pointer [0] & !\m1|pointer [1])) # (!\m1|pointer [2]))) # (!\m1|pointer [3] & ((\m1|pointer [2]) # ((\m1|pointer [1]))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [2]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|colour_out~58_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~58 .lut_mask = 16'h776E;
defparam \m1|colour_out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \m1|colour_out~59 (
// Equation(s):
// \m1|colour_out~59_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~57_combout ) # ((!\m1|pointer [5] & \m1|colour_out~58_combout ))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m1|colour_out~57_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|colour_out~58_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~59_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~59 .lut_mask = 16'h4544;
defparam \m1|colour_out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \m1|colour_out[1]~feeder (
// Equation(s):
// \m1|colour_out[1]~feeder_combout  = \m1|colour_out~59_combout 

	.dataa(\m1|colour_out~59_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|colour_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out[1]~feeder .lut_mask = 16'hAAAA;
defparam \m1|colour_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N11
dffeas \m1|colour_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m1|colour_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[1] .is_wysiwyg = "true";
defparam \m1|colour_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \m2|sprite~31 (
// Equation(s):
// \m2|sprite~31_combout  = (\m2|pointer [1] & (!\m2|pointer [3] & (!\m2|pointer [4] & !\m2|pointer [0]))) # (!\m2|pointer [1] & (\m2|pointer [3] & ((\m2|pointer [0]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~31_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~31 .lut_mask = 16'h4402;
defparam \m2|sprite~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \m2|colour_out~57 (
// Equation(s):
// \m2|colour_out~57_combout  = (\m2|pointer [3] & (((!\m2|pointer [1]) # (!\m2|pointer [2])))) # (!\m2|pointer [3] & ((\m2|pointer [2]) # ((\m2|pointer [0] & \m2|pointer [1]))))

	.dataa(\m2|pointer [0]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|colour_out~57_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~57 .lut_mask = 16'h3EFC;
defparam \m2|colour_out~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \m2|colour_out~58 (
// Equation(s):
// \m2|colour_out~58_combout  = (\m2|pointer [5] & (\m2|pointer [2] & (\m2|sprite~31_combout ))) # (!\m2|pointer [5] & (((\m2|colour_out~57_combout ))))

	.dataa(\m2|pointer [2]),
	.datab(\m2|sprite~31_combout ),
	.datac(\m2|colour_out~57_combout ),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|colour_out~58_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~58 .lut_mask = 16'h88F0;
defparam \m2|colour_out~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \m2|colour_out~78 (
// Equation(s):
// \m2|colour_out~78_combout  = (!\FSM|curState.ePlayer~q  & (\m2|colour_out~58_combout  & (!\FSM|curState.eM2~q  & !\FSM|curState.eM1~q )))

	.dataa(\FSM|curState.ePlayer~q ),
	.datab(\m2|colour_out~58_combout ),
	.datac(\FSM|curState.eM2~q ),
	.datad(\FSM|curState.eM1~q ),
	.cin(gnd),
	.combout(\m2|colour_out~78_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~78 .lut_mask = 16'h0004;
defparam \m2|colour_out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \m2|colour_out[1]~feeder (
// Equation(s):
// \m2|colour_out[1]~feeder_combout  = \m2|colour_out~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\m2|colour_out~78_combout ),
	.cin(gnd),
	.combout(\m2|colour_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[1]~feeder .lut_mask = 16'hFF00;
defparam \m2|colour_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \m2|colour_out[1] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[1] .is_wysiwyg = "true";
defparam \m2|colour_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \colour[1]~34 (
// Equation(s):
// \colour[1]~34_combout  = (\m1|colour_out [1] & (((\m2|colour_out [1] & \x_out[5]~0_combout )) # (!\LessThan1~4_combout ))) # (!\m1|colour_out [1] & (((\m2|colour_out [1] & \x_out[5]~0_combout ))))

	.dataa(\m1|colour_out [1]),
	.datab(\LessThan1~4_combout ),
	.datac(\m2|colour_out [1]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \colour[1]~34 .lut_mask = 16'hF222;
defparam \colour[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \colour[1]~35 (
// Equation(s):
// \colour[1]~35_combout  = (\LessThan0~0_combout  & ((\colour[1]~34_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [12]))

	.dataa(\player|colour_out [12]),
	.datab(gnd),
	.datac(\LessThan0~0_combout ),
	.datad(\colour[1]~34_combout ),
	.cin(gnd),
	.combout(\colour[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \colour[1]~35 .lut_mask = 16'hFA0A;
defparam \colour[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a48 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[1]~35_combout ,\colour[0]~33_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~33 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~33_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~32_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~32_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~33 .lut_mask = 16'hECEC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[1]~35_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[1]~35_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~34 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~34_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~34 .lut_mask = 16'h0D08;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~35 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~35_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~34_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a49 ))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~34_combout ),
	.datac(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a49 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~35 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \player|sprite~101 (
// Equation(s):
// \player|sprite~101_combout  = (\player|pointer [4] & (((\player|pointer [6]) # (\player|sprite~11_combout )))) # (!\player|pointer [4] & (\player|sprite~9_combout  & (!\player|pointer [6])))

	.dataa(\player|pointer [4]),
	.datab(\player|sprite~9_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~11_combout ),
	.cin(gnd),
	.combout(\player|sprite~101_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~101 .lut_mask = 16'hAEA4;
defparam \player|sprite~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \player|sprite~102 (
// Equation(s):
// \player|sprite~102_combout  = (\player|pointer [6] & ((\player|sprite~101_combout  & (\player|sprite~14_combout )) # (!\player|sprite~101_combout  & ((\player|sprite~16_combout ))))) # (!\player|pointer [6] & (((\player|sprite~101_combout ))))

	.dataa(\player|sprite~14_combout ),
	.datab(\player|sprite~16_combout ),
	.datac(\player|pointer [6]),
	.datad(\player|sprite~101_combout ),
	.cin(gnd),
	.combout(\player|sprite~102_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~102 .lut_mask = 16'hAFC0;
defparam \player|sprite~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \player|sprite~103 (
// Equation(s):
// \player|sprite~103_combout  = \player|pointer [6] $ (((\player|pointer [7] & !\player|pointer [5])))

	.dataa(\player|pointer [6]),
	.datab(\player|pointer [7]),
	.datac(gnd),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|sprite~103_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~103 .lut_mask = 16'hAA66;
defparam \player|sprite~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \player|sprite~104 (
// Equation(s):
// \player|sprite~104_combout  = (\player|pointer [5] & (((\player|sprite~103_combout )))) # (!\player|pointer [5] & ((\player|sprite~103_combout  & ((!\player|sprite~7_combout ))) # (!\player|sprite~103_combout  & (\player|sprite~102_combout ))))

	.dataa(\player|sprite~102_combout ),
	.datab(\player|pointer [5]),
	.datac(\player|sprite~103_combout ),
	.datad(\player|sprite~7_combout ),
	.cin(gnd),
	.combout(\player|sprite~104_combout ),
	.cout());
// synopsys translate_off
defparam \player|sprite~104 .lut_mask = 16'hC2F2;
defparam \player|sprite~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \player|colour_out~28 (
// Equation(s):
// \player|colour_out~28_combout  = (\player|pointer [5] & (((\player|sprite~7_combout ) # (\player|pointer [7])) # (!\player|sprite~104_combout )))

	.dataa(\player|sprite~104_combout ),
	.datab(\player|sprite~7_combout ),
	.datac(\player|pointer [7]),
	.datad(\player|pointer [5]),
	.cin(gnd),
	.combout(\player|colour_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~28 .lut_mask = 16'hFD00;
defparam \player|colour_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \player|colour_out~29 (
// Equation(s):
// \player|colour_out~29_combout  = (!\FSM|WideOr11~0_combout  & ((\player|colour_out~28_combout  & (!\player|sprite~104_combout  & \player|sprite~4_combout )) # (!\player|colour_out~28_combout  & (\player|sprite~104_combout ))))

	.dataa(\player|colour_out~28_combout ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\player|sprite~104_combout ),
	.datad(\player|sprite~4_combout ),
	.cin(gnd),
	.combout(\player|colour_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~29 .lut_mask = 16'h1210;
defparam \player|colour_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \player|colour_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[2] .is_wysiwyg = "true";
defparam \player|colour_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \m1|sprite~25 (
// Equation(s):
// \m1|sprite~25_combout  = (\m1|pointer [2]) # ((\m1|pointer [1] & \m1|pointer [0]))

	.dataa(\m1|pointer [1]),
	.datab(gnd),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~25_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~25 .lut_mask = 16'hFAF0;
defparam \m1|sprite~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \m1|sprite~26 (
// Equation(s):
// \m1|sprite~26_combout  = (\m1|pointer [5] & (((\m1|pointer [3])))) # (!\m1|pointer [5] & ((\m1|pointer [3] & ((!\m1|sprite~1_combout ))) # (!\m1|pointer [3] & (\m1|sprite~25_combout ))))

	.dataa(\m1|sprite~25_combout ),
	.datab(\m1|sprite~1_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|sprite~26_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~26 .lut_mask = 16'hF30A;
defparam \m1|sprite~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \m1|sprite~24 (
// Equation(s):
// \m1|sprite~24_combout  = (\m1|pointer [2]) # ((!\m1|pointer [0] & \m1|pointer [1]))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\m1|sprite~24_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~24 .lut_mask = 16'hBABA;
defparam \m1|sprite~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \m1|sprite~27 (
// Equation(s):
// \m1|sprite~27_combout  = (\m1|sprite~26_combout  & (((\m1|sprite~18_combout ) # (!\m1|pointer [5])))) # (!\m1|sprite~26_combout  & (\m1|sprite~24_combout  & (\m1|pointer [5])))

	.dataa(\m1|sprite~26_combout ),
	.datab(\m1|sprite~24_combout ),
	.datac(\m1|pointer [5]),
	.datad(\m1|sprite~18_combout ),
	.cin(gnd),
	.combout(\m1|sprite~27_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~27 .lut_mask = 16'hEA4A;
defparam \m1|sprite~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \m1|colour_out~74 (
// Equation(s):
// \m1|colour_out~74_combout  = (\m1|sprite~27_combout  & (!\FSM|curState.eM2~q  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM1~q )))

	.dataa(\m1|sprite~27_combout ),
	.datab(\FSM|curState.eM2~q ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM1~q ),
	.cin(gnd),
	.combout(\m1|colour_out~74_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~74 .lut_mask = 16'h0002;
defparam \m1|colour_out~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \m1|colour_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[2] .is_wysiwyg = "true";
defparam \m1|colour_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \m2|sprite~32 (
// Equation(s):
// \m2|sprite~32_combout  = ((!\m2|pointer [1] & !\m2|pointer [0])) # (!\m2|pointer [2])

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [2]),
	.datac(gnd),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~32_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~32 .lut_mask = 16'h3377;
defparam \m2|sprite~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \m2|sprite~33 (
// Equation(s):
// \m2|sprite~33_combout  = (\m2|pointer [5] & (((\m2|pointer [3])))) # (!\m2|pointer [5] & ((\m2|pointer [3] & (\m2|sprite~32_combout )) # (!\m2|pointer [3] & ((!\m2|Equal1~3_combout )))))

	.dataa(\m2|sprite~32_combout ),
	.datab(\m2|pointer [5]),
	.datac(\m2|pointer [3]),
	.datad(\m2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\m2|sprite~33_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~33 .lut_mask = 16'hE0E3;
defparam \m2|sprite~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \m2|sprite~34 (
// Equation(s):
// \m2|sprite~34_combout  = ((!\m2|pointer [1] & \m2|pointer [0])) # (!\m2|pointer [2])

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [2]),
	.datac(gnd),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~34_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~34 .lut_mask = 16'h7733;
defparam \m2|sprite~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \m2|sprite~35 (
// Equation(s):
// \m2|sprite~35_combout  = (\m2|sprite~33_combout  & ((\m2|sprite~34_combout ) # ((!\m2|pointer [5])))) # (!\m2|sprite~33_combout  & (((\m2|sprite~22_combout  & \m2|pointer [5]))))

	.dataa(\m2|sprite~33_combout ),
	.datab(\m2|sprite~34_combout ),
	.datac(\m2|sprite~22_combout ),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|sprite~35_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~35 .lut_mask = 16'hD8AA;
defparam \m2|sprite~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \m2|colour_out~79 (
// Equation(s):
// \m2|colour_out~79_combout  = (!\FSM|curState.eM2~q  & (\m2|sprite~35_combout  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM1~q )))

	.dataa(\FSM|curState.eM2~q ),
	.datab(\m2|sprite~35_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM1~q ),
	.cin(gnd),
	.combout(\m2|colour_out~79_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~79 .lut_mask = 16'h0004;
defparam \m2|colour_out~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \m2|colour_out[2]~feeder (
// Equation(s):
// \m2|colour_out[2]~feeder_combout  = \m2|colour_out~79_combout 

	.dataa(gnd),
	.datab(\m2|colour_out~79_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[2]~feeder .lut_mask = 16'hCCCC;
defparam \m2|colour_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \m2|colour_out[2] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[2] .is_wysiwyg = "true";
defparam \m2|colour_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \colour[2]~36 (
// Equation(s):
// \colour[2]~36_combout  = (\LessThan1~4_combout  & (\x_out[5]~0_combout  & ((\m2|colour_out [2])))) # (!\LessThan1~4_combout  & ((\m1|colour_out [2]) # ((\x_out[5]~0_combout  & \m2|colour_out [2]))))

	.dataa(\LessThan1~4_combout ),
	.datab(\x_out[5]~0_combout ),
	.datac(\m1|colour_out [2]),
	.datad(\m2|colour_out [2]),
	.cin(gnd),
	.combout(\colour[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~36 .lut_mask = 16'hDC50;
defparam \colour[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \colour[2]~37 (
// Equation(s):
// \colour[2]~37_combout  = (\LessThan0~0_combout  & ((\colour[2]~36_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [2]))

	.dataa(\player|colour_out [2]),
	.datab(gnd),
	.datac(\LessThan0~0_combout ),
	.datad(\colour[2]~36_combout ),
	.cin(gnd),
	.combout(\colour[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~37 .lut_mask = 16'hFA0A;
defparam \colour[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[2]~37_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[2]~37_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~36 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~36_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~36 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \m2|colour_out~60 (
// Equation(s):
// \m2|colour_out~60_combout  = (\m2|pointer [1] & (((\m2|pointer [3])) # (!\m2|pointer [0]))) # (!\m2|pointer [1] & (((\m2|pointer [4] & !\m2|pointer [3]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~60_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~60 .lut_mask = 16'hAA72;
defparam \m2|colour_out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \m2|colour_out~59 (
// Equation(s):
// \m2|colour_out~59_combout  = (\m2|pointer [3]) # ((\m2|pointer [4] & ((!\m2|pointer [0]) # (!\m2|pointer [1]))) # (!\m2|pointer [4] & ((\m2|pointer [0]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|colour_out~59_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~59 .lut_mask = 16'hDFFC;
defparam \m2|colour_out~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \m2|colour_out~61 (
// Equation(s):
// \m2|colour_out~61_combout  = (\m2|colour_out~60_combout  & ((\m2|pointer [2] & (!\m2|colour_out~59_combout )) # (!\m2|pointer [2] & ((!\m2|pointer [5]))))) # (!\m2|colour_out~60_combout  & (!\m2|pointer [5] & ((\m2|colour_out~59_combout ) # (\m2|pointer 
// [2]))))

	.dataa(\m2|colour_out~60_combout ),
	.datab(\m2|colour_out~59_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|colour_out~61_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~61 .lut_mask = 16'h270E;
defparam \m2|colour_out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \m2|colour_out~80 (
// Equation(s):
// \m2|colour_out~80_combout  = (\m2|colour_out~61_combout  & (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\m2|colour_out~61_combout ),
	.datab(\FSM|curState.eM1~q ),
	.datac(\FSM|curState.eM2~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\m2|colour_out~80_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~80 .lut_mask = 16'h0002;
defparam \m2|colour_out~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \m2|colour_out[3]~feeder (
// Equation(s):
// \m2|colour_out[3]~feeder_combout  = \m2|colour_out~80_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\m2|colour_out~80_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \m2|colour_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N13
dffeas \m2|colour_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[3] .is_wysiwyg = "true";
defparam \m2|colour_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \m1|colour_out~61 (
// Equation(s):
// \m1|colour_out~61_combout  = (\m1|pointer [3] & ((\m1|pointer [4] & (!\m1|pointer [0] & !\m1|pointer [1])) # (!\m1|pointer [4] & (\m1|pointer [0]))))

	.dataa(\m1|pointer [4]),
	.datab(\m1|pointer [3]),
	.datac(\m1|pointer [0]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|colour_out~61_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~61 .lut_mask = 16'h4048;
defparam \m1|colour_out~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \m1|colour_out~60 (
// Equation(s):
// \m1|colour_out~60_combout  = (\m1|pointer [3] & ((\m1|pointer [1] & (!\m1|pointer [4])) # (!\m1|pointer [1] & ((!\m1|pointer [0]))))) # (!\m1|pointer [3] & (((\m1|pointer [1]))))

	.dataa(\m1|pointer [4]),
	.datab(\m1|pointer [0]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|colour_out~60_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~60 .lut_mask = 16'h5F30;
defparam \m1|colour_out~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \m1|colour_out~62 (
// Equation(s):
// \m1|colour_out~62_combout  = (\m1|colour_out~60_combout  & (!\m1|pointer [5] & ((!\m1|pointer [2]) # (!\m1|colour_out~61_combout )))) # (!\m1|colour_out~60_combout  & ((\m1|pointer [2] & (!\m1|pointer [5])) # (!\m1|pointer [2] & 
// ((\m1|colour_out~61_combout )))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|colour_out~61_combout ),
	.datac(\m1|colour_out~60_combout ),
	.datad(\m1|pointer [2]),
	.cin(gnd),
	.combout(\m1|colour_out~62_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~62 .lut_mask = 16'h155C;
defparam \m1|colour_out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \m1|colour_out~75 (
// Equation(s):
// \m1|colour_out~75_combout  = (\m1|colour_out~62_combout  & (!\FSM|curState.eM1~q  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM2~q )))

	.dataa(\m1|colour_out~62_combout ),
	.datab(\FSM|curState.eM1~q ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM2~q ),
	.cin(gnd),
	.combout(\m1|colour_out~75_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~75 .lut_mask = 16'h0002;
defparam \m1|colour_out~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \m1|colour_out[3] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[3] .is_wysiwyg = "true";
defparam \m1|colour_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \colour[3]~38 (
// Equation(s):
// \colour[3]~38_combout  = (\m2|colour_out [3] & ((\x_out[5]~0_combout ) # ((!\LessThan1~4_combout  & \m1|colour_out [3])))) # (!\m2|colour_out [3] & (!\LessThan1~4_combout  & (\m1|colour_out [3])))

	.dataa(\m2|colour_out [3]),
	.datab(\LessThan1~4_combout ),
	.datac(\m1|colour_out [3]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \colour[3]~38 .lut_mask = 16'hBA30;
defparam \colour[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \colour[3]~39 (
// Equation(s):
// \colour[3]~39_combout  = (\LessThan0~0_combout  & ((\colour[3]~38_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [12]))

	.dataa(\player|colour_out [12]),
	.datab(\colour[3]~38_combout ),
	.datac(gnd),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\colour[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \colour[3]~39 .lut_mask = 16'hCCAA;
defparam \colour[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a50 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[3]~39_combout ,\colour[2]~37_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~37 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~37_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~36_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~36_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~37 .lut_mask = 16'hFAF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[3]~39_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[3]~39_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[3]~38 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[3]~38_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~38 .lut_mask = 16'h4450;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[3]~39 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[3]~39_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[3]~38_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a51 ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~38_combout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a51 ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~39 .lut_mask = 16'hFAF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \m2|sprite~36 (
// Equation(s):
// \m2|sprite~36_combout  = (\m2|pointer [3] & (((\m2|pointer [1])))) # (!\m2|pointer [3] & (\m2|pointer [4] & ((!\m2|pointer [0]) # (!\m2|pointer [1]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [1]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~36_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~36 .lut_mask = 16'hA4E4;
defparam \m2|sprite~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \m2|sprite~37 (
// Equation(s):
// \m2|sprite~37_combout  = (\m2|pointer [3]) # ((\m2|pointer [0] & ((!\m2|pointer [1]) # (!\m2|pointer [4]))) # (!\m2|pointer [0] & ((\m2|pointer [4]) # (\m2|pointer [1]))))

	.dataa(\m2|pointer [0]),
	.datab(\m2|pointer [4]),
	.datac(\m2|pointer [3]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|sprite~37_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~37 .lut_mask = 16'hF7FE;
defparam \m2|sprite~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \m2|sprite~38 (
// Equation(s):
// \m2|sprite~38_combout  = (\m2|pointer [5] & (((\m2|pointer [2])))) # (!\m2|pointer [5] & ((\m2|pointer [2] & (!\m2|sprite~36_combout )) # (!\m2|pointer [2] & ((\m2|sprite~37_combout )))))

	.dataa(\m2|sprite~36_combout ),
	.datab(\m2|sprite~37_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|sprite~38_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~38 .lut_mask = 16'hF50C;
defparam \m2|sprite~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \m2|Add6~6 (
// Equation(s):
// \m2|Add6~6_combout  = (\m2|pointer [1] & \m2|pointer [0])

	.dataa(gnd),
	.datab(\m2|pointer [1]),
	.datac(gnd),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|Add6~6_combout ),
	.cout());
// synopsys translate_off
defparam \m2|Add6~6 .lut_mask = 16'hCC00;
defparam \m2|Add6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \m2|sprite~39 (
// Equation(s):
// \m2|sprite~39_combout  = (\m2|pointer [5] & ((\m2|sprite~38_combout  & (!\m2|pointer [3])) # (!\m2|sprite~38_combout  & ((\m2|pointer [3]) # (\m2|Add6~6_combout ))))) # (!\m2|pointer [5] & (\m2|sprite~38_combout ))

	.dataa(\m2|pointer [5]),
	.datab(\m2|sprite~38_combout ),
	.datac(\m2|pointer [3]),
	.datad(\m2|Add6~6_combout ),
	.cin(gnd),
	.combout(\m2|sprite~39_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~39 .lut_mask = 16'h6E6C;
defparam \m2|sprite~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \m2|colour_out~81 (
// Equation(s):
// \m2|colour_out~81_combout  = (!\FSM|curState.eM1~q  & (\m2|sprite~39_combout  & (!\FSM|curState.ePlayer~q  & !\FSM|curState.eM2~q )))

	.dataa(\FSM|curState.eM1~q ),
	.datab(\m2|sprite~39_combout ),
	.datac(\FSM|curState.ePlayer~q ),
	.datad(\FSM|curState.eM2~q ),
	.cin(gnd),
	.combout(\m2|colour_out~81_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~81 .lut_mask = 16'h0004;
defparam \m2|colour_out~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \m2|colour_out[4]~feeder (
// Equation(s):
// \m2|colour_out[4]~feeder_combout  = \m2|colour_out~81_combout 

	.dataa(gnd),
	.datab(\m2|colour_out~81_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[4]~feeder .lut_mask = 16'hCCCC;
defparam \m2|colour_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \m2|colour_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[4] .is_wysiwyg = "true";
defparam \m2|colour_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \m1|colour_out~76 (
// Equation(s):
// \m1|colour_out~76_combout  = (\m1|pointer [2] & (((!\m1|pointer [0] & !\m1|pointer [1])) # (!\m1|pointer [3]))) # (!\m1|pointer [2] & (((\m1|pointer [3]))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [1]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|colour_out~76_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~76 .lut_mask = 16'h1FF0;
defparam \m1|colour_out~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \m1|colour_out~63 (
// Equation(s):
// \m1|colour_out~63_combout  = (\m1|pointer [4] & (\m1|pointer [2] $ (((!\m1|pointer [0] & !\m1|pointer [1]))))) # (!\m1|pointer [4] & (((!\m1|pointer [2]) # (!\m1|pointer [1])) # (!\m1|pointer [0])))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [1]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|colour_out~63_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~63 .lut_mask = 16'hE17F;
defparam \m1|colour_out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \m1|colour_out~78 (
// Equation(s):
// \m1|colour_out~78_combout  = (\m1|pointer [3] & (((\m1|colour_out~63_combout )))) # (!\m1|pointer [3] & ((\m1|colour_out~76_combout ) # ((\m1|pointer [1]))))

	.dataa(\m1|colour_out~76_combout ),
	.datab(\m1|pointer [1]),
	.datac(\m1|colour_out~63_combout ),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|colour_out~78_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~78 .lut_mask = 16'hF0EE;
defparam \m1|colour_out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \m1|colour_out~79 (
// Equation(s):
// \m1|colour_out~79_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|pointer [5] & ((\m1|colour_out~76_combout ))) # (!\m1|pointer [5] & (\m1|colour_out~78_combout ))))

	.dataa(\FSM|WideOr11~0_combout ),
	.datab(\m1|colour_out~78_combout ),
	.datac(\m1|colour_out~76_combout ),
	.datad(\m1|pointer [5]),
	.cin(gnd),
	.combout(\m1|colour_out~79_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~79 .lut_mask = 16'h5044;
defparam \m1|colour_out~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N15
dffeas \m1|colour_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[4] .is_wysiwyg = "true";
defparam \m1|colour_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \colour[4]~40 (
// Equation(s):
// \colour[4]~40_combout  = (\m2|colour_out [4] & ((\x_out[5]~0_combout ) # ((!\LessThan1~4_combout  & \m1|colour_out [4])))) # (!\m2|colour_out [4] & (!\LessThan1~4_combout  & (\m1|colour_out [4])))

	.dataa(\m2|colour_out [4]),
	.datab(\LessThan1~4_combout ),
	.datac(\m1|colour_out [4]),
	.datad(\x_out[5]~0_combout ),
	.cin(gnd),
	.combout(\colour[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \colour[4]~40 .lut_mask = 16'hBA30;
defparam \colour[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \player|colour_out~30 (
// Equation(s):
// \player|colour_out~30_combout  = (\player|pointer [7] & (((\player|pointer [6]) # (!\player|sprite~68_combout )) # (!\player|sprite~4_combout )))

	.dataa(\player|sprite~4_combout ),
	.datab(\player|sprite~68_combout ),
	.datac(\player|pointer [7]),
	.datad(\player|pointer [6]),
	.cin(gnd),
	.combout(\player|colour_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~30 .lut_mask = 16'hF070;
defparam \player|colour_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \player|colour_out~31 (
// Equation(s):
// \player|colour_out~31_combout  = (!\FSM|WideOr11~0_combout  & ((\player|sprite~68_combout  & ((!\player|colour_out~30_combout ))) # (!\player|sprite~68_combout  & (\player|sprite~63_combout  & \player|colour_out~30_combout ))))

	.dataa(\player|sprite~63_combout ),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\player|sprite~68_combout ),
	.datad(\player|colour_out~30_combout ),
	.cin(gnd),
	.combout(\player|colour_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \player|colour_out~31 .lut_mask = 16'h0230;
defparam \player|colour_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \player|colour_out[4] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\player|colour_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\player|colour_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \player|colour_out[4] .is_wysiwyg = "true";
defparam \player|colour_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \colour[4]~41 (
// Equation(s):
// \colour[4]~41_combout  = (\LessThan0~0_combout  & (\colour[4]~40_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [4])))

	.dataa(\colour[4]~40_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(gnd),
	.datad(\player|colour_out [4]),
	.cin(gnd),
	.combout(\colour[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \colour[4]~41 .lut_mask = 16'hBB88;
defparam \colour[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \m1|sprite~29 (
// Equation(s):
// \m1|sprite~29_combout  = (\m1|pointer [2] & ((\m1|pointer [0] & ((\m1|pointer [4]) # (!\m1|pointer [1]))) # (!\m1|pointer [0] & (\m1|pointer [1]))))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [1]),
	.datac(\m1|pointer [2]),
	.datad(\m1|pointer [4]),
	.cin(gnd),
	.combout(\m1|sprite~29_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~29 .lut_mask = 16'hE060;
defparam \m1|sprite~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \m1|sprite~30 (
// Equation(s):
// \m1|sprite~30_combout  = (\m1|pointer [5] & (((\m1|pointer [3])))) # (!\m1|pointer [5] & ((\m1|pointer [3] & (\m1|sprite~29_combout )) # (!\m1|pointer [3] & ((\m1|sprite~19_combout )))))

	.dataa(\m1|pointer [5]),
	.datab(\m1|sprite~29_combout ),
	.datac(\m1|sprite~19_combout ),
	.datad(\m1|pointer [3]),
	.cin(gnd),
	.combout(\m1|sprite~30_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~30 .lut_mask = 16'hEE50;
defparam \m1|sprite~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \m1|sprite~28 (
// Equation(s):
// \m1|sprite~28_combout  = (\m1|pointer [0]) # (\m1|pointer [1])

	.dataa(\m1|pointer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\m1|pointer [1]),
	.cin(gnd),
	.combout(\m1|sprite~28_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~28 .lut_mask = 16'hFFAA;
defparam \m1|sprite~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \m1|sprite~31 (
// Equation(s):
// \m1|sprite~31_combout  = (\m1|sprite~30_combout  & (((!\m1|sprite~28_combout ) # (!\m1|pointer [2])) # (!\m1|pointer [5]))) # (!\m1|sprite~30_combout  & (\m1|pointer [5] & (\m1|pointer [2])))

	.dataa(\m1|sprite~30_combout ),
	.datab(\m1|pointer [5]),
	.datac(\m1|pointer [2]),
	.datad(\m1|sprite~28_combout ),
	.cin(gnd),
	.combout(\m1|sprite~31_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~31 .lut_mask = 16'h6AEA;
defparam \m1|sprite~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \m1|colour_out~77 (
// Equation(s):
// \m1|colour_out~77_combout  = (\m1|sprite~31_combout  & (!\FSM|curState.eM1~q  & (!\FSM|curState.eM2~q  & !\FSM|curState.ePlayer~q )))

	.dataa(\m1|sprite~31_combout ),
	.datab(\FSM|curState.eM1~q ),
	.datac(\FSM|curState.eM2~q ),
	.datad(\FSM|curState.ePlayer~q ),
	.cin(gnd),
	.combout(\m1|colour_out~77_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~77 .lut_mask = 16'h0002;
defparam \m1|colour_out~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \m1|colour_out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[5] .is_wysiwyg = "true";
defparam \m1|colour_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \m2|colour_out~62 (
// Equation(s):
// \m2|colour_out~62_combout  = (\m2|pointer [5] & (((\m2|Add6~6_combout ) # (\m2|pointer [3])))) # (!\m2|pointer [5] & ((\m2|sprite~23_combout ) # ((!\m2|pointer [3]))))

	.dataa(\m2|pointer [5]),
	.datab(\m2|sprite~23_combout ),
	.datac(\m2|Add6~6_combout ),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~62_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~62 .lut_mask = 16'hEEF5;
defparam \m2|colour_out~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \m2|colour_out~63 (
// Equation(s):
// \m2|colour_out~63_combout  = (\m2|colour_out~62_combout  & ((\m2|pointer [3] $ (\m2|pointer [5])) # (!\m2|pointer [2]))) # (!\m2|colour_out~62_combout  & (!\m2|pointer [3] & (\m2|pointer [5] $ (!\m2|pointer [2]))))

	.dataa(\m2|pointer [3]),
	.datab(\m2|colour_out~62_combout ),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [2]),
	.cin(gnd),
	.combout(\m2|colour_out~63_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~63 .lut_mask = 16'h58CD;
defparam \m2|colour_out~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \m2|colour_out~64 (
// Equation(s):
// \m2|colour_out~64_combout  = (\m2|pointer [3]) # ((\m2|pointer [1] & ((!\m2|pointer [0]))) # (!\m2|pointer [1] & ((\m2|pointer [4]) # (\m2|pointer [0]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [4]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|colour_out~64_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~64 .lut_mask = 16'hDDFE;
defparam \m2|colour_out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \m2|colour_out~65 (
// Equation(s):
// \m2|colour_out~65_combout  = (\m2|colour_out~63_combout  & (!\FSM|WideOr11~0_combout  & ((\m2|pointer [5]) # (\m2|colour_out~64_combout ))))

	.dataa(\m2|colour_out~63_combout ),
	.datab(\m2|pointer [5]),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|colour_out~64_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~65_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~65 .lut_mask = 16'h0A08;
defparam \m2|colour_out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \m2|colour_out[5] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[5] .is_wysiwyg = "true";
defparam \m2|colour_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \colour[5]~42 (
// Equation(s):
// \colour[5]~42_combout  = (\m1|colour_out [5] & (((\m2|colour_out [5] & \x_out[5]~0_combout )) # (!\LessThan1~4_combout ))) # (!\m1|colour_out [5] & (\m2|colour_out [5] & (\x_out[5]~0_combout )))

	.dataa(\m1|colour_out [5]),
	.datab(\m2|colour_out [5]),
	.datac(\x_out[5]~0_combout ),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \colour[5]~42 .lut_mask = 16'hC0EA;
defparam \colour[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \colour[5]~43 (
// Equation(s):
// \colour[5]~43_combout  = (\LessThan0~0_combout  & (\colour[5]~42_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [4])))

	.dataa(\colour[5]~42_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(gnd),
	.datad(\player|colour_out [4]),
	.cin(gnd),
	.combout(\colour[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \colour[5]~43 .lut_mask = 16'hBB88;
defparam \colour[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a52 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[5]~43_combout ,\colour[4]~41_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[4]~41_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[4]~41_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[4]~40 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[4]~40_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~40 .lut_mask = 16'h00D8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[4]~41 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[4]~41_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[4]~40_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~40_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~41 .lut_mask = 16'hFFA0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[5]~43_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a29 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[5]~43_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[5]~42 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[5]~42_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~42 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[5]~43 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[5]~43_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[5]~42_combout ) # ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a53 ))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a53 ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~42_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~43 .lut_mask = 16'hFF88;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \m2|colour_out~66 (
// Equation(s):
// \m2|colour_out~66_combout  = (\m2|sprite~29_combout  & (\m2|pointer [3] & (\m2|pointer [5] & !\m2|pointer [1])))

	.dataa(\m2|sprite~29_combout ),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [5]),
	.datad(\m2|pointer [1]),
	.cin(gnd),
	.combout(\m2|colour_out~66_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~66 .lut_mask = 16'h0080;
defparam \m2|colour_out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \m2|sprite~40 (
// Equation(s):
// \m2|sprite~40_combout  = (\m2|pointer [3] & (((!\m2|pointer [1] & \m2|pointer [0])) # (!\m2|pointer [2]))) # (!\m2|pointer [3] & ((\m2|pointer [2]) # ((\m2|pointer [1] & \m2|pointer [0]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [3]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [0]),
	.cin(gnd),
	.combout(\m2|sprite~40_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~40 .lut_mask = 16'h7E3C;
defparam \m2|sprite~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \m2|colour_out~67 (
// Equation(s):
// \m2|colour_out~67_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~66_combout ) # ((!\m2|pointer [5] & \m2|sprite~40_combout ))))

	.dataa(\m2|pointer [5]),
	.datab(\m2|colour_out~66_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|sprite~40_combout ),
	.cin(gnd),
	.combout(\m2|colour_out~67_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~67 .lut_mask = 16'h0D0C;
defparam \m2|colour_out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \m2|colour_out[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m2|colour_out~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[6] .is_wysiwyg = "true";
defparam \m2|colour_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \m1|sprite~32 (
// Equation(s):
// \m1|sprite~32_combout  = (\m1|pointer [2] & (((!\m1|pointer [1] & !\m1|pointer [0])) # (!\m1|pointer [3]))) # (!\m1|pointer [2] & ((\m1|pointer [3]) # ((\m1|pointer [1] & !\m1|pointer [0]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [1]),
	.datac(\m1|pointer [3]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~32_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~32 .lut_mask = 16'h5A7E;
defparam \m1|sprite~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \m1|colour_out~64 (
// Equation(s):
// \m1|colour_out~64_combout  = (!\m1|pointer [0] & (!\m1|pointer [3] & \m1|colour_out~51_combout ))

	.dataa(\m1|pointer [0]),
	.datab(\m1|pointer [3]),
	.datac(gnd),
	.datad(\m1|colour_out~51_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~64_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~64 .lut_mask = 16'h1100;
defparam \m1|colour_out~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \m1|colour_out~65 (
// Equation(s):
// \m1|colour_out~65_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~64_combout ) # ((!\m1|pointer [5] & \m1|sprite~32_combout ))))

	.dataa(\m1|pointer [5]),
	.datab(\FSM|WideOr11~0_combout ),
	.datac(\m1|sprite~32_combout ),
	.datad(\m1|colour_out~64_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~65_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~65 .lut_mask = 16'h3310;
defparam \m1|colour_out~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N21
dffeas \m1|colour_out[6] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[6] .is_wysiwyg = "true";
defparam \m1|colour_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \colour[6]~44 (
// Equation(s):
// \colour[6]~44_combout  = (\m2|colour_out [6] & ((\x_out[5]~0_combout ) # ((\m1|colour_out [6] & !\LessThan1~4_combout )))) # (!\m2|colour_out [6] & (((\m1|colour_out [6] & !\LessThan1~4_combout ))))

	.dataa(\m2|colour_out [6]),
	.datab(\x_out[5]~0_combout ),
	.datac(\m1|colour_out [6]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \colour[6]~44 .lut_mask = 16'h88F8;
defparam \colour[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \colour[6]~45 (
// Equation(s):
// \colour[6]~45_combout  = (\LessThan0~0_combout  & ((\colour[6]~44_combout ))) # (!\LessThan0~0_combout  & (\player|colour_out [4]))

	.dataa(gnd),
	.datab(\player|colour_out [4]),
	.datac(\colour[6]~44_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\colour[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \colour[6]~45 .lut_mask = 16'hF0CC;
defparam \colour[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \m2|sprite~41 (
// Equation(s):
// \m2|sprite~41_combout  = (\m2|pointer [2] & ((\m2|pointer [5]) # ((\m2|pointer [1] & \m2|pointer [0])))) # (!\m2|pointer [2] & (\m2|pointer [1] & (\m2|pointer [0] & \m2|pointer [5])))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|sprite~41_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~41 .lut_mask = 16'hF880;
defparam \m2|sprite~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \m2|sprite~42 (
// Equation(s):
// \m2|sprite~42_combout  = (\m2|pointer [1] & ((\m2|pointer [0]) # ((\m2|pointer [2] & !\m2|pointer [5])))) # (!\m2|pointer [1] & (((\m2|pointer [2]))))

	.dataa(\m2|pointer [1]),
	.datab(\m2|pointer [0]),
	.datac(\m2|pointer [2]),
	.datad(\m2|pointer [5]),
	.cin(gnd),
	.combout(\m2|sprite~42_combout ),
	.cout());
// synopsys translate_off
defparam \m2|sprite~42 .lut_mask = 16'hD8F8;
defparam \m2|sprite~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \m2|colour_out~68 (
// Equation(s):
// \m2|colour_out~68_combout  = (!\m2|pointer [3] & ((\m2|pointer [4] & (\m2|sprite~41_combout )) # (!\m2|pointer [4] & ((\m2|sprite~42_combout )))))

	.dataa(\m2|sprite~41_combout ),
	.datab(\m2|sprite~42_combout ),
	.datac(\m2|pointer [3]),
	.datad(\m2|pointer [4]),
	.cin(gnd),
	.combout(\m2|colour_out~68_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~68 .lut_mask = 16'h0A0C;
defparam \m2|colour_out~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \m2|colour_out~69 (
// Equation(s):
// \m2|colour_out~69_combout  = (!\FSM|WideOr11~0_combout  & ((\m2|colour_out~68_combout ) # ((\m2|sprite~32_combout  & \m2|pointer [3]))))

	.dataa(\m2|colour_out~68_combout ),
	.datab(\m2|sprite~32_combout ),
	.datac(\FSM|WideOr11~0_combout ),
	.datad(\m2|pointer [3]),
	.cin(gnd),
	.combout(\m2|colour_out~69_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out~69 .lut_mask = 16'h0E0A;
defparam \m2|colour_out~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \m2|colour_out[7]~feeder (
// Equation(s):
// \m2|colour_out[7]~feeder_combout  = \m2|colour_out~69_combout 

	.dataa(gnd),
	.datab(\m2|colour_out~69_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\m2|colour_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \m2|colour_out[7]~feeder .lut_mask = 16'hCCCC;
defparam \m2|colour_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \m2|colour_out[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(\m2|colour_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|WideOr1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m2|colour_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \m2|colour_out[7] .is_wysiwyg = "true";
defparam \m2|colour_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \m1|sprite~33 (
// Equation(s):
// \m1|sprite~33_combout  = (\m1|pointer [1] & (\m1|pointer [2])) # (!\m1|pointer [1] & (\m1|pointer [0] & ((\m1|pointer [2]) # (\m1|pointer [5]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [5]),
	.datac(\m1|pointer [1]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~33_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~33 .lut_mask = 16'hAEA0;
defparam \m1|sprite~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \m1|sprite~34 (
// Equation(s):
// \m1|sprite~34_combout  = (\m1|pointer [2] & (((\m1|pointer [1]) # (\m1|pointer [0])) # (!\m1|pointer [5]))) # (!\m1|pointer [2] & (!\m1|pointer [5] & ((\m1|pointer [1]) # (\m1|pointer [0]))))

	.dataa(\m1|pointer [2]),
	.datab(\m1|pointer [5]),
	.datac(\m1|pointer [1]),
	.datad(\m1|pointer [0]),
	.cin(gnd),
	.combout(\m1|sprite~34_combout ),
	.cout());
// synopsys translate_off
defparam \m1|sprite~34 .lut_mask = 16'hBBB2;
defparam \m1|sprite~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \m1|colour_out~66 (
// Equation(s):
// \m1|colour_out~66_combout  = (\m1|pointer [3] & ((\m1|pointer [4] & ((!\m1|sprite~34_combout ))) # (!\m1|pointer [4] & (!\m1|sprite~33_combout ))))

	.dataa(\m1|pointer [3]),
	.datab(\m1|pointer [4]),
	.datac(\m1|sprite~33_combout ),
	.datad(\m1|sprite~34_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~66_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~66 .lut_mask = 16'h028A;
defparam \m1|colour_out~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \m1|colour_out~67 (
// Equation(s):
// \m1|colour_out~67_combout  = (!\FSM|WideOr11~0_combout  & ((\m1|colour_out~66_combout ) # ((\m1|sprite~25_combout  & !\m1|pointer [3]))))

	.dataa(\m1|sprite~25_combout ),
	.datab(\m1|pointer [3]),
	.datac(\m1|colour_out~66_combout ),
	.datad(\FSM|WideOr11~0_combout ),
	.cin(gnd),
	.combout(\m1|colour_out~67_combout ),
	.cout());
// synopsys translate_off
defparam \m1|colour_out~67 .lut_mask = 16'h00F2;
defparam \m1|colour_out~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \m1|colour_out[7] (
	.clk(!\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\m1|colour_out~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|draw_m1~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\m1|colour_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \m1|colour_out[7] .is_wysiwyg = "true";
defparam \m1|colour_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \colour[7]~46 (
// Equation(s):
// \colour[7]~46_combout  = (\x_out[5]~0_combout  & ((\m2|colour_out [7]) # ((\m1|colour_out [7] & !\LessThan1~4_combout )))) # (!\x_out[5]~0_combout  & (((\m1|colour_out [7] & !\LessThan1~4_combout ))))

	.dataa(\x_out[5]~0_combout ),
	.datab(\m2|colour_out [7]),
	.datac(\m1|colour_out [7]),
	.datad(\LessThan1~4_combout ),
	.cin(gnd),
	.combout(\colour[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \colour[7]~46 .lut_mask = 16'h88F8;
defparam \colour[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \colour[7]~47 (
// Equation(s):
// \colour[7]~47_combout  = (\LessThan0~0_combout  & (\colour[7]~46_combout )) # (!\LessThan0~0_combout  & ((\player|colour_out [12])))

	.dataa(gnd),
	.datab(\colour[7]~46_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\player|colour_out [12]),
	.cin(gnd),
	.combout(\colour[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \colour[7]~47 .lut_mask = 16'hCFC0;
defparam \colour[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a54 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode651w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode691w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[7]~47_combout ,\colour[6]~45_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,\x_out[2]~12_combout ,\x_out[1]~10_combout ,
\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[6]~45_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a30 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[6]~45_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[6]~44 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[6]~44_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~44 .lut_mask = 16'h00E4;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[6]~45 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[6]~45_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[6]~44_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ),
	.datab(gnd),
	.datac(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~44_combout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~45 .lut_mask = 16'hFAF0;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a31 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode643w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode682w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[7]~47_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode630w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode668w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\colour[7]~47_combout }),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,\x_out[4]~16_combout ,\x_out[3]~14_combout ,
\x_out[2]~12_combout ,\x_out[1]~10_combout ,\x_out[0]~8_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[7]~46 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[7]~46_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~46 .lut_mask = 16'h00D8;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[7]~47 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[7]~47_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[7]~46_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a55  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~46_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a55 ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~47 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
